
v64_BMS_Segment_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045dc  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08004694  08004694  00014694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004754  08004754  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08004754  08004754  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004754  08004754  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004754  08004754  00014754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004758  08004758  00014758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800475c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  2000001c  08004778  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08004778  000202ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e423  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002065  00000000  00000000  0002e467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  000304d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  00031338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000159b2  00000000  00000000  000320a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ffc9  00000000  00000000  00047a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c49d  00000000  00000000  00057a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e3ec0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035bc  00000000  00000000  000e3f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000001c 	.word	0x2000001c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800467c 	.word	0x0800467c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000020 	.word	0x20000020
 80000fc:	0800467c 	.word	0x0800467c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <__aeabi_cfrcmple>:
 8000218:	4684      	mov	ip, r0
 800021a:	0008      	movs	r0, r1
 800021c:	4661      	mov	r1, ip
 800021e:	e7ff      	b.n	8000220 <__aeabi_cfcmpeq>

08000220 <__aeabi_cfcmpeq>:
 8000220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000222:	f000 f89f 	bl	8000364 <__lesf2>
 8000226:	2800      	cmp	r0, #0
 8000228:	d401      	bmi.n	800022e <__aeabi_cfcmpeq+0xe>
 800022a:	2100      	movs	r1, #0
 800022c:	42c8      	cmn	r0, r1
 800022e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000230 <__aeabi_fcmpeq>:
 8000230:	b510      	push	{r4, lr}
 8000232:	f000 f82b 	bl	800028c <__eqsf2>
 8000236:	4240      	negs	r0, r0
 8000238:	3001      	adds	r0, #1
 800023a:	bd10      	pop	{r4, pc}

0800023c <__aeabi_fcmplt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 f891 	bl	8000364 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	db01      	blt.n	800024a <__aeabi_fcmplt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			; (mov r8, r8)

08000250 <__aeabi_fcmple>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 f887 	bl	8000364 <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	dd01      	ble.n	800025e <__aeabi_fcmple+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_fcmpgt>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 f837 	bl	80002d8 <__gesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dc01      	bgt.n	8000272 <__aeabi_fcmpgt+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			; (mov r8, r8)

08000278 <__aeabi_fcmpge>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 f82d 	bl	80002d8 <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	da01      	bge.n	8000286 <__aeabi_fcmpge+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			; (mov r8, r8)

0800028c <__eqsf2>:
 800028c:	b570      	push	{r4, r5, r6, lr}
 800028e:	0042      	lsls	r2, r0, #1
 8000290:	0245      	lsls	r5, r0, #9
 8000292:	024e      	lsls	r6, r1, #9
 8000294:	004c      	lsls	r4, r1, #1
 8000296:	0fc3      	lsrs	r3, r0, #31
 8000298:	0a6d      	lsrs	r5, r5, #9
 800029a:	2001      	movs	r0, #1
 800029c:	0e12      	lsrs	r2, r2, #24
 800029e:	0a76      	lsrs	r6, r6, #9
 80002a0:	0e24      	lsrs	r4, r4, #24
 80002a2:	0fc9      	lsrs	r1, r1, #31
 80002a4:	2aff      	cmp	r2, #255	; 0xff
 80002a6:	d006      	beq.n	80002b6 <__eqsf2+0x2a>
 80002a8:	2cff      	cmp	r4, #255	; 0xff
 80002aa:	d003      	beq.n	80002b4 <__eqsf2+0x28>
 80002ac:	42a2      	cmp	r2, r4
 80002ae:	d101      	bne.n	80002b4 <__eqsf2+0x28>
 80002b0:	42b5      	cmp	r5, r6
 80002b2:	d006      	beq.n	80002c2 <__eqsf2+0x36>
 80002b4:	bd70      	pop	{r4, r5, r6, pc}
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	d1fc      	bne.n	80002b4 <__eqsf2+0x28>
 80002ba:	2cff      	cmp	r4, #255	; 0xff
 80002bc:	d1fa      	bne.n	80002b4 <__eqsf2+0x28>
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d1f8      	bne.n	80002b4 <__eqsf2+0x28>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d006      	beq.n	80002d4 <__eqsf2+0x48>
 80002c6:	2001      	movs	r0, #1
 80002c8:	2a00      	cmp	r2, #0
 80002ca:	d1f3      	bne.n	80002b4 <__eqsf2+0x28>
 80002cc:	0028      	movs	r0, r5
 80002ce:	1e43      	subs	r3, r0, #1
 80002d0:	4198      	sbcs	r0, r3
 80002d2:	e7ef      	b.n	80002b4 <__eqsf2+0x28>
 80002d4:	2000      	movs	r0, #0
 80002d6:	e7ed      	b.n	80002b4 <__eqsf2+0x28>

080002d8 <__gesf2>:
 80002d8:	b570      	push	{r4, r5, r6, lr}
 80002da:	0042      	lsls	r2, r0, #1
 80002dc:	0245      	lsls	r5, r0, #9
 80002de:	024e      	lsls	r6, r1, #9
 80002e0:	004c      	lsls	r4, r1, #1
 80002e2:	0fc3      	lsrs	r3, r0, #31
 80002e4:	0a6d      	lsrs	r5, r5, #9
 80002e6:	0e12      	lsrs	r2, r2, #24
 80002e8:	0a76      	lsrs	r6, r6, #9
 80002ea:	0e24      	lsrs	r4, r4, #24
 80002ec:	0fc8      	lsrs	r0, r1, #31
 80002ee:	2aff      	cmp	r2, #255	; 0xff
 80002f0:	d01b      	beq.n	800032a <__gesf2+0x52>
 80002f2:	2cff      	cmp	r4, #255	; 0xff
 80002f4:	d00e      	beq.n	8000314 <__gesf2+0x3c>
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d11b      	bne.n	8000332 <__gesf2+0x5a>
 80002fa:	2c00      	cmp	r4, #0
 80002fc:	d101      	bne.n	8000302 <__gesf2+0x2a>
 80002fe:	2e00      	cmp	r6, #0
 8000300:	d01c      	beq.n	800033c <__gesf2+0x64>
 8000302:	2d00      	cmp	r5, #0
 8000304:	d00c      	beq.n	8000320 <__gesf2+0x48>
 8000306:	4283      	cmp	r3, r0
 8000308:	d01c      	beq.n	8000344 <__gesf2+0x6c>
 800030a:	2102      	movs	r1, #2
 800030c:	1e58      	subs	r0, r3, #1
 800030e:	4008      	ands	r0, r1
 8000310:	3801      	subs	r0, #1
 8000312:	bd70      	pop	{r4, r5, r6, pc}
 8000314:	2e00      	cmp	r6, #0
 8000316:	d122      	bne.n	800035e <__gesf2+0x86>
 8000318:	2a00      	cmp	r2, #0
 800031a:	d1f4      	bne.n	8000306 <__gesf2+0x2e>
 800031c:	2d00      	cmp	r5, #0
 800031e:	d1f2      	bne.n	8000306 <__gesf2+0x2e>
 8000320:	2800      	cmp	r0, #0
 8000322:	d1f6      	bne.n	8000312 <__gesf2+0x3a>
 8000324:	2001      	movs	r0, #1
 8000326:	4240      	negs	r0, r0
 8000328:	e7f3      	b.n	8000312 <__gesf2+0x3a>
 800032a:	2d00      	cmp	r5, #0
 800032c:	d117      	bne.n	800035e <__gesf2+0x86>
 800032e:	2cff      	cmp	r4, #255	; 0xff
 8000330:	d0f0      	beq.n	8000314 <__gesf2+0x3c>
 8000332:	2c00      	cmp	r4, #0
 8000334:	d1e7      	bne.n	8000306 <__gesf2+0x2e>
 8000336:	2e00      	cmp	r6, #0
 8000338:	d1e5      	bne.n	8000306 <__gesf2+0x2e>
 800033a:	e7e6      	b.n	800030a <__gesf2+0x32>
 800033c:	2000      	movs	r0, #0
 800033e:	2d00      	cmp	r5, #0
 8000340:	d0e7      	beq.n	8000312 <__gesf2+0x3a>
 8000342:	e7e2      	b.n	800030a <__gesf2+0x32>
 8000344:	42a2      	cmp	r2, r4
 8000346:	dc05      	bgt.n	8000354 <__gesf2+0x7c>
 8000348:	dbea      	blt.n	8000320 <__gesf2+0x48>
 800034a:	42b5      	cmp	r5, r6
 800034c:	d802      	bhi.n	8000354 <__gesf2+0x7c>
 800034e:	d3e7      	bcc.n	8000320 <__gesf2+0x48>
 8000350:	2000      	movs	r0, #0
 8000352:	e7de      	b.n	8000312 <__gesf2+0x3a>
 8000354:	4243      	negs	r3, r0
 8000356:	4158      	adcs	r0, r3
 8000358:	0040      	lsls	r0, r0, #1
 800035a:	3801      	subs	r0, #1
 800035c:	e7d9      	b.n	8000312 <__gesf2+0x3a>
 800035e:	2002      	movs	r0, #2
 8000360:	4240      	negs	r0, r0
 8000362:	e7d6      	b.n	8000312 <__gesf2+0x3a>

08000364 <__lesf2>:
 8000364:	b570      	push	{r4, r5, r6, lr}
 8000366:	0042      	lsls	r2, r0, #1
 8000368:	0245      	lsls	r5, r0, #9
 800036a:	024e      	lsls	r6, r1, #9
 800036c:	004c      	lsls	r4, r1, #1
 800036e:	0fc3      	lsrs	r3, r0, #31
 8000370:	0a6d      	lsrs	r5, r5, #9
 8000372:	0e12      	lsrs	r2, r2, #24
 8000374:	0a76      	lsrs	r6, r6, #9
 8000376:	0e24      	lsrs	r4, r4, #24
 8000378:	0fc8      	lsrs	r0, r1, #31
 800037a:	2aff      	cmp	r2, #255	; 0xff
 800037c:	d00b      	beq.n	8000396 <__lesf2+0x32>
 800037e:	2cff      	cmp	r4, #255	; 0xff
 8000380:	d00d      	beq.n	800039e <__lesf2+0x3a>
 8000382:	2a00      	cmp	r2, #0
 8000384:	d11f      	bne.n	80003c6 <__lesf2+0x62>
 8000386:	2c00      	cmp	r4, #0
 8000388:	d116      	bne.n	80003b8 <__lesf2+0x54>
 800038a:	2e00      	cmp	r6, #0
 800038c:	d114      	bne.n	80003b8 <__lesf2+0x54>
 800038e:	2000      	movs	r0, #0
 8000390:	2d00      	cmp	r5, #0
 8000392:	d010      	beq.n	80003b6 <__lesf2+0x52>
 8000394:	e009      	b.n	80003aa <__lesf2+0x46>
 8000396:	2d00      	cmp	r5, #0
 8000398:	d10c      	bne.n	80003b4 <__lesf2+0x50>
 800039a:	2cff      	cmp	r4, #255	; 0xff
 800039c:	d113      	bne.n	80003c6 <__lesf2+0x62>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d108      	bne.n	80003b4 <__lesf2+0x50>
 80003a2:	2a00      	cmp	r2, #0
 80003a4:	d008      	beq.n	80003b8 <__lesf2+0x54>
 80003a6:	4283      	cmp	r3, r0
 80003a8:	d012      	beq.n	80003d0 <__lesf2+0x6c>
 80003aa:	2102      	movs	r1, #2
 80003ac:	1e58      	subs	r0, r3, #1
 80003ae:	4008      	ands	r0, r1
 80003b0:	3801      	subs	r0, #1
 80003b2:	e000      	b.n	80003b6 <__lesf2+0x52>
 80003b4:	2002      	movs	r0, #2
 80003b6:	bd70      	pop	{r4, r5, r6, pc}
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d1f4      	bne.n	80003a6 <__lesf2+0x42>
 80003bc:	2800      	cmp	r0, #0
 80003be:	d1fa      	bne.n	80003b6 <__lesf2+0x52>
 80003c0:	2001      	movs	r0, #1
 80003c2:	4240      	negs	r0, r0
 80003c4:	e7f7      	b.n	80003b6 <__lesf2+0x52>
 80003c6:	2c00      	cmp	r4, #0
 80003c8:	d1ed      	bne.n	80003a6 <__lesf2+0x42>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d1eb      	bne.n	80003a6 <__lesf2+0x42>
 80003ce:	e7ec      	b.n	80003aa <__lesf2+0x46>
 80003d0:	42a2      	cmp	r2, r4
 80003d2:	dc05      	bgt.n	80003e0 <__lesf2+0x7c>
 80003d4:	dbf2      	blt.n	80003bc <__lesf2+0x58>
 80003d6:	42b5      	cmp	r5, r6
 80003d8:	d802      	bhi.n	80003e0 <__lesf2+0x7c>
 80003da:	d3ef      	bcc.n	80003bc <__lesf2+0x58>
 80003dc:	2000      	movs	r0, #0
 80003de:	e7ea      	b.n	80003b6 <__lesf2+0x52>
 80003e0:	4243      	negs	r3, r0
 80003e2:	4158      	adcs	r0, r3
 80003e4:	0040      	lsls	r0, r0, #1
 80003e6:	3801      	subs	r0, #1
 80003e8:	e7e5      	b.n	80003b6 <__lesf2+0x52>
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_ddiv>:
 80003ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003ee:	4657      	mov	r7, sl
 80003f0:	464e      	mov	r6, r9
 80003f2:	4645      	mov	r5, r8
 80003f4:	46de      	mov	lr, fp
 80003f6:	b5e0      	push	{r5, r6, r7, lr}
 80003f8:	4681      	mov	r9, r0
 80003fa:	0005      	movs	r5, r0
 80003fc:	030c      	lsls	r4, r1, #12
 80003fe:	0048      	lsls	r0, r1, #1
 8000400:	4692      	mov	sl, r2
 8000402:	001f      	movs	r7, r3
 8000404:	b085      	sub	sp, #20
 8000406:	0b24      	lsrs	r4, r4, #12
 8000408:	0d40      	lsrs	r0, r0, #21
 800040a:	0fce      	lsrs	r6, r1, #31
 800040c:	2800      	cmp	r0, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_ddiv+0x26>
 8000410:	e156      	b.n	80006c0 <__aeabi_ddiv+0x2d4>
 8000412:	4bd4      	ldr	r3, [pc, #848]	; (8000764 <__aeabi_ddiv+0x378>)
 8000414:	4298      	cmp	r0, r3
 8000416:	d100      	bne.n	800041a <__aeabi_ddiv+0x2e>
 8000418:	e172      	b.n	8000700 <__aeabi_ddiv+0x314>
 800041a:	0f6b      	lsrs	r3, r5, #29
 800041c:	00e4      	lsls	r4, r4, #3
 800041e:	431c      	orrs	r4, r3
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	041b      	lsls	r3, r3, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	4698      	mov	r8, r3
 8000428:	4bcf      	ldr	r3, [pc, #828]	; (8000768 <__aeabi_ddiv+0x37c>)
 800042a:	00ed      	lsls	r5, r5, #3
 800042c:	469b      	mov	fp, r3
 800042e:	2300      	movs	r3, #0
 8000430:	4699      	mov	r9, r3
 8000432:	4483      	add	fp, r0
 8000434:	9300      	str	r3, [sp, #0]
 8000436:	033c      	lsls	r4, r7, #12
 8000438:	007b      	lsls	r3, r7, #1
 800043a:	4650      	mov	r0, sl
 800043c:	0b24      	lsrs	r4, r4, #12
 800043e:	0d5b      	lsrs	r3, r3, #21
 8000440:	0fff      	lsrs	r7, r7, #31
 8000442:	2b00      	cmp	r3, #0
 8000444:	d100      	bne.n	8000448 <__aeabi_ddiv+0x5c>
 8000446:	e11f      	b.n	8000688 <__aeabi_ddiv+0x29c>
 8000448:	4ac6      	ldr	r2, [pc, #792]	; (8000764 <__aeabi_ddiv+0x378>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d100      	bne.n	8000450 <__aeabi_ddiv+0x64>
 800044e:	e162      	b.n	8000716 <__aeabi_ddiv+0x32a>
 8000450:	49c5      	ldr	r1, [pc, #788]	; (8000768 <__aeabi_ddiv+0x37c>)
 8000452:	0f42      	lsrs	r2, r0, #29
 8000454:	468c      	mov	ip, r1
 8000456:	00e4      	lsls	r4, r4, #3
 8000458:	4659      	mov	r1, fp
 800045a:	4314      	orrs	r4, r2
 800045c:	2280      	movs	r2, #128	; 0x80
 800045e:	4463      	add	r3, ip
 8000460:	0412      	lsls	r2, r2, #16
 8000462:	1acb      	subs	r3, r1, r3
 8000464:	4314      	orrs	r4, r2
 8000466:	469b      	mov	fp, r3
 8000468:	00c2      	lsls	r2, r0, #3
 800046a:	2000      	movs	r0, #0
 800046c:	0033      	movs	r3, r6
 800046e:	407b      	eors	r3, r7
 8000470:	469a      	mov	sl, r3
 8000472:	464b      	mov	r3, r9
 8000474:	2b0f      	cmp	r3, #15
 8000476:	d827      	bhi.n	80004c8 <__aeabi_ddiv+0xdc>
 8000478:	49bc      	ldr	r1, [pc, #752]	; (800076c <__aeabi_ddiv+0x380>)
 800047a:	009b      	lsls	r3, r3, #2
 800047c:	58cb      	ldr	r3, [r1, r3]
 800047e:	469f      	mov	pc, r3
 8000480:	46b2      	mov	sl, r6
 8000482:	9b00      	ldr	r3, [sp, #0]
 8000484:	2b02      	cmp	r3, #2
 8000486:	d016      	beq.n	80004b6 <__aeabi_ddiv+0xca>
 8000488:	2b03      	cmp	r3, #3
 800048a:	d100      	bne.n	800048e <__aeabi_ddiv+0xa2>
 800048c:	e28e      	b.n	80009ac <__aeabi_ddiv+0x5c0>
 800048e:	2b01      	cmp	r3, #1
 8000490:	d000      	beq.n	8000494 <__aeabi_ddiv+0xa8>
 8000492:	e0d9      	b.n	8000648 <__aeabi_ddiv+0x25c>
 8000494:	2300      	movs	r3, #0
 8000496:	2400      	movs	r4, #0
 8000498:	2500      	movs	r5, #0
 800049a:	4652      	mov	r2, sl
 800049c:	051b      	lsls	r3, r3, #20
 800049e:	4323      	orrs	r3, r4
 80004a0:	07d2      	lsls	r2, r2, #31
 80004a2:	4313      	orrs	r3, r2
 80004a4:	0028      	movs	r0, r5
 80004a6:	0019      	movs	r1, r3
 80004a8:	b005      	add	sp, #20
 80004aa:	bcf0      	pop	{r4, r5, r6, r7}
 80004ac:	46bb      	mov	fp, r7
 80004ae:	46b2      	mov	sl, r6
 80004b0:	46a9      	mov	r9, r5
 80004b2:	46a0      	mov	r8, r4
 80004b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b6:	2400      	movs	r4, #0
 80004b8:	2500      	movs	r5, #0
 80004ba:	4baa      	ldr	r3, [pc, #680]	; (8000764 <__aeabi_ddiv+0x378>)
 80004bc:	e7ed      	b.n	800049a <__aeabi_ddiv+0xae>
 80004be:	46ba      	mov	sl, r7
 80004c0:	46a0      	mov	r8, r4
 80004c2:	0015      	movs	r5, r2
 80004c4:	9000      	str	r0, [sp, #0]
 80004c6:	e7dc      	b.n	8000482 <__aeabi_ddiv+0x96>
 80004c8:	4544      	cmp	r4, r8
 80004ca:	d200      	bcs.n	80004ce <__aeabi_ddiv+0xe2>
 80004cc:	e1c7      	b.n	800085e <__aeabi_ddiv+0x472>
 80004ce:	d100      	bne.n	80004d2 <__aeabi_ddiv+0xe6>
 80004d0:	e1c2      	b.n	8000858 <__aeabi_ddiv+0x46c>
 80004d2:	2301      	movs	r3, #1
 80004d4:	425b      	negs	r3, r3
 80004d6:	469c      	mov	ip, r3
 80004d8:	002e      	movs	r6, r5
 80004da:	4640      	mov	r0, r8
 80004dc:	2500      	movs	r5, #0
 80004de:	44e3      	add	fp, ip
 80004e0:	0223      	lsls	r3, r4, #8
 80004e2:	0e14      	lsrs	r4, r2, #24
 80004e4:	431c      	orrs	r4, r3
 80004e6:	0c1b      	lsrs	r3, r3, #16
 80004e8:	4699      	mov	r9, r3
 80004ea:	0423      	lsls	r3, r4, #16
 80004ec:	0c1f      	lsrs	r7, r3, #16
 80004ee:	0212      	lsls	r2, r2, #8
 80004f0:	4649      	mov	r1, r9
 80004f2:	9200      	str	r2, [sp, #0]
 80004f4:	9701      	str	r7, [sp, #4]
 80004f6:	f7ff fe89 	bl	800020c <__aeabi_uidivmod>
 80004fa:	0002      	movs	r2, r0
 80004fc:	437a      	muls	r2, r7
 80004fe:	040b      	lsls	r3, r1, #16
 8000500:	0c31      	lsrs	r1, r6, #16
 8000502:	4680      	mov	r8, r0
 8000504:	4319      	orrs	r1, r3
 8000506:	428a      	cmp	r2, r1
 8000508:	d907      	bls.n	800051a <__aeabi_ddiv+0x12e>
 800050a:	2301      	movs	r3, #1
 800050c:	425b      	negs	r3, r3
 800050e:	469c      	mov	ip, r3
 8000510:	1909      	adds	r1, r1, r4
 8000512:	44e0      	add	r8, ip
 8000514:	428c      	cmp	r4, r1
 8000516:	d800      	bhi.n	800051a <__aeabi_ddiv+0x12e>
 8000518:	e207      	b.n	800092a <__aeabi_ddiv+0x53e>
 800051a:	1a88      	subs	r0, r1, r2
 800051c:	4649      	mov	r1, r9
 800051e:	f7ff fe75 	bl	800020c <__aeabi_uidivmod>
 8000522:	0409      	lsls	r1, r1, #16
 8000524:	468c      	mov	ip, r1
 8000526:	0431      	lsls	r1, r6, #16
 8000528:	4666      	mov	r6, ip
 800052a:	9a01      	ldr	r2, [sp, #4]
 800052c:	0c09      	lsrs	r1, r1, #16
 800052e:	4342      	muls	r2, r0
 8000530:	0003      	movs	r3, r0
 8000532:	4331      	orrs	r1, r6
 8000534:	428a      	cmp	r2, r1
 8000536:	d904      	bls.n	8000542 <__aeabi_ddiv+0x156>
 8000538:	1909      	adds	r1, r1, r4
 800053a:	3b01      	subs	r3, #1
 800053c:	428c      	cmp	r4, r1
 800053e:	d800      	bhi.n	8000542 <__aeabi_ddiv+0x156>
 8000540:	e1ed      	b.n	800091e <__aeabi_ddiv+0x532>
 8000542:	1a88      	subs	r0, r1, r2
 8000544:	4642      	mov	r2, r8
 8000546:	0412      	lsls	r2, r2, #16
 8000548:	431a      	orrs	r2, r3
 800054a:	4690      	mov	r8, r2
 800054c:	4641      	mov	r1, r8
 800054e:	9b00      	ldr	r3, [sp, #0]
 8000550:	040e      	lsls	r6, r1, #16
 8000552:	0c1b      	lsrs	r3, r3, #16
 8000554:	001f      	movs	r7, r3
 8000556:	9302      	str	r3, [sp, #8]
 8000558:	9b00      	ldr	r3, [sp, #0]
 800055a:	0c36      	lsrs	r6, r6, #16
 800055c:	041b      	lsls	r3, r3, #16
 800055e:	0c19      	lsrs	r1, r3, #16
 8000560:	000b      	movs	r3, r1
 8000562:	4373      	muls	r3, r6
 8000564:	0c12      	lsrs	r2, r2, #16
 8000566:	437e      	muls	r6, r7
 8000568:	9103      	str	r1, [sp, #12]
 800056a:	4351      	muls	r1, r2
 800056c:	437a      	muls	r2, r7
 800056e:	0c1f      	lsrs	r7, r3, #16
 8000570:	46bc      	mov	ip, r7
 8000572:	1876      	adds	r6, r6, r1
 8000574:	4466      	add	r6, ip
 8000576:	42b1      	cmp	r1, r6
 8000578:	d903      	bls.n	8000582 <__aeabi_ddiv+0x196>
 800057a:	2180      	movs	r1, #128	; 0x80
 800057c:	0249      	lsls	r1, r1, #9
 800057e:	468c      	mov	ip, r1
 8000580:	4462      	add	r2, ip
 8000582:	0c31      	lsrs	r1, r6, #16
 8000584:	188a      	adds	r2, r1, r2
 8000586:	0431      	lsls	r1, r6, #16
 8000588:	041e      	lsls	r6, r3, #16
 800058a:	0c36      	lsrs	r6, r6, #16
 800058c:	198e      	adds	r6, r1, r6
 800058e:	4290      	cmp	r0, r2
 8000590:	d302      	bcc.n	8000598 <__aeabi_ddiv+0x1ac>
 8000592:	d112      	bne.n	80005ba <__aeabi_ddiv+0x1ce>
 8000594:	42b5      	cmp	r5, r6
 8000596:	d210      	bcs.n	80005ba <__aeabi_ddiv+0x1ce>
 8000598:	4643      	mov	r3, r8
 800059a:	1e59      	subs	r1, r3, #1
 800059c:	9b00      	ldr	r3, [sp, #0]
 800059e:	469c      	mov	ip, r3
 80005a0:	4465      	add	r5, ip
 80005a2:	001f      	movs	r7, r3
 80005a4:	429d      	cmp	r5, r3
 80005a6:	419b      	sbcs	r3, r3
 80005a8:	425b      	negs	r3, r3
 80005aa:	191b      	adds	r3, r3, r4
 80005ac:	18c0      	adds	r0, r0, r3
 80005ae:	4284      	cmp	r4, r0
 80005b0:	d200      	bcs.n	80005b4 <__aeabi_ddiv+0x1c8>
 80005b2:	e1a0      	b.n	80008f6 <__aeabi_ddiv+0x50a>
 80005b4:	d100      	bne.n	80005b8 <__aeabi_ddiv+0x1cc>
 80005b6:	e19b      	b.n	80008f0 <__aeabi_ddiv+0x504>
 80005b8:	4688      	mov	r8, r1
 80005ba:	1bae      	subs	r6, r5, r6
 80005bc:	42b5      	cmp	r5, r6
 80005be:	41ad      	sbcs	r5, r5
 80005c0:	1a80      	subs	r0, r0, r2
 80005c2:	426d      	negs	r5, r5
 80005c4:	1b40      	subs	r0, r0, r5
 80005c6:	4284      	cmp	r4, r0
 80005c8:	d100      	bne.n	80005cc <__aeabi_ddiv+0x1e0>
 80005ca:	e1d5      	b.n	8000978 <__aeabi_ddiv+0x58c>
 80005cc:	4649      	mov	r1, r9
 80005ce:	f7ff fe1d 	bl	800020c <__aeabi_uidivmod>
 80005d2:	9a01      	ldr	r2, [sp, #4]
 80005d4:	040b      	lsls	r3, r1, #16
 80005d6:	4342      	muls	r2, r0
 80005d8:	0c31      	lsrs	r1, r6, #16
 80005da:	0005      	movs	r5, r0
 80005dc:	4319      	orrs	r1, r3
 80005de:	428a      	cmp	r2, r1
 80005e0:	d900      	bls.n	80005e4 <__aeabi_ddiv+0x1f8>
 80005e2:	e16c      	b.n	80008be <__aeabi_ddiv+0x4d2>
 80005e4:	1a88      	subs	r0, r1, r2
 80005e6:	4649      	mov	r1, r9
 80005e8:	f7ff fe10 	bl	800020c <__aeabi_uidivmod>
 80005ec:	9a01      	ldr	r2, [sp, #4]
 80005ee:	0436      	lsls	r6, r6, #16
 80005f0:	4342      	muls	r2, r0
 80005f2:	0409      	lsls	r1, r1, #16
 80005f4:	0c36      	lsrs	r6, r6, #16
 80005f6:	0003      	movs	r3, r0
 80005f8:	430e      	orrs	r6, r1
 80005fa:	42b2      	cmp	r2, r6
 80005fc:	d900      	bls.n	8000600 <__aeabi_ddiv+0x214>
 80005fe:	e153      	b.n	80008a8 <__aeabi_ddiv+0x4bc>
 8000600:	9803      	ldr	r0, [sp, #12]
 8000602:	1ab6      	subs	r6, r6, r2
 8000604:	0002      	movs	r2, r0
 8000606:	042d      	lsls	r5, r5, #16
 8000608:	431d      	orrs	r5, r3
 800060a:	9f02      	ldr	r7, [sp, #8]
 800060c:	042b      	lsls	r3, r5, #16
 800060e:	0c1b      	lsrs	r3, r3, #16
 8000610:	435a      	muls	r2, r3
 8000612:	437b      	muls	r3, r7
 8000614:	469c      	mov	ip, r3
 8000616:	0c29      	lsrs	r1, r5, #16
 8000618:	4348      	muls	r0, r1
 800061a:	0c13      	lsrs	r3, r2, #16
 800061c:	4484      	add	ip, r0
 800061e:	4463      	add	r3, ip
 8000620:	4379      	muls	r1, r7
 8000622:	4298      	cmp	r0, r3
 8000624:	d903      	bls.n	800062e <__aeabi_ddiv+0x242>
 8000626:	2080      	movs	r0, #128	; 0x80
 8000628:	0240      	lsls	r0, r0, #9
 800062a:	4684      	mov	ip, r0
 800062c:	4461      	add	r1, ip
 800062e:	0c18      	lsrs	r0, r3, #16
 8000630:	0412      	lsls	r2, r2, #16
 8000632:	041b      	lsls	r3, r3, #16
 8000634:	0c12      	lsrs	r2, r2, #16
 8000636:	1841      	adds	r1, r0, r1
 8000638:	189b      	adds	r3, r3, r2
 800063a:	428e      	cmp	r6, r1
 800063c:	d200      	bcs.n	8000640 <__aeabi_ddiv+0x254>
 800063e:	e0ff      	b.n	8000840 <__aeabi_ddiv+0x454>
 8000640:	d100      	bne.n	8000644 <__aeabi_ddiv+0x258>
 8000642:	e0fa      	b.n	800083a <__aeabi_ddiv+0x44e>
 8000644:	2301      	movs	r3, #1
 8000646:	431d      	orrs	r5, r3
 8000648:	4a49      	ldr	r2, [pc, #292]	; (8000770 <__aeabi_ddiv+0x384>)
 800064a:	445a      	add	r2, fp
 800064c:	2a00      	cmp	r2, #0
 800064e:	dc00      	bgt.n	8000652 <__aeabi_ddiv+0x266>
 8000650:	e0aa      	b.n	80007a8 <__aeabi_ddiv+0x3bc>
 8000652:	076b      	lsls	r3, r5, #29
 8000654:	d000      	beq.n	8000658 <__aeabi_ddiv+0x26c>
 8000656:	e13d      	b.n	80008d4 <__aeabi_ddiv+0x4e8>
 8000658:	08ed      	lsrs	r5, r5, #3
 800065a:	4643      	mov	r3, r8
 800065c:	01db      	lsls	r3, r3, #7
 800065e:	d506      	bpl.n	800066e <__aeabi_ddiv+0x282>
 8000660:	4642      	mov	r2, r8
 8000662:	4b44      	ldr	r3, [pc, #272]	; (8000774 <__aeabi_ddiv+0x388>)
 8000664:	401a      	ands	r2, r3
 8000666:	4690      	mov	r8, r2
 8000668:	2280      	movs	r2, #128	; 0x80
 800066a:	00d2      	lsls	r2, r2, #3
 800066c:	445a      	add	r2, fp
 800066e:	4b42      	ldr	r3, [pc, #264]	; (8000778 <__aeabi_ddiv+0x38c>)
 8000670:	429a      	cmp	r2, r3
 8000672:	dd00      	ble.n	8000676 <__aeabi_ddiv+0x28a>
 8000674:	e71f      	b.n	80004b6 <__aeabi_ddiv+0xca>
 8000676:	4643      	mov	r3, r8
 8000678:	075b      	lsls	r3, r3, #29
 800067a:	431d      	orrs	r5, r3
 800067c:	4643      	mov	r3, r8
 800067e:	0552      	lsls	r2, r2, #21
 8000680:	025c      	lsls	r4, r3, #9
 8000682:	0b24      	lsrs	r4, r4, #12
 8000684:	0d53      	lsrs	r3, r2, #21
 8000686:	e708      	b.n	800049a <__aeabi_ddiv+0xae>
 8000688:	4652      	mov	r2, sl
 800068a:	4322      	orrs	r2, r4
 800068c:	d100      	bne.n	8000690 <__aeabi_ddiv+0x2a4>
 800068e:	e07b      	b.n	8000788 <__aeabi_ddiv+0x39c>
 8000690:	2c00      	cmp	r4, #0
 8000692:	d100      	bne.n	8000696 <__aeabi_ddiv+0x2aa>
 8000694:	e0fa      	b.n	800088c <__aeabi_ddiv+0x4a0>
 8000696:	0020      	movs	r0, r4
 8000698:	f000 fcb8 	bl	800100c <__clzsi2>
 800069c:	0002      	movs	r2, r0
 800069e:	3a0b      	subs	r2, #11
 80006a0:	231d      	movs	r3, #29
 80006a2:	0001      	movs	r1, r0
 80006a4:	1a9b      	subs	r3, r3, r2
 80006a6:	4652      	mov	r2, sl
 80006a8:	3908      	subs	r1, #8
 80006aa:	40da      	lsrs	r2, r3
 80006ac:	408c      	lsls	r4, r1
 80006ae:	4314      	orrs	r4, r2
 80006b0:	4652      	mov	r2, sl
 80006b2:	408a      	lsls	r2, r1
 80006b4:	4b31      	ldr	r3, [pc, #196]	; (800077c <__aeabi_ddiv+0x390>)
 80006b6:	4458      	add	r0, fp
 80006b8:	469b      	mov	fp, r3
 80006ba:	4483      	add	fp, r0
 80006bc:	2000      	movs	r0, #0
 80006be:	e6d5      	b.n	800046c <__aeabi_ddiv+0x80>
 80006c0:	464b      	mov	r3, r9
 80006c2:	4323      	orrs	r3, r4
 80006c4:	4698      	mov	r8, r3
 80006c6:	d044      	beq.n	8000752 <__aeabi_ddiv+0x366>
 80006c8:	2c00      	cmp	r4, #0
 80006ca:	d100      	bne.n	80006ce <__aeabi_ddiv+0x2e2>
 80006cc:	e0ce      	b.n	800086c <__aeabi_ddiv+0x480>
 80006ce:	0020      	movs	r0, r4
 80006d0:	f000 fc9c 	bl	800100c <__clzsi2>
 80006d4:	0001      	movs	r1, r0
 80006d6:	0002      	movs	r2, r0
 80006d8:	390b      	subs	r1, #11
 80006da:	231d      	movs	r3, #29
 80006dc:	1a5b      	subs	r3, r3, r1
 80006de:	4649      	mov	r1, r9
 80006e0:	0010      	movs	r0, r2
 80006e2:	40d9      	lsrs	r1, r3
 80006e4:	3808      	subs	r0, #8
 80006e6:	4084      	lsls	r4, r0
 80006e8:	000b      	movs	r3, r1
 80006ea:	464d      	mov	r5, r9
 80006ec:	4323      	orrs	r3, r4
 80006ee:	4698      	mov	r8, r3
 80006f0:	4085      	lsls	r5, r0
 80006f2:	4823      	ldr	r0, [pc, #140]	; (8000780 <__aeabi_ddiv+0x394>)
 80006f4:	1a83      	subs	r3, r0, r2
 80006f6:	469b      	mov	fp, r3
 80006f8:	2300      	movs	r3, #0
 80006fa:	4699      	mov	r9, r3
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	e69a      	b.n	8000436 <__aeabi_ddiv+0x4a>
 8000700:	464b      	mov	r3, r9
 8000702:	4323      	orrs	r3, r4
 8000704:	4698      	mov	r8, r3
 8000706:	d11d      	bne.n	8000744 <__aeabi_ddiv+0x358>
 8000708:	2308      	movs	r3, #8
 800070a:	4699      	mov	r9, r3
 800070c:	3b06      	subs	r3, #6
 800070e:	2500      	movs	r5, #0
 8000710:	4683      	mov	fp, r0
 8000712:	9300      	str	r3, [sp, #0]
 8000714:	e68f      	b.n	8000436 <__aeabi_ddiv+0x4a>
 8000716:	4652      	mov	r2, sl
 8000718:	4322      	orrs	r2, r4
 800071a:	d109      	bne.n	8000730 <__aeabi_ddiv+0x344>
 800071c:	2302      	movs	r3, #2
 800071e:	4649      	mov	r1, r9
 8000720:	4319      	orrs	r1, r3
 8000722:	4b18      	ldr	r3, [pc, #96]	; (8000784 <__aeabi_ddiv+0x398>)
 8000724:	4689      	mov	r9, r1
 8000726:	469c      	mov	ip, r3
 8000728:	2400      	movs	r4, #0
 800072a:	2002      	movs	r0, #2
 800072c:	44e3      	add	fp, ip
 800072e:	e69d      	b.n	800046c <__aeabi_ddiv+0x80>
 8000730:	2303      	movs	r3, #3
 8000732:	464a      	mov	r2, r9
 8000734:	431a      	orrs	r2, r3
 8000736:	4b13      	ldr	r3, [pc, #76]	; (8000784 <__aeabi_ddiv+0x398>)
 8000738:	4691      	mov	r9, r2
 800073a:	469c      	mov	ip, r3
 800073c:	4652      	mov	r2, sl
 800073e:	2003      	movs	r0, #3
 8000740:	44e3      	add	fp, ip
 8000742:	e693      	b.n	800046c <__aeabi_ddiv+0x80>
 8000744:	230c      	movs	r3, #12
 8000746:	4699      	mov	r9, r3
 8000748:	3b09      	subs	r3, #9
 800074a:	46a0      	mov	r8, r4
 800074c:	4683      	mov	fp, r0
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	e671      	b.n	8000436 <__aeabi_ddiv+0x4a>
 8000752:	2304      	movs	r3, #4
 8000754:	4699      	mov	r9, r3
 8000756:	2300      	movs	r3, #0
 8000758:	469b      	mov	fp, r3
 800075a:	3301      	adds	r3, #1
 800075c:	2500      	movs	r5, #0
 800075e:	9300      	str	r3, [sp, #0]
 8000760:	e669      	b.n	8000436 <__aeabi_ddiv+0x4a>
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	000007ff 	.word	0x000007ff
 8000768:	fffffc01 	.word	0xfffffc01
 800076c:	08004694 	.word	0x08004694
 8000770:	000003ff 	.word	0x000003ff
 8000774:	feffffff 	.word	0xfeffffff
 8000778:	000007fe 	.word	0x000007fe
 800077c:	000003f3 	.word	0x000003f3
 8000780:	fffffc0d 	.word	0xfffffc0d
 8000784:	fffff801 	.word	0xfffff801
 8000788:	4649      	mov	r1, r9
 800078a:	2301      	movs	r3, #1
 800078c:	4319      	orrs	r1, r3
 800078e:	4689      	mov	r9, r1
 8000790:	2400      	movs	r4, #0
 8000792:	2001      	movs	r0, #1
 8000794:	e66a      	b.n	800046c <__aeabi_ddiv+0x80>
 8000796:	2300      	movs	r3, #0
 8000798:	2480      	movs	r4, #128	; 0x80
 800079a:	469a      	mov	sl, r3
 800079c:	2500      	movs	r5, #0
 800079e:	4b8a      	ldr	r3, [pc, #552]	; (80009c8 <__aeabi_ddiv+0x5dc>)
 80007a0:	0324      	lsls	r4, r4, #12
 80007a2:	e67a      	b.n	800049a <__aeabi_ddiv+0xae>
 80007a4:	2501      	movs	r5, #1
 80007a6:	426d      	negs	r5, r5
 80007a8:	2301      	movs	r3, #1
 80007aa:	1a9b      	subs	r3, r3, r2
 80007ac:	2b38      	cmp	r3, #56	; 0x38
 80007ae:	dd00      	ble.n	80007b2 <__aeabi_ddiv+0x3c6>
 80007b0:	e670      	b.n	8000494 <__aeabi_ddiv+0xa8>
 80007b2:	2b1f      	cmp	r3, #31
 80007b4:	dc00      	bgt.n	80007b8 <__aeabi_ddiv+0x3cc>
 80007b6:	e0bf      	b.n	8000938 <__aeabi_ddiv+0x54c>
 80007b8:	211f      	movs	r1, #31
 80007ba:	4249      	negs	r1, r1
 80007bc:	1a8a      	subs	r2, r1, r2
 80007be:	4641      	mov	r1, r8
 80007c0:	40d1      	lsrs	r1, r2
 80007c2:	000a      	movs	r2, r1
 80007c4:	2b20      	cmp	r3, #32
 80007c6:	d004      	beq.n	80007d2 <__aeabi_ddiv+0x3e6>
 80007c8:	4641      	mov	r1, r8
 80007ca:	4b80      	ldr	r3, [pc, #512]	; (80009cc <__aeabi_ddiv+0x5e0>)
 80007cc:	445b      	add	r3, fp
 80007ce:	4099      	lsls	r1, r3
 80007d0:	430d      	orrs	r5, r1
 80007d2:	1e6b      	subs	r3, r5, #1
 80007d4:	419d      	sbcs	r5, r3
 80007d6:	2307      	movs	r3, #7
 80007d8:	432a      	orrs	r2, r5
 80007da:	001d      	movs	r5, r3
 80007dc:	2400      	movs	r4, #0
 80007de:	4015      	ands	r5, r2
 80007e0:	4213      	tst	r3, r2
 80007e2:	d100      	bne.n	80007e6 <__aeabi_ddiv+0x3fa>
 80007e4:	e0d4      	b.n	8000990 <__aeabi_ddiv+0x5a4>
 80007e6:	210f      	movs	r1, #15
 80007e8:	2300      	movs	r3, #0
 80007ea:	4011      	ands	r1, r2
 80007ec:	2904      	cmp	r1, #4
 80007ee:	d100      	bne.n	80007f2 <__aeabi_ddiv+0x406>
 80007f0:	e0cb      	b.n	800098a <__aeabi_ddiv+0x59e>
 80007f2:	1d11      	adds	r1, r2, #4
 80007f4:	4291      	cmp	r1, r2
 80007f6:	4192      	sbcs	r2, r2
 80007f8:	4252      	negs	r2, r2
 80007fa:	189b      	adds	r3, r3, r2
 80007fc:	000a      	movs	r2, r1
 80007fe:	0219      	lsls	r1, r3, #8
 8000800:	d400      	bmi.n	8000804 <__aeabi_ddiv+0x418>
 8000802:	e0c2      	b.n	800098a <__aeabi_ddiv+0x59e>
 8000804:	2301      	movs	r3, #1
 8000806:	2400      	movs	r4, #0
 8000808:	2500      	movs	r5, #0
 800080a:	e646      	b.n	800049a <__aeabi_ddiv+0xae>
 800080c:	2380      	movs	r3, #128	; 0x80
 800080e:	4641      	mov	r1, r8
 8000810:	031b      	lsls	r3, r3, #12
 8000812:	4219      	tst	r1, r3
 8000814:	d008      	beq.n	8000828 <__aeabi_ddiv+0x43c>
 8000816:	421c      	tst	r4, r3
 8000818:	d106      	bne.n	8000828 <__aeabi_ddiv+0x43c>
 800081a:	431c      	orrs	r4, r3
 800081c:	0324      	lsls	r4, r4, #12
 800081e:	46ba      	mov	sl, r7
 8000820:	0015      	movs	r5, r2
 8000822:	4b69      	ldr	r3, [pc, #420]	; (80009c8 <__aeabi_ddiv+0x5dc>)
 8000824:	0b24      	lsrs	r4, r4, #12
 8000826:	e638      	b.n	800049a <__aeabi_ddiv+0xae>
 8000828:	2480      	movs	r4, #128	; 0x80
 800082a:	4643      	mov	r3, r8
 800082c:	0324      	lsls	r4, r4, #12
 800082e:	431c      	orrs	r4, r3
 8000830:	0324      	lsls	r4, r4, #12
 8000832:	46b2      	mov	sl, r6
 8000834:	4b64      	ldr	r3, [pc, #400]	; (80009c8 <__aeabi_ddiv+0x5dc>)
 8000836:	0b24      	lsrs	r4, r4, #12
 8000838:	e62f      	b.n	800049a <__aeabi_ddiv+0xae>
 800083a:	2b00      	cmp	r3, #0
 800083c:	d100      	bne.n	8000840 <__aeabi_ddiv+0x454>
 800083e:	e703      	b.n	8000648 <__aeabi_ddiv+0x25c>
 8000840:	19a6      	adds	r6, r4, r6
 8000842:	1e68      	subs	r0, r5, #1
 8000844:	42a6      	cmp	r6, r4
 8000846:	d200      	bcs.n	800084a <__aeabi_ddiv+0x45e>
 8000848:	e08d      	b.n	8000966 <__aeabi_ddiv+0x57a>
 800084a:	428e      	cmp	r6, r1
 800084c:	d200      	bcs.n	8000850 <__aeabi_ddiv+0x464>
 800084e:	e0a3      	b.n	8000998 <__aeabi_ddiv+0x5ac>
 8000850:	d100      	bne.n	8000854 <__aeabi_ddiv+0x468>
 8000852:	e0b3      	b.n	80009bc <__aeabi_ddiv+0x5d0>
 8000854:	0005      	movs	r5, r0
 8000856:	e6f5      	b.n	8000644 <__aeabi_ddiv+0x258>
 8000858:	42aa      	cmp	r2, r5
 800085a:	d900      	bls.n	800085e <__aeabi_ddiv+0x472>
 800085c:	e639      	b.n	80004d2 <__aeabi_ddiv+0xe6>
 800085e:	4643      	mov	r3, r8
 8000860:	07de      	lsls	r6, r3, #31
 8000862:	0858      	lsrs	r0, r3, #1
 8000864:	086b      	lsrs	r3, r5, #1
 8000866:	431e      	orrs	r6, r3
 8000868:	07ed      	lsls	r5, r5, #31
 800086a:	e639      	b.n	80004e0 <__aeabi_ddiv+0xf4>
 800086c:	4648      	mov	r0, r9
 800086e:	f000 fbcd 	bl	800100c <__clzsi2>
 8000872:	0001      	movs	r1, r0
 8000874:	0002      	movs	r2, r0
 8000876:	3115      	adds	r1, #21
 8000878:	3220      	adds	r2, #32
 800087a:	291c      	cmp	r1, #28
 800087c:	dc00      	bgt.n	8000880 <__aeabi_ddiv+0x494>
 800087e:	e72c      	b.n	80006da <__aeabi_ddiv+0x2ee>
 8000880:	464b      	mov	r3, r9
 8000882:	3808      	subs	r0, #8
 8000884:	4083      	lsls	r3, r0
 8000886:	2500      	movs	r5, #0
 8000888:	4698      	mov	r8, r3
 800088a:	e732      	b.n	80006f2 <__aeabi_ddiv+0x306>
 800088c:	f000 fbbe 	bl	800100c <__clzsi2>
 8000890:	0003      	movs	r3, r0
 8000892:	001a      	movs	r2, r3
 8000894:	3215      	adds	r2, #21
 8000896:	3020      	adds	r0, #32
 8000898:	2a1c      	cmp	r2, #28
 800089a:	dc00      	bgt.n	800089e <__aeabi_ddiv+0x4b2>
 800089c:	e700      	b.n	80006a0 <__aeabi_ddiv+0x2b4>
 800089e:	4654      	mov	r4, sl
 80008a0:	3b08      	subs	r3, #8
 80008a2:	2200      	movs	r2, #0
 80008a4:	409c      	lsls	r4, r3
 80008a6:	e705      	b.n	80006b4 <__aeabi_ddiv+0x2c8>
 80008a8:	1936      	adds	r6, r6, r4
 80008aa:	3b01      	subs	r3, #1
 80008ac:	42b4      	cmp	r4, r6
 80008ae:	d900      	bls.n	80008b2 <__aeabi_ddiv+0x4c6>
 80008b0:	e6a6      	b.n	8000600 <__aeabi_ddiv+0x214>
 80008b2:	42b2      	cmp	r2, r6
 80008b4:	d800      	bhi.n	80008b8 <__aeabi_ddiv+0x4cc>
 80008b6:	e6a3      	b.n	8000600 <__aeabi_ddiv+0x214>
 80008b8:	1e83      	subs	r3, r0, #2
 80008ba:	1936      	adds	r6, r6, r4
 80008bc:	e6a0      	b.n	8000600 <__aeabi_ddiv+0x214>
 80008be:	1909      	adds	r1, r1, r4
 80008c0:	3d01      	subs	r5, #1
 80008c2:	428c      	cmp	r4, r1
 80008c4:	d900      	bls.n	80008c8 <__aeabi_ddiv+0x4dc>
 80008c6:	e68d      	b.n	80005e4 <__aeabi_ddiv+0x1f8>
 80008c8:	428a      	cmp	r2, r1
 80008ca:	d800      	bhi.n	80008ce <__aeabi_ddiv+0x4e2>
 80008cc:	e68a      	b.n	80005e4 <__aeabi_ddiv+0x1f8>
 80008ce:	1e85      	subs	r5, r0, #2
 80008d0:	1909      	adds	r1, r1, r4
 80008d2:	e687      	b.n	80005e4 <__aeabi_ddiv+0x1f8>
 80008d4:	230f      	movs	r3, #15
 80008d6:	402b      	ands	r3, r5
 80008d8:	2b04      	cmp	r3, #4
 80008da:	d100      	bne.n	80008de <__aeabi_ddiv+0x4f2>
 80008dc:	e6bc      	b.n	8000658 <__aeabi_ddiv+0x26c>
 80008de:	2305      	movs	r3, #5
 80008e0:	425b      	negs	r3, r3
 80008e2:	42ab      	cmp	r3, r5
 80008e4:	419b      	sbcs	r3, r3
 80008e6:	3504      	adds	r5, #4
 80008e8:	425b      	negs	r3, r3
 80008ea:	08ed      	lsrs	r5, r5, #3
 80008ec:	4498      	add	r8, r3
 80008ee:	e6b4      	b.n	800065a <__aeabi_ddiv+0x26e>
 80008f0:	42af      	cmp	r7, r5
 80008f2:	d900      	bls.n	80008f6 <__aeabi_ddiv+0x50a>
 80008f4:	e660      	b.n	80005b8 <__aeabi_ddiv+0x1cc>
 80008f6:	4282      	cmp	r2, r0
 80008f8:	d804      	bhi.n	8000904 <__aeabi_ddiv+0x518>
 80008fa:	d000      	beq.n	80008fe <__aeabi_ddiv+0x512>
 80008fc:	e65c      	b.n	80005b8 <__aeabi_ddiv+0x1cc>
 80008fe:	42ae      	cmp	r6, r5
 8000900:	d800      	bhi.n	8000904 <__aeabi_ddiv+0x518>
 8000902:	e659      	b.n	80005b8 <__aeabi_ddiv+0x1cc>
 8000904:	2302      	movs	r3, #2
 8000906:	425b      	negs	r3, r3
 8000908:	469c      	mov	ip, r3
 800090a:	9b00      	ldr	r3, [sp, #0]
 800090c:	44e0      	add	r8, ip
 800090e:	469c      	mov	ip, r3
 8000910:	4465      	add	r5, ip
 8000912:	429d      	cmp	r5, r3
 8000914:	419b      	sbcs	r3, r3
 8000916:	425b      	negs	r3, r3
 8000918:	191b      	adds	r3, r3, r4
 800091a:	18c0      	adds	r0, r0, r3
 800091c:	e64d      	b.n	80005ba <__aeabi_ddiv+0x1ce>
 800091e:	428a      	cmp	r2, r1
 8000920:	d800      	bhi.n	8000924 <__aeabi_ddiv+0x538>
 8000922:	e60e      	b.n	8000542 <__aeabi_ddiv+0x156>
 8000924:	1e83      	subs	r3, r0, #2
 8000926:	1909      	adds	r1, r1, r4
 8000928:	e60b      	b.n	8000542 <__aeabi_ddiv+0x156>
 800092a:	428a      	cmp	r2, r1
 800092c:	d800      	bhi.n	8000930 <__aeabi_ddiv+0x544>
 800092e:	e5f4      	b.n	800051a <__aeabi_ddiv+0x12e>
 8000930:	1e83      	subs	r3, r0, #2
 8000932:	4698      	mov	r8, r3
 8000934:	1909      	adds	r1, r1, r4
 8000936:	e5f0      	b.n	800051a <__aeabi_ddiv+0x12e>
 8000938:	4925      	ldr	r1, [pc, #148]	; (80009d0 <__aeabi_ddiv+0x5e4>)
 800093a:	0028      	movs	r0, r5
 800093c:	4459      	add	r1, fp
 800093e:	408d      	lsls	r5, r1
 8000940:	4642      	mov	r2, r8
 8000942:	408a      	lsls	r2, r1
 8000944:	1e69      	subs	r1, r5, #1
 8000946:	418d      	sbcs	r5, r1
 8000948:	4641      	mov	r1, r8
 800094a:	40d8      	lsrs	r0, r3
 800094c:	40d9      	lsrs	r1, r3
 800094e:	4302      	orrs	r2, r0
 8000950:	432a      	orrs	r2, r5
 8000952:	000b      	movs	r3, r1
 8000954:	0751      	lsls	r1, r2, #29
 8000956:	d100      	bne.n	800095a <__aeabi_ddiv+0x56e>
 8000958:	e751      	b.n	80007fe <__aeabi_ddiv+0x412>
 800095a:	210f      	movs	r1, #15
 800095c:	4011      	ands	r1, r2
 800095e:	2904      	cmp	r1, #4
 8000960:	d000      	beq.n	8000964 <__aeabi_ddiv+0x578>
 8000962:	e746      	b.n	80007f2 <__aeabi_ddiv+0x406>
 8000964:	e74b      	b.n	80007fe <__aeabi_ddiv+0x412>
 8000966:	0005      	movs	r5, r0
 8000968:	428e      	cmp	r6, r1
 800096a:	d000      	beq.n	800096e <__aeabi_ddiv+0x582>
 800096c:	e66a      	b.n	8000644 <__aeabi_ddiv+0x258>
 800096e:	9a00      	ldr	r2, [sp, #0]
 8000970:	4293      	cmp	r3, r2
 8000972:	d000      	beq.n	8000976 <__aeabi_ddiv+0x58a>
 8000974:	e666      	b.n	8000644 <__aeabi_ddiv+0x258>
 8000976:	e667      	b.n	8000648 <__aeabi_ddiv+0x25c>
 8000978:	4a16      	ldr	r2, [pc, #88]	; (80009d4 <__aeabi_ddiv+0x5e8>)
 800097a:	445a      	add	r2, fp
 800097c:	2a00      	cmp	r2, #0
 800097e:	dc00      	bgt.n	8000982 <__aeabi_ddiv+0x596>
 8000980:	e710      	b.n	80007a4 <__aeabi_ddiv+0x3b8>
 8000982:	2301      	movs	r3, #1
 8000984:	2500      	movs	r5, #0
 8000986:	4498      	add	r8, r3
 8000988:	e667      	b.n	800065a <__aeabi_ddiv+0x26e>
 800098a:	075d      	lsls	r5, r3, #29
 800098c:	025b      	lsls	r3, r3, #9
 800098e:	0b1c      	lsrs	r4, r3, #12
 8000990:	08d2      	lsrs	r2, r2, #3
 8000992:	2300      	movs	r3, #0
 8000994:	4315      	orrs	r5, r2
 8000996:	e580      	b.n	800049a <__aeabi_ddiv+0xae>
 8000998:	9800      	ldr	r0, [sp, #0]
 800099a:	3d02      	subs	r5, #2
 800099c:	0042      	lsls	r2, r0, #1
 800099e:	4282      	cmp	r2, r0
 80009a0:	41bf      	sbcs	r7, r7
 80009a2:	427f      	negs	r7, r7
 80009a4:	193c      	adds	r4, r7, r4
 80009a6:	1936      	adds	r6, r6, r4
 80009a8:	9200      	str	r2, [sp, #0]
 80009aa:	e7dd      	b.n	8000968 <__aeabi_ddiv+0x57c>
 80009ac:	2480      	movs	r4, #128	; 0x80
 80009ae:	4643      	mov	r3, r8
 80009b0:	0324      	lsls	r4, r4, #12
 80009b2:	431c      	orrs	r4, r3
 80009b4:	0324      	lsls	r4, r4, #12
 80009b6:	4b04      	ldr	r3, [pc, #16]	; (80009c8 <__aeabi_ddiv+0x5dc>)
 80009b8:	0b24      	lsrs	r4, r4, #12
 80009ba:	e56e      	b.n	800049a <__aeabi_ddiv+0xae>
 80009bc:	9a00      	ldr	r2, [sp, #0]
 80009be:	429a      	cmp	r2, r3
 80009c0:	d3ea      	bcc.n	8000998 <__aeabi_ddiv+0x5ac>
 80009c2:	0005      	movs	r5, r0
 80009c4:	e7d3      	b.n	800096e <__aeabi_ddiv+0x582>
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	000007ff 	.word	0x000007ff
 80009cc:	0000043e 	.word	0x0000043e
 80009d0:	0000041e 	.word	0x0000041e
 80009d4:	000003ff 	.word	0x000003ff

080009d8 <__aeabi_dmul>:
 80009d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009da:	4657      	mov	r7, sl
 80009dc:	464e      	mov	r6, r9
 80009de:	4645      	mov	r5, r8
 80009e0:	46de      	mov	lr, fp
 80009e2:	b5e0      	push	{r5, r6, r7, lr}
 80009e4:	4698      	mov	r8, r3
 80009e6:	030c      	lsls	r4, r1, #12
 80009e8:	004b      	lsls	r3, r1, #1
 80009ea:	0006      	movs	r6, r0
 80009ec:	4692      	mov	sl, r2
 80009ee:	b087      	sub	sp, #28
 80009f0:	0b24      	lsrs	r4, r4, #12
 80009f2:	0d5b      	lsrs	r3, r3, #21
 80009f4:	0fcf      	lsrs	r7, r1, #31
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d100      	bne.n	80009fc <__aeabi_dmul+0x24>
 80009fa:	e15c      	b.n	8000cb6 <__aeabi_dmul+0x2de>
 80009fc:	4ad9      	ldr	r2, [pc, #868]	; (8000d64 <__aeabi_dmul+0x38c>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d100      	bne.n	8000a04 <__aeabi_dmul+0x2c>
 8000a02:	e175      	b.n	8000cf0 <__aeabi_dmul+0x318>
 8000a04:	0f42      	lsrs	r2, r0, #29
 8000a06:	00e4      	lsls	r4, r4, #3
 8000a08:	4314      	orrs	r4, r2
 8000a0a:	2280      	movs	r2, #128	; 0x80
 8000a0c:	0412      	lsls	r2, r2, #16
 8000a0e:	4314      	orrs	r4, r2
 8000a10:	4ad5      	ldr	r2, [pc, #852]	; (8000d68 <__aeabi_dmul+0x390>)
 8000a12:	00c5      	lsls	r5, r0, #3
 8000a14:	4694      	mov	ip, r2
 8000a16:	4463      	add	r3, ip
 8000a18:	9300      	str	r3, [sp, #0]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	4699      	mov	r9, r3
 8000a1e:	469b      	mov	fp, r3
 8000a20:	4643      	mov	r3, r8
 8000a22:	4642      	mov	r2, r8
 8000a24:	031e      	lsls	r6, r3, #12
 8000a26:	0fd2      	lsrs	r2, r2, #31
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	4650      	mov	r0, sl
 8000a2c:	4690      	mov	r8, r2
 8000a2e:	0b36      	lsrs	r6, r6, #12
 8000a30:	0d5b      	lsrs	r3, r3, #21
 8000a32:	d100      	bne.n	8000a36 <__aeabi_dmul+0x5e>
 8000a34:	e120      	b.n	8000c78 <__aeabi_dmul+0x2a0>
 8000a36:	4acb      	ldr	r2, [pc, #812]	; (8000d64 <__aeabi_dmul+0x38c>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d100      	bne.n	8000a3e <__aeabi_dmul+0x66>
 8000a3c:	e162      	b.n	8000d04 <__aeabi_dmul+0x32c>
 8000a3e:	49ca      	ldr	r1, [pc, #808]	; (8000d68 <__aeabi_dmul+0x390>)
 8000a40:	0f42      	lsrs	r2, r0, #29
 8000a42:	468c      	mov	ip, r1
 8000a44:	9900      	ldr	r1, [sp, #0]
 8000a46:	4463      	add	r3, ip
 8000a48:	00f6      	lsls	r6, r6, #3
 8000a4a:	468c      	mov	ip, r1
 8000a4c:	4316      	orrs	r6, r2
 8000a4e:	2280      	movs	r2, #128	; 0x80
 8000a50:	449c      	add	ip, r3
 8000a52:	0412      	lsls	r2, r2, #16
 8000a54:	4663      	mov	r3, ip
 8000a56:	4316      	orrs	r6, r2
 8000a58:	00c2      	lsls	r2, r0, #3
 8000a5a:	2000      	movs	r0, #0
 8000a5c:	9300      	str	r3, [sp, #0]
 8000a5e:	9900      	ldr	r1, [sp, #0]
 8000a60:	4643      	mov	r3, r8
 8000a62:	3101      	adds	r1, #1
 8000a64:	468c      	mov	ip, r1
 8000a66:	4649      	mov	r1, r9
 8000a68:	407b      	eors	r3, r7
 8000a6a:	9301      	str	r3, [sp, #4]
 8000a6c:	290f      	cmp	r1, #15
 8000a6e:	d826      	bhi.n	8000abe <__aeabi_dmul+0xe6>
 8000a70:	4bbe      	ldr	r3, [pc, #760]	; (8000d6c <__aeabi_dmul+0x394>)
 8000a72:	0089      	lsls	r1, r1, #2
 8000a74:	5859      	ldr	r1, [r3, r1]
 8000a76:	468f      	mov	pc, r1
 8000a78:	4643      	mov	r3, r8
 8000a7a:	9301      	str	r3, [sp, #4]
 8000a7c:	0034      	movs	r4, r6
 8000a7e:	0015      	movs	r5, r2
 8000a80:	4683      	mov	fp, r0
 8000a82:	465b      	mov	r3, fp
 8000a84:	2b02      	cmp	r3, #2
 8000a86:	d016      	beq.n	8000ab6 <__aeabi_dmul+0xde>
 8000a88:	2b03      	cmp	r3, #3
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_dmul+0xb6>
 8000a8c:	e203      	b.n	8000e96 <__aeabi_dmul+0x4be>
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d000      	beq.n	8000a94 <__aeabi_dmul+0xbc>
 8000a92:	e0cd      	b.n	8000c30 <__aeabi_dmul+0x258>
 8000a94:	2200      	movs	r2, #0
 8000a96:	2400      	movs	r4, #0
 8000a98:	2500      	movs	r5, #0
 8000a9a:	9b01      	ldr	r3, [sp, #4]
 8000a9c:	0512      	lsls	r2, r2, #20
 8000a9e:	4322      	orrs	r2, r4
 8000aa0:	07db      	lsls	r3, r3, #31
 8000aa2:	431a      	orrs	r2, r3
 8000aa4:	0028      	movs	r0, r5
 8000aa6:	0011      	movs	r1, r2
 8000aa8:	b007      	add	sp, #28
 8000aaa:	bcf0      	pop	{r4, r5, r6, r7}
 8000aac:	46bb      	mov	fp, r7
 8000aae:	46b2      	mov	sl, r6
 8000ab0:	46a9      	mov	r9, r5
 8000ab2:	46a0      	mov	r8, r4
 8000ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ab6:	2400      	movs	r4, #0
 8000ab8:	2500      	movs	r5, #0
 8000aba:	4aaa      	ldr	r2, [pc, #680]	; (8000d64 <__aeabi_dmul+0x38c>)
 8000abc:	e7ed      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000abe:	0c28      	lsrs	r0, r5, #16
 8000ac0:	042d      	lsls	r5, r5, #16
 8000ac2:	0c2d      	lsrs	r5, r5, #16
 8000ac4:	002b      	movs	r3, r5
 8000ac6:	0c11      	lsrs	r1, r2, #16
 8000ac8:	0412      	lsls	r2, r2, #16
 8000aca:	0c12      	lsrs	r2, r2, #16
 8000acc:	4353      	muls	r3, r2
 8000ace:	4698      	mov	r8, r3
 8000ad0:	0013      	movs	r3, r2
 8000ad2:	002f      	movs	r7, r5
 8000ad4:	4343      	muls	r3, r0
 8000ad6:	4699      	mov	r9, r3
 8000ad8:	434f      	muls	r7, r1
 8000ada:	444f      	add	r7, r9
 8000adc:	46bb      	mov	fp, r7
 8000ade:	4647      	mov	r7, r8
 8000ae0:	000b      	movs	r3, r1
 8000ae2:	0c3f      	lsrs	r7, r7, #16
 8000ae4:	46ba      	mov	sl, r7
 8000ae6:	4343      	muls	r3, r0
 8000ae8:	44da      	add	sl, fp
 8000aea:	9302      	str	r3, [sp, #8]
 8000aec:	45d1      	cmp	r9, sl
 8000aee:	d904      	bls.n	8000afa <__aeabi_dmul+0x122>
 8000af0:	2780      	movs	r7, #128	; 0x80
 8000af2:	027f      	lsls	r7, r7, #9
 8000af4:	46b9      	mov	r9, r7
 8000af6:	444b      	add	r3, r9
 8000af8:	9302      	str	r3, [sp, #8]
 8000afa:	4653      	mov	r3, sl
 8000afc:	0c1b      	lsrs	r3, r3, #16
 8000afe:	469b      	mov	fp, r3
 8000b00:	4653      	mov	r3, sl
 8000b02:	041f      	lsls	r7, r3, #16
 8000b04:	4643      	mov	r3, r8
 8000b06:	041b      	lsls	r3, r3, #16
 8000b08:	0c1b      	lsrs	r3, r3, #16
 8000b0a:	4698      	mov	r8, r3
 8000b0c:	003b      	movs	r3, r7
 8000b0e:	4443      	add	r3, r8
 8000b10:	9304      	str	r3, [sp, #16]
 8000b12:	0c33      	lsrs	r3, r6, #16
 8000b14:	0436      	lsls	r6, r6, #16
 8000b16:	0c36      	lsrs	r6, r6, #16
 8000b18:	4698      	mov	r8, r3
 8000b1a:	0033      	movs	r3, r6
 8000b1c:	4343      	muls	r3, r0
 8000b1e:	4699      	mov	r9, r3
 8000b20:	4643      	mov	r3, r8
 8000b22:	4343      	muls	r3, r0
 8000b24:	002f      	movs	r7, r5
 8000b26:	469a      	mov	sl, r3
 8000b28:	4643      	mov	r3, r8
 8000b2a:	4377      	muls	r7, r6
 8000b2c:	435d      	muls	r5, r3
 8000b2e:	0c38      	lsrs	r0, r7, #16
 8000b30:	444d      	add	r5, r9
 8000b32:	1945      	adds	r5, r0, r5
 8000b34:	45a9      	cmp	r9, r5
 8000b36:	d903      	bls.n	8000b40 <__aeabi_dmul+0x168>
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	025b      	lsls	r3, r3, #9
 8000b3c:	4699      	mov	r9, r3
 8000b3e:	44ca      	add	sl, r9
 8000b40:	043f      	lsls	r7, r7, #16
 8000b42:	0c28      	lsrs	r0, r5, #16
 8000b44:	0c3f      	lsrs	r7, r7, #16
 8000b46:	042d      	lsls	r5, r5, #16
 8000b48:	19ed      	adds	r5, r5, r7
 8000b4a:	0c27      	lsrs	r7, r4, #16
 8000b4c:	0424      	lsls	r4, r4, #16
 8000b4e:	0c24      	lsrs	r4, r4, #16
 8000b50:	0003      	movs	r3, r0
 8000b52:	0020      	movs	r0, r4
 8000b54:	4350      	muls	r0, r2
 8000b56:	437a      	muls	r2, r7
 8000b58:	4691      	mov	r9, r2
 8000b5a:	003a      	movs	r2, r7
 8000b5c:	4453      	add	r3, sl
 8000b5e:	9305      	str	r3, [sp, #20]
 8000b60:	0c03      	lsrs	r3, r0, #16
 8000b62:	469a      	mov	sl, r3
 8000b64:	434a      	muls	r2, r1
 8000b66:	4361      	muls	r1, r4
 8000b68:	4449      	add	r1, r9
 8000b6a:	4451      	add	r1, sl
 8000b6c:	44ab      	add	fp, r5
 8000b6e:	4589      	cmp	r9, r1
 8000b70:	d903      	bls.n	8000b7a <__aeabi_dmul+0x1a2>
 8000b72:	2380      	movs	r3, #128	; 0x80
 8000b74:	025b      	lsls	r3, r3, #9
 8000b76:	4699      	mov	r9, r3
 8000b78:	444a      	add	r2, r9
 8000b7a:	0400      	lsls	r0, r0, #16
 8000b7c:	0c0b      	lsrs	r3, r1, #16
 8000b7e:	0c00      	lsrs	r0, r0, #16
 8000b80:	0409      	lsls	r1, r1, #16
 8000b82:	1809      	adds	r1, r1, r0
 8000b84:	0020      	movs	r0, r4
 8000b86:	4699      	mov	r9, r3
 8000b88:	4643      	mov	r3, r8
 8000b8a:	4370      	muls	r0, r6
 8000b8c:	435c      	muls	r4, r3
 8000b8e:	437e      	muls	r6, r7
 8000b90:	435f      	muls	r7, r3
 8000b92:	0c03      	lsrs	r3, r0, #16
 8000b94:	4698      	mov	r8, r3
 8000b96:	19a4      	adds	r4, r4, r6
 8000b98:	4444      	add	r4, r8
 8000b9a:	444a      	add	r2, r9
 8000b9c:	9703      	str	r7, [sp, #12]
 8000b9e:	42a6      	cmp	r6, r4
 8000ba0:	d904      	bls.n	8000bac <__aeabi_dmul+0x1d4>
 8000ba2:	2380      	movs	r3, #128	; 0x80
 8000ba4:	025b      	lsls	r3, r3, #9
 8000ba6:	4698      	mov	r8, r3
 8000ba8:	4447      	add	r7, r8
 8000baa:	9703      	str	r7, [sp, #12]
 8000bac:	0423      	lsls	r3, r4, #16
 8000bae:	9e02      	ldr	r6, [sp, #8]
 8000bb0:	469a      	mov	sl, r3
 8000bb2:	9b05      	ldr	r3, [sp, #20]
 8000bb4:	445e      	add	r6, fp
 8000bb6:	4698      	mov	r8, r3
 8000bb8:	42ae      	cmp	r6, r5
 8000bba:	41ad      	sbcs	r5, r5
 8000bbc:	1876      	adds	r6, r6, r1
 8000bbe:	428e      	cmp	r6, r1
 8000bc0:	4189      	sbcs	r1, r1
 8000bc2:	0400      	lsls	r0, r0, #16
 8000bc4:	0c00      	lsrs	r0, r0, #16
 8000bc6:	4450      	add	r0, sl
 8000bc8:	4440      	add	r0, r8
 8000bca:	426d      	negs	r5, r5
 8000bcc:	1947      	adds	r7, r0, r5
 8000bce:	46b8      	mov	r8, r7
 8000bd0:	4693      	mov	fp, r2
 8000bd2:	4249      	negs	r1, r1
 8000bd4:	4689      	mov	r9, r1
 8000bd6:	44c3      	add	fp, r8
 8000bd8:	44d9      	add	r9, fp
 8000bda:	4298      	cmp	r0, r3
 8000bdc:	4180      	sbcs	r0, r0
 8000bde:	45a8      	cmp	r8, r5
 8000be0:	41ad      	sbcs	r5, r5
 8000be2:	4593      	cmp	fp, r2
 8000be4:	4192      	sbcs	r2, r2
 8000be6:	4589      	cmp	r9, r1
 8000be8:	4189      	sbcs	r1, r1
 8000bea:	426d      	negs	r5, r5
 8000bec:	4240      	negs	r0, r0
 8000bee:	4328      	orrs	r0, r5
 8000bf0:	0c24      	lsrs	r4, r4, #16
 8000bf2:	4252      	negs	r2, r2
 8000bf4:	4249      	negs	r1, r1
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	9b03      	ldr	r3, [sp, #12]
 8000bfa:	1900      	adds	r0, r0, r4
 8000bfc:	1880      	adds	r0, r0, r2
 8000bfe:	18c7      	adds	r7, r0, r3
 8000c00:	464b      	mov	r3, r9
 8000c02:	0ddc      	lsrs	r4, r3, #23
 8000c04:	9b04      	ldr	r3, [sp, #16]
 8000c06:	0275      	lsls	r5, r6, #9
 8000c08:	431d      	orrs	r5, r3
 8000c0a:	1e6a      	subs	r2, r5, #1
 8000c0c:	4195      	sbcs	r5, r2
 8000c0e:	464b      	mov	r3, r9
 8000c10:	0df6      	lsrs	r6, r6, #23
 8000c12:	027f      	lsls	r7, r7, #9
 8000c14:	4335      	orrs	r5, r6
 8000c16:	025a      	lsls	r2, r3, #9
 8000c18:	433c      	orrs	r4, r7
 8000c1a:	4315      	orrs	r5, r2
 8000c1c:	01fb      	lsls	r3, r7, #7
 8000c1e:	d400      	bmi.n	8000c22 <__aeabi_dmul+0x24a>
 8000c20:	e11c      	b.n	8000e5c <__aeabi_dmul+0x484>
 8000c22:	2101      	movs	r1, #1
 8000c24:	086a      	lsrs	r2, r5, #1
 8000c26:	400d      	ands	r5, r1
 8000c28:	4315      	orrs	r5, r2
 8000c2a:	07e2      	lsls	r2, r4, #31
 8000c2c:	4315      	orrs	r5, r2
 8000c2e:	0864      	lsrs	r4, r4, #1
 8000c30:	494f      	ldr	r1, [pc, #316]	; (8000d70 <__aeabi_dmul+0x398>)
 8000c32:	4461      	add	r1, ip
 8000c34:	2900      	cmp	r1, #0
 8000c36:	dc00      	bgt.n	8000c3a <__aeabi_dmul+0x262>
 8000c38:	e0b0      	b.n	8000d9c <__aeabi_dmul+0x3c4>
 8000c3a:	076b      	lsls	r3, r5, #29
 8000c3c:	d009      	beq.n	8000c52 <__aeabi_dmul+0x27a>
 8000c3e:	220f      	movs	r2, #15
 8000c40:	402a      	ands	r2, r5
 8000c42:	2a04      	cmp	r2, #4
 8000c44:	d005      	beq.n	8000c52 <__aeabi_dmul+0x27a>
 8000c46:	1d2a      	adds	r2, r5, #4
 8000c48:	42aa      	cmp	r2, r5
 8000c4a:	41ad      	sbcs	r5, r5
 8000c4c:	426d      	negs	r5, r5
 8000c4e:	1964      	adds	r4, r4, r5
 8000c50:	0015      	movs	r5, r2
 8000c52:	01e3      	lsls	r3, r4, #7
 8000c54:	d504      	bpl.n	8000c60 <__aeabi_dmul+0x288>
 8000c56:	2180      	movs	r1, #128	; 0x80
 8000c58:	4a46      	ldr	r2, [pc, #280]	; (8000d74 <__aeabi_dmul+0x39c>)
 8000c5a:	00c9      	lsls	r1, r1, #3
 8000c5c:	4014      	ands	r4, r2
 8000c5e:	4461      	add	r1, ip
 8000c60:	4a45      	ldr	r2, [pc, #276]	; (8000d78 <__aeabi_dmul+0x3a0>)
 8000c62:	4291      	cmp	r1, r2
 8000c64:	dd00      	ble.n	8000c68 <__aeabi_dmul+0x290>
 8000c66:	e726      	b.n	8000ab6 <__aeabi_dmul+0xde>
 8000c68:	0762      	lsls	r2, r4, #29
 8000c6a:	08ed      	lsrs	r5, r5, #3
 8000c6c:	0264      	lsls	r4, r4, #9
 8000c6e:	0549      	lsls	r1, r1, #21
 8000c70:	4315      	orrs	r5, r2
 8000c72:	0b24      	lsrs	r4, r4, #12
 8000c74:	0d4a      	lsrs	r2, r1, #21
 8000c76:	e710      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000c78:	4652      	mov	r2, sl
 8000c7a:	4332      	orrs	r2, r6
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_dmul+0x2a8>
 8000c7e:	e07f      	b.n	8000d80 <__aeabi_dmul+0x3a8>
 8000c80:	2e00      	cmp	r6, #0
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dmul+0x2ae>
 8000c84:	e0dc      	b.n	8000e40 <__aeabi_dmul+0x468>
 8000c86:	0030      	movs	r0, r6
 8000c88:	f000 f9c0 	bl	800100c <__clzsi2>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	3a0b      	subs	r2, #11
 8000c90:	231d      	movs	r3, #29
 8000c92:	0001      	movs	r1, r0
 8000c94:	1a9b      	subs	r3, r3, r2
 8000c96:	4652      	mov	r2, sl
 8000c98:	3908      	subs	r1, #8
 8000c9a:	40da      	lsrs	r2, r3
 8000c9c:	408e      	lsls	r6, r1
 8000c9e:	4316      	orrs	r6, r2
 8000ca0:	4652      	mov	r2, sl
 8000ca2:	408a      	lsls	r2, r1
 8000ca4:	9b00      	ldr	r3, [sp, #0]
 8000ca6:	4935      	ldr	r1, [pc, #212]	; (8000d7c <__aeabi_dmul+0x3a4>)
 8000ca8:	1a18      	subs	r0, r3, r0
 8000caa:	0003      	movs	r3, r0
 8000cac:	468c      	mov	ip, r1
 8000cae:	4463      	add	r3, ip
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	9300      	str	r3, [sp, #0]
 8000cb4:	e6d3      	b.n	8000a5e <__aeabi_dmul+0x86>
 8000cb6:	0025      	movs	r5, r4
 8000cb8:	4305      	orrs	r5, r0
 8000cba:	d04a      	beq.n	8000d52 <__aeabi_dmul+0x37a>
 8000cbc:	2c00      	cmp	r4, #0
 8000cbe:	d100      	bne.n	8000cc2 <__aeabi_dmul+0x2ea>
 8000cc0:	e0b0      	b.n	8000e24 <__aeabi_dmul+0x44c>
 8000cc2:	0020      	movs	r0, r4
 8000cc4:	f000 f9a2 	bl	800100c <__clzsi2>
 8000cc8:	0001      	movs	r1, r0
 8000cca:	0002      	movs	r2, r0
 8000ccc:	390b      	subs	r1, #11
 8000cce:	231d      	movs	r3, #29
 8000cd0:	0010      	movs	r0, r2
 8000cd2:	1a5b      	subs	r3, r3, r1
 8000cd4:	0031      	movs	r1, r6
 8000cd6:	0035      	movs	r5, r6
 8000cd8:	3808      	subs	r0, #8
 8000cda:	4084      	lsls	r4, r0
 8000cdc:	40d9      	lsrs	r1, r3
 8000cde:	4085      	lsls	r5, r0
 8000ce0:	430c      	orrs	r4, r1
 8000ce2:	4826      	ldr	r0, [pc, #152]	; (8000d7c <__aeabi_dmul+0x3a4>)
 8000ce4:	1a83      	subs	r3, r0, r2
 8000ce6:	9300      	str	r3, [sp, #0]
 8000ce8:	2300      	movs	r3, #0
 8000cea:	4699      	mov	r9, r3
 8000cec:	469b      	mov	fp, r3
 8000cee:	e697      	b.n	8000a20 <__aeabi_dmul+0x48>
 8000cf0:	0005      	movs	r5, r0
 8000cf2:	4325      	orrs	r5, r4
 8000cf4:	d126      	bne.n	8000d44 <__aeabi_dmul+0x36c>
 8000cf6:	2208      	movs	r2, #8
 8000cf8:	9300      	str	r3, [sp, #0]
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	2400      	movs	r4, #0
 8000cfe:	4691      	mov	r9, r2
 8000d00:	469b      	mov	fp, r3
 8000d02:	e68d      	b.n	8000a20 <__aeabi_dmul+0x48>
 8000d04:	4652      	mov	r2, sl
 8000d06:	9b00      	ldr	r3, [sp, #0]
 8000d08:	4332      	orrs	r2, r6
 8000d0a:	d110      	bne.n	8000d2e <__aeabi_dmul+0x356>
 8000d0c:	4915      	ldr	r1, [pc, #84]	; (8000d64 <__aeabi_dmul+0x38c>)
 8000d0e:	2600      	movs	r6, #0
 8000d10:	468c      	mov	ip, r1
 8000d12:	4463      	add	r3, ip
 8000d14:	4649      	mov	r1, r9
 8000d16:	9300      	str	r3, [sp, #0]
 8000d18:	2302      	movs	r3, #2
 8000d1a:	4319      	orrs	r1, r3
 8000d1c:	4689      	mov	r9, r1
 8000d1e:	2002      	movs	r0, #2
 8000d20:	e69d      	b.n	8000a5e <__aeabi_dmul+0x86>
 8000d22:	465b      	mov	r3, fp
 8000d24:	9701      	str	r7, [sp, #4]
 8000d26:	2b02      	cmp	r3, #2
 8000d28:	d000      	beq.n	8000d2c <__aeabi_dmul+0x354>
 8000d2a:	e6ad      	b.n	8000a88 <__aeabi_dmul+0xb0>
 8000d2c:	e6c3      	b.n	8000ab6 <__aeabi_dmul+0xde>
 8000d2e:	4a0d      	ldr	r2, [pc, #52]	; (8000d64 <__aeabi_dmul+0x38c>)
 8000d30:	2003      	movs	r0, #3
 8000d32:	4694      	mov	ip, r2
 8000d34:	4463      	add	r3, ip
 8000d36:	464a      	mov	r2, r9
 8000d38:	9300      	str	r3, [sp, #0]
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	431a      	orrs	r2, r3
 8000d3e:	4691      	mov	r9, r2
 8000d40:	4652      	mov	r2, sl
 8000d42:	e68c      	b.n	8000a5e <__aeabi_dmul+0x86>
 8000d44:	220c      	movs	r2, #12
 8000d46:	9300      	str	r3, [sp, #0]
 8000d48:	2303      	movs	r3, #3
 8000d4a:	0005      	movs	r5, r0
 8000d4c:	4691      	mov	r9, r2
 8000d4e:	469b      	mov	fp, r3
 8000d50:	e666      	b.n	8000a20 <__aeabi_dmul+0x48>
 8000d52:	2304      	movs	r3, #4
 8000d54:	4699      	mov	r9, r3
 8000d56:	2300      	movs	r3, #0
 8000d58:	9300      	str	r3, [sp, #0]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	2400      	movs	r4, #0
 8000d5e:	469b      	mov	fp, r3
 8000d60:	e65e      	b.n	8000a20 <__aeabi_dmul+0x48>
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	000007ff 	.word	0x000007ff
 8000d68:	fffffc01 	.word	0xfffffc01
 8000d6c:	080046d4 	.word	0x080046d4
 8000d70:	000003ff 	.word	0x000003ff
 8000d74:	feffffff 	.word	0xfeffffff
 8000d78:	000007fe 	.word	0x000007fe
 8000d7c:	fffffc0d 	.word	0xfffffc0d
 8000d80:	4649      	mov	r1, r9
 8000d82:	2301      	movs	r3, #1
 8000d84:	4319      	orrs	r1, r3
 8000d86:	4689      	mov	r9, r1
 8000d88:	2600      	movs	r6, #0
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	e667      	b.n	8000a5e <__aeabi_dmul+0x86>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	2480      	movs	r4, #128	; 0x80
 8000d92:	2500      	movs	r5, #0
 8000d94:	4a43      	ldr	r2, [pc, #268]	; (8000ea4 <__aeabi_dmul+0x4cc>)
 8000d96:	9301      	str	r3, [sp, #4]
 8000d98:	0324      	lsls	r4, r4, #12
 8000d9a:	e67e      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	1a40      	subs	r0, r0, r1
 8000da0:	2838      	cmp	r0, #56	; 0x38
 8000da2:	dd00      	ble.n	8000da6 <__aeabi_dmul+0x3ce>
 8000da4:	e676      	b.n	8000a94 <__aeabi_dmul+0xbc>
 8000da6:	281f      	cmp	r0, #31
 8000da8:	dd5b      	ble.n	8000e62 <__aeabi_dmul+0x48a>
 8000daa:	221f      	movs	r2, #31
 8000dac:	0023      	movs	r3, r4
 8000dae:	4252      	negs	r2, r2
 8000db0:	1a51      	subs	r1, r2, r1
 8000db2:	40cb      	lsrs	r3, r1
 8000db4:	0019      	movs	r1, r3
 8000db6:	2820      	cmp	r0, #32
 8000db8:	d003      	beq.n	8000dc2 <__aeabi_dmul+0x3ea>
 8000dba:	4a3b      	ldr	r2, [pc, #236]	; (8000ea8 <__aeabi_dmul+0x4d0>)
 8000dbc:	4462      	add	r2, ip
 8000dbe:	4094      	lsls	r4, r2
 8000dc0:	4325      	orrs	r5, r4
 8000dc2:	1e6a      	subs	r2, r5, #1
 8000dc4:	4195      	sbcs	r5, r2
 8000dc6:	002a      	movs	r2, r5
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	2107      	movs	r1, #7
 8000dcc:	000d      	movs	r5, r1
 8000dce:	2400      	movs	r4, #0
 8000dd0:	4015      	ands	r5, r2
 8000dd2:	4211      	tst	r1, r2
 8000dd4:	d05b      	beq.n	8000e8e <__aeabi_dmul+0x4b6>
 8000dd6:	210f      	movs	r1, #15
 8000dd8:	2400      	movs	r4, #0
 8000dda:	4011      	ands	r1, r2
 8000ddc:	2904      	cmp	r1, #4
 8000dde:	d053      	beq.n	8000e88 <__aeabi_dmul+0x4b0>
 8000de0:	1d11      	adds	r1, r2, #4
 8000de2:	4291      	cmp	r1, r2
 8000de4:	4192      	sbcs	r2, r2
 8000de6:	4252      	negs	r2, r2
 8000de8:	18a4      	adds	r4, r4, r2
 8000dea:	000a      	movs	r2, r1
 8000dec:	0223      	lsls	r3, r4, #8
 8000dee:	d54b      	bpl.n	8000e88 <__aeabi_dmul+0x4b0>
 8000df0:	2201      	movs	r2, #1
 8000df2:	2400      	movs	r4, #0
 8000df4:	2500      	movs	r5, #0
 8000df6:	e650      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000df8:	2380      	movs	r3, #128	; 0x80
 8000dfa:	031b      	lsls	r3, r3, #12
 8000dfc:	421c      	tst	r4, r3
 8000dfe:	d009      	beq.n	8000e14 <__aeabi_dmul+0x43c>
 8000e00:	421e      	tst	r6, r3
 8000e02:	d107      	bne.n	8000e14 <__aeabi_dmul+0x43c>
 8000e04:	4333      	orrs	r3, r6
 8000e06:	031c      	lsls	r4, r3, #12
 8000e08:	4643      	mov	r3, r8
 8000e0a:	0015      	movs	r5, r2
 8000e0c:	0b24      	lsrs	r4, r4, #12
 8000e0e:	4a25      	ldr	r2, [pc, #148]	; (8000ea4 <__aeabi_dmul+0x4cc>)
 8000e10:	9301      	str	r3, [sp, #4]
 8000e12:	e642      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000e14:	2280      	movs	r2, #128	; 0x80
 8000e16:	0312      	lsls	r2, r2, #12
 8000e18:	4314      	orrs	r4, r2
 8000e1a:	0324      	lsls	r4, r4, #12
 8000e1c:	4a21      	ldr	r2, [pc, #132]	; (8000ea4 <__aeabi_dmul+0x4cc>)
 8000e1e:	0b24      	lsrs	r4, r4, #12
 8000e20:	9701      	str	r7, [sp, #4]
 8000e22:	e63a      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000e24:	f000 f8f2 	bl	800100c <__clzsi2>
 8000e28:	0001      	movs	r1, r0
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	3115      	adds	r1, #21
 8000e2e:	3220      	adds	r2, #32
 8000e30:	291c      	cmp	r1, #28
 8000e32:	dc00      	bgt.n	8000e36 <__aeabi_dmul+0x45e>
 8000e34:	e74b      	b.n	8000cce <__aeabi_dmul+0x2f6>
 8000e36:	0034      	movs	r4, r6
 8000e38:	3808      	subs	r0, #8
 8000e3a:	2500      	movs	r5, #0
 8000e3c:	4084      	lsls	r4, r0
 8000e3e:	e750      	b.n	8000ce2 <__aeabi_dmul+0x30a>
 8000e40:	f000 f8e4 	bl	800100c <__clzsi2>
 8000e44:	0003      	movs	r3, r0
 8000e46:	001a      	movs	r2, r3
 8000e48:	3215      	adds	r2, #21
 8000e4a:	3020      	adds	r0, #32
 8000e4c:	2a1c      	cmp	r2, #28
 8000e4e:	dc00      	bgt.n	8000e52 <__aeabi_dmul+0x47a>
 8000e50:	e71e      	b.n	8000c90 <__aeabi_dmul+0x2b8>
 8000e52:	4656      	mov	r6, sl
 8000e54:	3b08      	subs	r3, #8
 8000e56:	2200      	movs	r2, #0
 8000e58:	409e      	lsls	r6, r3
 8000e5a:	e723      	b.n	8000ca4 <__aeabi_dmul+0x2cc>
 8000e5c:	9b00      	ldr	r3, [sp, #0]
 8000e5e:	469c      	mov	ip, r3
 8000e60:	e6e6      	b.n	8000c30 <__aeabi_dmul+0x258>
 8000e62:	4912      	ldr	r1, [pc, #72]	; (8000eac <__aeabi_dmul+0x4d4>)
 8000e64:	0022      	movs	r2, r4
 8000e66:	4461      	add	r1, ip
 8000e68:	002e      	movs	r6, r5
 8000e6a:	408d      	lsls	r5, r1
 8000e6c:	408a      	lsls	r2, r1
 8000e6e:	40c6      	lsrs	r6, r0
 8000e70:	1e69      	subs	r1, r5, #1
 8000e72:	418d      	sbcs	r5, r1
 8000e74:	4332      	orrs	r2, r6
 8000e76:	432a      	orrs	r2, r5
 8000e78:	40c4      	lsrs	r4, r0
 8000e7a:	0753      	lsls	r3, r2, #29
 8000e7c:	d0b6      	beq.n	8000dec <__aeabi_dmul+0x414>
 8000e7e:	210f      	movs	r1, #15
 8000e80:	4011      	ands	r1, r2
 8000e82:	2904      	cmp	r1, #4
 8000e84:	d1ac      	bne.n	8000de0 <__aeabi_dmul+0x408>
 8000e86:	e7b1      	b.n	8000dec <__aeabi_dmul+0x414>
 8000e88:	0765      	lsls	r5, r4, #29
 8000e8a:	0264      	lsls	r4, r4, #9
 8000e8c:	0b24      	lsrs	r4, r4, #12
 8000e8e:	08d2      	lsrs	r2, r2, #3
 8000e90:	4315      	orrs	r5, r2
 8000e92:	2200      	movs	r2, #0
 8000e94:	e601      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000e96:	2280      	movs	r2, #128	; 0x80
 8000e98:	0312      	lsls	r2, r2, #12
 8000e9a:	4314      	orrs	r4, r2
 8000e9c:	0324      	lsls	r4, r4, #12
 8000e9e:	4a01      	ldr	r2, [pc, #4]	; (8000ea4 <__aeabi_dmul+0x4cc>)
 8000ea0:	0b24      	lsrs	r4, r4, #12
 8000ea2:	e5fa      	b.n	8000a9a <__aeabi_dmul+0xc2>
 8000ea4:	000007ff 	.word	0x000007ff
 8000ea8:	0000043e 	.word	0x0000043e
 8000eac:	0000041e 	.word	0x0000041e

08000eb0 <__aeabi_ui2d>:
 8000eb0:	b510      	push	{r4, lr}
 8000eb2:	1e04      	subs	r4, r0, #0
 8000eb4:	d010      	beq.n	8000ed8 <__aeabi_ui2d+0x28>
 8000eb6:	f000 f8a9 	bl	800100c <__clzsi2>
 8000eba:	4b0f      	ldr	r3, [pc, #60]	; (8000ef8 <__aeabi_ui2d+0x48>)
 8000ebc:	1a1b      	subs	r3, r3, r0
 8000ebe:	280a      	cmp	r0, #10
 8000ec0:	dc11      	bgt.n	8000ee6 <__aeabi_ui2d+0x36>
 8000ec2:	220b      	movs	r2, #11
 8000ec4:	0021      	movs	r1, r4
 8000ec6:	1a12      	subs	r2, r2, r0
 8000ec8:	40d1      	lsrs	r1, r2
 8000eca:	3015      	adds	r0, #21
 8000ecc:	030a      	lsls	r2, r1, #12
 8000ece:	055b      	lsls	r3, r3, #21
 8000ed0:	4084      	lsls	r4, r0
 8000ed2:	0b12      	lsrs	r2, r2, #12
 8000ed4:	0d5b      	lsrs	r3, r3, #21
 8000ed6:	e001      	b.n	8000edc <__aeabi_ui2d+0x2c>
 8000ed8:	2300      	movs	r3, #0
 8000eda:	2200      	movs	r2, #0
 8000edc:	051b      	lsls	r3, r3, #20
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	0020      	movs	r0, r4
 8000ee2:	0019      	movs	r1, r3
 8000ee4:	bd10      	pop	{r4, pc}
 8000ee6:	0022      	movs	r2, r4
 8000ee8:	380b      	subs	r0, #11
 8000eea:	4082      	lsls	r2, r0
 8000eec:	055b      	lsls	r3, r3, #21
 8000eee:	0312      	lsls	r2, r2, #12
 8000ef0:	2400      	movs	r4, #0
 8000ef2:	0b12      	lsrs	r2, r2, #12
 8000ef4:	0d5b      	lsrs	r3, r3, #21
 8000ef6:	e7f1      	b.n	8000edc <__aeabi_ui2d+0x2c>
 8000ef8:	0000041e 	.word	0x0000041e

08000efc <__aeabi_d2f>:
 8000efc:	0002      	movs	r2, r0
 8000efe:	004b      	lsls	r3, r1, #1
 8000f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f02:	0d5b      	lsrs	r3, r3, #21
 8000f04:	030c      	lsls	r4, r1, #12
 8000f06:	4e3d      	ldr	r6, [pc, #244]	; (8000ffc <__aeabi_d2f+0x100>)
 8000f08:	0a64      	lsrs	r4, r4, #9
 8000f0a:	0f40      	lsrs	r0, r0, #29
 8000f0c:	1c5f      	adds	r7, r3, #1
 8000f0e:	0fc9      	lsrs	r1, r1, #31
 8000f10:	4304      	orrs	r4, r0
 8000f12:	00d5      	lsls	r5, r2, #3
 8000f14:	4237      	tst	r7, r6
 8000f16:	d00a      	beq.n	8000f2e <__aeabi_d2f+0x32>
 8000f18:	4839      	ldr	r0, [pc, #228]	; (8001000 <__aeabi_d2f+0x104>)
 8000f1a:	181e      	adds	r6, r3, r0
 8000f1c:	2efe      	cmp	r6, #254	; 0xfe
 8000f1e:	dd16      	ble.n	8000f4e <__aeabi_d2f+0x52>
 8000f20:	20ff      	movs	r0, #255	; 0xff
 8000f22:	2400      	movs	r4, #0
 8000f24:	05c0      	lsls	r0, r0, #23
 8000f26:	4320      	orrs	r0, r4
 8000f28:	07c9      	lsls	r1, r1, #31
 8000f2a:	4308      	orrs	r0, r1
 8000f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d106      	bne.n	8000f40 <__aeabi_d2f+0x44>
 8000f32:	432c      	orrs	r4, r5
 8000f34:	d026      	beq.n	8000f84 <__aeabi_d2f+0x88>
 8000f36:	2205      	movs	r2, #5
 8000f38:	0192      	lsls	r2, r2, #6
 8000f3a:	0a54      	lsrs	r4, r2, #9
 8000f3c:	b2d8      	uxtb	r0, r3
 8000f3e:	e7f1      	b.n	8000f24 <__aeabi_d2f+0x28>
 8000f40:	4325      	orrs	r5, r4
 8000f42:	d0ed      	beq.n	8000f20 <__aeabi_d2f+0x24>
 8000f44:	2080      	movs	r0, #128	; 0x80
 8000f46:	03c0      	lsls	r0, r0, #15
 8000f48:	4304      	orrs	r4, r0
 8000f4a:	20ff      	movs	r0, #255	; 0xff
 8000f4c:	e7ea      	b.n	8000f24 <__aeabi_d2f+0x28>
 8000f4e:	2e00      	cmp	r6, #0
 8000f50:	dd1b      	ble.n	8000f8a <__aeabi_d2f+0x8e>
 8000f52:	0192      	lsls	r2, r2, #6
 8000f54:	1e53      	subs	r3, r2, #1
 8000f56:	419a      	sbcs	r2, r3
 8000f58:	00e4      	lsls	r4, r4, #3
 8000f5a:	0f6d      	lsrs	r5, r5, #29
 8000f5c:	4322      	orrs	r2, r4
 8000f5e:	432a      	orrs	r2, r5
 8000f60:	0753      	lsls	r3, r2, #29
 8000f62:	d048      	beq.n	8000ff6 <__aeabi_d2f+0xfa>
 8000f64:	230f      	movs	r3, #15
 8000f66:	4013      	ands	r3, r2
 8000f68:	2b04      	cmp	r3, #4
 8000f6a:	d000      	beq.n	8000f6e <__aeabi_d2f+0x72>
 8000f6c:	3204      	adds	r2, #4
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	04db      	lsls	r3, r3, #19
 8000f72:	4013      	ands	r3, r2
 8000f74:	d03f      	beq.n	8000ff6 <__aeabi_d2f+0xfa>
 8000f76:	1c70      	adds	r0, r6, #1
 8000f78:	2efe      	cmp	r6, #254	; 0xfe
 8000f7a:	d0d1      	beq.n	8000f20 <__aeabi_d2f+0x24>
 8000f7c:	0192      	lsls	r2, r2, #6
 8000f7e:	0a54      	lsrs	r4, r2, #9
 8000f80:	b2c0      	uxtb	r0, r0
 8000f82:	e7cf      	b.n	8000f24 <__aeabi_d2f+0x28>
 8000f84:	2000      	movs	r0, #0
 8000f86:	2400      	movs	r4, #0
 8000f88:	e7cc      	b.n	8000f24 <__aeabi_d2f+0x28>
 8000f8a:	0032      	movs	r2, r6
 8000f8c:	3217      	adds	r2, #23
 8000f8e:	db22      	blt.n	8000fd6 <__aeabi_d2f+0xda>
 8000f90:	2080      	movs	r0, #128	; 0x80
 8000f92:	0400      	lsls	r0, r0, #16
 8000f94:	4320      	orrs	r0, r4
 8000f96:	241e      	movs	r4, #30
 8000f98:	1ba4      	subs	r4, r4, r6
 8000f9a:	2c1f      	cmp	r4, #31
 8000f9c:	dd1d      	ble.n	8000fda <__aeabi_d2f+0xde>
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	4252      	negs	r2, r2
 8000fa2:	1b96      	subs	r6, r2, r6
 8000fa4:	0002      	movs	r2, r0
 8000fa6:	40f2      	lsrs	r2, r6
 8000fa8:	0016      	movs	r6, r2
 8000faa:	2c20      	cmp	r4, #32
 8000fac:	d004      	beq.n	8000fb8 <__aeabi_d2f+0xbc>
 8000fae:	4a15      	ldr	r2, [pc, #84]	; (8001004 <__aeabi_d2f+0x108>)
 8000fb0:	4694      	mov	ip, r2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	4098      	lsls	r0, r3
 8000fb6:	4305      	orrs	r5, r0
 8000fb8:	002a      	movs	r2, r5
 8000fba:	1e53      	subs	r3, r2, #1
 8000fbc:	419a      	sbcs	r2, r3
 8000fbe:	4332      	orrs	r2, r6
 8000fc0:	2600      	movs	r6, #0
 8000fc2:	0753      	lsls	r3, r2, #29
 8000fc4:	d1ce      	bne.n	8000f64 <__aeabi_d2f+0x68>
 8000fc6:	2480      	movs	r4, #128	; 0x80
 8000fc8:	0013      	movs	r3, r2
 8000fca:	04e4      	lsls	r4, r4, #19
 8000fcc:	2001      	movs	r0, #1
 8000fce:	4023      	ands	r3, r4
 8000fd0:	4222      	tst	r2, r4
 8000fd2:	d1d3      	bne.n	8000f7c <__aeabi_d2f+0x80>
 8000fd4:	e7b0      	b.n	8000f38 <__aeabi_d2f+0x3c>
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e7ad      	b.n	8000f36 <__aeabi_d2f+0x3a>
 8000fda:	4a0b      	ldr	r2, [pc, #44]	; (8001008 <__aeabi_d2f+0x10c>)
 8000fdc:	4694      	mov	ip, r2
 8000fde:	002a      	movs	r2, r5
 8000fe0:	40e2      	lsrs	r2, r4
 8000fe2:	0014      	movs	r4, r2
 8000fe4:	002a      	movs	r2, r5
 8000fe6:	4463      	add	r3, ip
 8000fe8:	409a      	lsls	r2, r3
 8000fea:	4098      	lsls	r0, r3
 8000fec:	1e55      	subs	r5, r2, #1
 8000fee:	41aa      	sbcs	r2, r5
 8000ff0:	4302      	orrs	r2, r0
 8000ff2:	4322      	orrs	r2, r4
 8000ff4:	e7e4      	b.n	8000fc0 <__aeabi_d2f+0xc4>
 8000ff6:	0033      	movs	r3, r6
 8000ff8:	e79e      	b.n	8000f38 <__aeabi_d2f+0x3c>
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	000007fe 	.word	0x000007fe
 8001000:	fffffc80 	.word	0xfffffc80
 8001004:	fffffca2 	.word	0xfffffca2
 8001008:	fffffc82 	.word	0xfffffc82

0800100c <__clzsi2>:
 800100c:	211c      	movs	r1, #28
 800100e:	2301      	movs	r3, #1
 8001010:	041b      	lsls	r3, r3, #16
 8001012:	4298      	cmp	r0, r3
 8001014:	d301      	bcc.n	800101a <__clzsi2+0xe>
 8001016:	0c00      	lsrs	r0, r0, #16
 8001018:	3910      	subs	r1, #16
 800101a:	0a1b      	lsrs	r3, r3, #8
 800101c:	4298      	cmp	r0, r3
 800101e:	d301      	bcc.n	8001024 <__clzsi2+0x18>
 8001020:	0a00      	lsrs	r0, r0, #8
 8001022:	3908      	subs	r1, #8
 8001024:	091b      	lsrs	r3, r3, #4
 8001026:	4298      	cmp	r0, r3
 8001028:	d301      	bcc.n	800102e <__clzsi2+0x22>
 800102a:	0900      	lsrs	r0, r0, #4
 800102c:	3904      	subs	r1, #4
 800102e:	a202      	add	r2, pc, #8	; (adr r2, 8001038 <__clzsi2+0x2c>)
 8001030:	5c10      	ldrb	r0, [r2, r0]
 8001032:	1840      	adds	r0, r0, r1
 8001034:	4770      	bx	lr
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	02020304 	.word	0x02020304
 800103c:	01010101 	.word	0x01010101
	...

08001048 <MaxInit>:

/*
 * Private function definitions
 */

void MaxInit(SPI_HandleTypeDef hspi, ADC_HandleTypeDef hadc, TIM_HandleTypeDef htim) {
 8001048:	b084      	sub	sp, #16
 800104a:	b5b0      	push	{r4, r5, r7, lr}
 800104c:	af00      	add	r7, sp, #0
 800104e:	2510      	movs	r5, #16
 8001050:	197c      	adds	r4, r7, r5
 8001052:	6020      	str	r0, [r4, #0]
 8001054:	6061      	str	r1, [r4, #4]
 8001056:	60a2      	str	r2, [r4, #8]
 8001058:	60e3      	str	r3, [r4, #12]
	maxspi = hspi;
 800105a:	4a11      	ldr	r2, [pc, #68]	; (80010a0 <MaxInit+0x58>)
 800105c:	002c      	movs	r4, r5
 800105e:	193b      	adds	r3, r7, r4
 8001060:	0010      	movs	r0, r2
 8001062:	0019      	movs	r1, r3
 8001064:	2364      	movs	r3, #100	; 0x64
 8001066:	001a      	movs	r2, r3
 8001068:	f003 faf6 	bl	8004658 <memcpy>
	maxadc = hadc;
 800106c:	4a0d      	ldr	r2, [pc, #52]	; (80010a4 <MaxInit+0x5c>)
 800106e:	2364      	movs	r3, #100	; 0x64
 8001070:	191b      	adds	r3, r3, r4
 8001072:	19db      	adds	r3, r3, r7
 8001074:	0010      	movs	r0, r2
 8001076:	0019      	movs	r1, r3
 8001078:	2364      	movs	r3, #100	; 0x64
 800107a:	001a      	movs	r2, r3
 800107c:	f003 faec 	bl	8004658 <memcpy>
	maxtim = htim;
 8001080:	4a09      	ldr	r2, [pc, #36]	; (80010a8 <MaxInit+0x60>)
 8001082:	23c8      	movs	r3, #200	; 0xc8
 8001084:	191b      	adds	r3, r3, r4
 8001086:	19db      	adds	r3, r3, r7
 8001088:	0010      	movs	r0, r2
 800108a:	0019      	movs	r1, r3
 800108c:	234c      	movs	r3, #76	; 0x4c
 800108e:	001a      	movs	r2, r3
 8001090:	f003 fae2 	bl	8004658 <memcpy>
}
 8001094:	46c0      	nop			; (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	bcb0      	pop	{r4, r5, r7}
 800109a:	bc08      	pop	{r3}
 800109c:	b004      	add	sp, #16
 800109e:	4718      	bx	r3
 80010a0:	20000038 	.word	0x20000038
 80010a4:	2000009c 	.word	0x2000009c
 80010a8:	20000100 	.word	0x20000100

080010ac <selectCell>:
	__HAL_TIM_SET_COUNTER(&maxtim,0);
	while (__HAL_TIM_GET_COUNTER(&maxtim) < us);
}

// Takes integer and returns 8 bit big endian selection
uint8_t selectCell(uint8_t cellNum) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	0002      	movs	r2, r0
 80010b4:	1dfb      	adds	r3, r7, #7
 80010b6:	701a      	strb	r2, [r3, #0]
	uint8_t selection = 0;
 80010b8:	210f      	movs	r1, #15
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
	// If even number
	if(cellNum%2 != 0 && cellNum != 0) {
 80010c0:	1dfb      	adds	r3, r7, #7
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2201      	movs	r2, #1
 80010c6:	4013      	ands	r3, r2
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d009      	beq.n	80010e2 <selectCell+0x36>
 80010ce:	1dfb      	adds	r3, r7, #7
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d005      	beq.n	80010e2 <selectCell+0x36>
		selection |= SC0_HIGH;
 80010d6:	187b      	adds	r3, r7, r1
 80010d8:	187a      	adds	r2, r7, r1
 80010da:	7812      	ldrb	r2, [r2, #0]
 80010dc:	2140      	movs	r1, #64	; 0x40
 80010de:	430a      	orrs	r2, r1
 80010e0:	701a      	strb	r2, [r3, #0]
	}

	switch (cellNum){
 80010e2:	1dfb      	adds	r3, r7, #7
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	2b08      	cmp	r3, #8
 80010e8:	dc28      	bgt.n	800113c <selectCell+0x90>
 80010ea:	2b07      	cmp	r3, #7
 80010ec:	da18      	bge.n	8001120 <selectCell+0x74>
 80010ee:	2b04      	cmp	r3, #4
 80010f0:	dc02      	bgt.n	80010f8 <selectCell+0x4c>
 80010f2:	2b03      	cmp	r3, #3
 80010f4:	da04      	bge.n	8001100 <selectCell+0x54>
	case 8:
		selection |= SC1_HIGH;
		selection |= SC2_HIGH;
		break;
	default:
		break;
 80010f6:	e021      	b.n	800113c <selectCell+0x90>
 80010f8:	3b05      	subs	r3, #5
	switch (cellNum){
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d81e      	bhi.n	800113c <selectCell+0x90>
 80010fe:	e007      	b.n	8001110 <selectCell+0x64>
		selection |= SC1_HIGH;
 8001100:	220f      	movs	r2, #15
 8001102:	18bb      	adds	r3, r7, r2
 8001104:	18ba      	adds	r2, r7, r2
 8001106:	7812      	ldrb	r2, [r2, #0]
 8001108:	2120      	movs	r1, #32
 800110a:	430a      	orrs	r2, r1
 800110c:	701a      	strb	r2, [r3, #0]
		break;
 800110e:	e016      	b.n	800113e <selectCell+0x92>
		selection |= SC2_HIGH;
 8001110:	220f      	movs	r2, #15
 8001112:	18bb      	adds	r3, r7, r2
 8001114:	18ba      	adds	r2, r7, r2
 8001116:	7812      	ldrb	r2, [r2, #0]
 8001118:	2110      	movs	r1, #16
 800111a:	430a      	orrs	r2, r1
 800111c:	701a      	strb	r2, [r3, #0]
		break;
 800111e:	e00e      	b.n	800113e <selectCell+0x92>
		selection |= SC1_HIGH;
 8001120:	200f      	movs	r0, #15
 8001122:	183b      	adds	r3, r7, r0
 8001124:	183a      	adds	r2, r7, r0
 8001126:	7812      	ldrb	r2, [r2, #0]
 8001128:	2120      	movs	r1, #32
 800112a:	430a      	orrs	r2, r1
 800112c:	701a      	strb	r2, [r3, #0]
		selection |= SC2_HIGH;
 800112e:	183b      	adds	r3, r7, r0
 8001130:	183a      	adds	r2, r7, r0
 8001132:	7812      	ldrb	r2, [r2, #0]
 8001134:	2110      	movs	r1, #16
 8001136:	430a      	orrs	r2, r1
 8001138:	701a      	strb	r2, [r3, #0]
		break;
 800113a:	e000      	b.n	800113e <selectCell+0x92>
		break;
 800113c:	46c0      	nop			; (mov r8, r8)
	}
	return selection;
 800113e:	230f      	movs	r3, #15
 8001140:	18fb      	adds	r3, r7, r3
 8001142:	781b      	ldrb	r3, [r3, #0]
}
 8001144:	0018      	movs	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	b004      	add	sp, #16
 800114a:	bd80      	pop	{r7, pc}

0800114c <MaxSampleCharges>:
	*config = 0;
	HAL_SPI_Transmit(&maxspi, u1_buffer_in, BYTE_COUNT, SPI_TIMEOUT);

}

void MaxSampleCharges() {
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0


	//Empty transmission buffer and start sample phase
	*balanceLower = 0;
 8001152:	4b55      	ldr	r3, [pc, #340]	; (80012a8 <MaxSampleCharges+0x15c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
	*balanceUpper = 0;
 800115a:	4b54      	ldr	r3, [pc, #336]	; (80012ac <MaxSampleCharges+0x160>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2200      	movs	r2, #0
 8001160:	701a      	strb	r2, [r3, #0]
	*config = 0;
 8001162:	4b53      	ldr	r3, [pc, #332]	; (80012b0 <MaxSampleCharges+0x164>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&maxspi, u1_buffer_in, BYTE_COUNT, SPI_TIMEOUT);
 800116a:	4952      	ldr	r1, [pc, #328]	; (80012b4 <MaxSampleCharges+0x168>)
 800116c:	4852      	ldr	r0, [pc, #328]	; (80012b8 <MaxSampleCharges+0x16c>)
 800116e:	2332      	movs	r3, #50	; 0x32
 8001170:	2203      	movs	r2, #3
 8001172:	f002 fc43 	bl	80039fc <HAL_SPI_Transmit>

	//wait for sample phase to complete, at least 40 ms
	HAL_Delay(SAMPLE_DELAY);
 8001176:	202d      	movs	r0, #45	; 0x2d
 8001178:	f000 fd04 	bl	8001b84 <HAL_Delay>

	//start hold phase
	*config = SMPLB_HIGH;
 800117c:	4b4c      	ldr	r3, [pc, #304]	; (80012b0 <MaxSampleCharges+0x164>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2204      	movs	r2, #4
 8001182:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&maxspi, u1_buffer_in, BYTE_COUNT, SPI_TIMEOUT);
 8001184:	494b      	ldr	r1, [pc, #300]	; (80012b4 <MaxSampleCharges+0x168>)
 8001186:	484c      	ldr	r0, [pc, #304]	; (80012b8 <MaxSampleCharges+0x16c>)
 8001188:	2332      	movs	r3, #50	; 0x32
 800118a:	2203      	movs	r2, #3
 800118c:	f002 fc36 	bl	80039fc <HAL_SPI_Transmit>

	//wait for sample cap voltages to shift to ground reference, at least 50.5 us
	//delay_us(HOLD_DELAY + LEVEL_SHIFT_DELAY);
	HAL_Delay(1);
 8001190:	2001      	movs	r0, #1
 8001192:	f000 fcf7 	bl	8001b84 <HAL_Delay>
	*balanceLower = 0;
 8001196:	4b44      	ldr	r3, [pc, #272]	; (80012a8 <MaxSampleCharges+0x15c>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
	*balanceUpper = 0;
 800119e:	4b43      	ldr	r3, [pc, #268]	; (80012ac <MaxSampleCharges+0x160>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2200      	movs	r2, #0
 80011a4:	701a      	strb	r2, [r3, #0]

	//Measure voltage of every set of cells
	for (int i = 0; i < 8; i++) {
 80011a6:	2300      	movs	r3, #0
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	e075      	b.n	8001298 <MaxSampleCharges+0x14c>

		// Reset config register to only ECS_HIGH
		*config = ECS_HIGH;
 80011ac:	4b40      	ldr	r3, [pc, #256]	; (80012b0 <MaxSampleCharges+0x164>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2280      	movs	r2, #128	; 0x80
 80011b2:	701a      	strb	r2, [r3, #0]

		// Select desired cell
		*config |= selectCell(i);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	0018      	movs	r0, r3
 80011ba:	f7ff ff77 	bl	80010ac <selectCell>
 80011be:	0003      	movs	r3, r0
 80011c0:	0019      	movs	r1, r3
 80011c2:	4b3b      	ldr	r3, [pc, #236]	; (80012b0 <MaxSampleCharges+0x164>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	781a      	ldrb	r2, [r3, #0]
 80011c8:	4b39      	ldr	r3, [pc, #228]	; (80012b0 <MaxSampleCharges+0x164>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	430a      	orrs	r2, r1
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	701a      	strb	r2, [r3, #0]

		//tell MAX14920 to measure voltage of cell i
		HAL_SPI_Transmit(&maxspi, u1_buffer_in, BYTE_COUNT, SPI_TIMEOUT);
 80011d2:	4938      	ldr	r1, [pc, #224]	; (80012b4 <MaxSampleCharges+0x168>)
 80011d4:	4838      	ldr	r0, [pc, #224]	; (80012b8 <MaxSampleCharges+0x16c>)
 80011d6:	2332      	movs	r3, #50	; 0x32
 80011d8:	2203      	movs	r2, #3
 80011da:	f002 fc0f 	bl	80039fc <HAL_SPI_Transmit>

		//Time delay to allow voltage measurement to settle.
		//According to MAX14920 datasheet, we should have a delay of over 5us.
		//Reading from ADC takes a few microseconds anyways.
		//delay_us(10);
		HAL_Delay(1);
 80011de:	2001      	movs	r0, #1
 80011e0:	f000 fcd0 	bl	8001b84 <HAL_Delay>

		//read voltage of cell i from ADC
		HAL_ADC_Start(&maxadc);
 80011e4:	4b35      	ldr	r3, [pc, #212]	; (80012bc <MaxSampleCharges+0x170>)
 80011e6:	0018      	movs	r0, r3
 80011e8:	f000 ffce 	bl	8002188 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&maxadc, ADC_TIMEOUT);
 80011ec:	4b33      	ldr	r3, [pc, #204]	; (80012bc <MaxSampleCharges+0x170>)
 80011ee:	2105      	movs	r1, #5
 80011f0:	0018      	movs	r0, r3
 80011f2:	f001 f817 	bl	8002224 <HAL_ADC_PollForConversion>
		cell_voltages[i] = HAL_ADC_GetValue(&maxadc) / 4096.0 * 15100 / 10000;
 80011f6:	4b31      	ldr	r3, [pc, #196]	; (80012bc <MaxSampleCharges+0x170>)
 80011f8:	0018      	movs	r0, r3
 80011fa:	f001 f8a7 	bl	800234c <HAL_ADC_GetValue>
 80011fe:	0003      	movs	r3, r0
 8001200:	0018      	movs	r0, r3
 8001202:	f7ff fe55 	bl	8000eb0 <__aeabi_ui2d>
 8001206:	2200      	movs	r2, #0
 8001208:	4b2d      	ldr	r3, [pc, #180]	; (80012c0 <MaxSampleCharges+0x174>)
 800120a:	f7ff f8ef 	bl	80003ec <__aeabi_ddiv>
 800120e:	0002      	movs	r2, r0
 8001210:	000b      	movs	r3, r1
 8001212:	0010      	movs	r0, r2
 8001214:	0019      	movs	r1, r3
 8001216:	2200      	movs	r2, #0
 8001218:	4b2a      	ldr	r3, [pc, #168]	; (80012c4 <MaxSampleCharges+0x178>)
 800121a:	f7ff fbdd 	bl	80009d8 <__aeabi_dmul>
 800121e:	0002      	movs	r2, r0
 8001220:	000b      	movs	r3, r1
 8001222:	0010      	movs	r0, r2
 8001224:	0019      	movs	r1, r3
 8001226:	2200      	movs	r2, #0
 8001228:	4b27      	ldr	r3, [pc, #156]	; (80012c8 <MaxSampleCharges+0x17c>)
 800122a:	f7ff f8df 	bl	80003ec <__aeabi_ddiv>
 800122e:	0002      	movs	r2, r0
 8001230:	000b      	movs	r3, r1
 8001232:	0010      	movs	r0, r2
 8001234:	0019      	movs	r1, r3
 8001236:	f7ff fe61 	bl	8000efc <__aeabi_d2f>
 800123a:	1c01      	adds	r1, r0, #0
 800123c:	4b23      	ldr	r3, [pc, #140]	; (80012cc <MaxSampleCharges+0x180>)
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	0092      	lsls	r2, r2, #2
 8001242:	50d1      	str	r1, [r2, r3]
		if (cell_voltages[i] > cell_voltages[highest_cell]) {
 8001244:	4b21      	ldr	r3, [pc, #132]	; (80012cc <MaxSampleCharges+0x180>)
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	0092      	lsls	r2, r2, #2
 800124a:	58d0      	ldr	r0, [r2, r3]
 800124c:	4b20      	ldr	r3, [pc, #128]	; (80012d0 <MaxSampleCharges+0x184>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	001a      	movs	r2, r3
 8001252:	4b1e      	ldr	r3, [pc, #120]	; (80012cc <MaxSampleCharges+0x180>)
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	58d3      	ldr	r3, [r2, r3]
 8001258:	1c19      	adds	r1, r3, #0
 800125a:	f7ff f803 	bl	8000264 <__aeabi_fcmpgt>
 800125e:	1e03      	subs	r3, r0, #0
 8001260:	d004      	beq.n	800126c <MaxSampleCharges+0x120>
			highest_cell = i;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	b2da      	uxtb	r2, r3
 8001266:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <MaxSampleCharges+0x184>)
 8001268:	701a      	strb	r2, [r3, #0]
 800126a:	e012      	b.n	8001292 <MaxSampleCharges+0x146>
		} else if (cell_voltages[i] < cell_voltages[lowest_cell]) {
 800126c:	4b17      	ldr	r3, [pc, #92]	; (80012cc <MaxSampleCharges+0x180>)
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	0092      	lsls	r2, r2, #2
 8001272:	58d0      	ldr	r0, [r2, r3]
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <MaxSampleCharges+0x188>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	001a      	movs	r2, r3
 800127a:	4b14      	ldr	r3, [pc, #80]	; (80012cc <MaxSampleCharges+0x180>)
 800127c:	0092      	lsls	r2, r2, #2
 800127e:	58d3      	ldr	r3, [r2, r3]
 8001280:	1c19      	adds	r1, r3, #0
 8001282:	f7fe ffdb 	bl	800023c <__aeabi_fcmplt>
 8001286:	1e03      	subs	r3, r0, #0
 8001288:	d003      	beq.n	8001292 <MaxSampleCharges+0x146>
			lowest_cell = i;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <MaxSampleCharges+0x188>)
 8001290:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i++) {
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	3301      	adds	r3, #1
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b07      	cmp	r3, #7
 800129c:	dd86      	ble.n	80011ac <MaxSampleCharges+0x60>
		}
	}
}
 800129e:	46c0      	nop			; (mov r8, r8)
 80012a0:	46c0      	nop			; (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b002      	add	sp, #8
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000004 	.word	0x20000004
 80012ac:	20000008 	.word	0x20000008
 80012b0:	2000000c 	.word	0x2000000c
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000038 	.word	0x20000038
 80012bc:	2000009c 	.word	0x2000009c
 80012c0:	40b00000 	.word	0x40b00000
 80012c4:	40cd7e00 	.word	0x40cd7e00
 80012c8:	40c38800 	.word	0x40c38800
 80012cc:	2000014c 	.word	0x2000014c
 80012d0:	2000016d 	.word	0x2000016d
 80012d4:	2000016c 	.word	0x2000016c

080012d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b0c3      	sub	sp, #268	; 0x10c
 80012dc:	af42      	add	r7, sp, #264	; 0x108
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012de:	f000 fbcb 	bl	8001a78 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012e2:	f000 f835 	bl	8001350 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e6:	f000 f9b3 	bl	8001650 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012ea:	f000 f879 	bl	80013e0 <MX_ADC1_Init>
  MX_TIM14_Init();
 80012ee:	f000 f959 	bl	80015a4 <MX_TIM14_Init>
  MX_SPI1_Init();
 80012f2:	f000 f8df 	bl	80014b4 <MX_SPI1_Init>
  MX_SPI2_Init();
 80012f6:	f000 f91b 	bl	8001530 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  MaxInit(hspi1,hadc1,htim14);
 80012fa:	4c12      	ldr	r4, [pc, #72]	; (8001344 <main+0x6c>)
 80012fc:	4a12      	ldr	r2, [pc, #72]	; (8001348 <main+0x70>)
 80012fe:	23b8      	movs	r3, #184	; 0xb8
 8001300:	446b      	add	r3, sp
 8001302:	0018      	movs	r0, r3
 8001304:	0011      	movs	r1, r2
 8001306:	234c      	movs	r3, #76	; 0x4c
 8001308:	001a      	movs	r2, r3
 800130a:	f003 f9a5 	bl	8004658 <memcpy>
 800130e:	4a0f      	ldr	r2, [pc, #60]	; (800134c <main+0x74>)
 8001310:	2354      	movs	r3, #84	; 0x54
 8001312:	446b      	add	r3, sp
 8001314:	0018      	movs	r0, r3
 8001316:	0011      	movs	r1, r2
 8001318:	2364      	movs	r3, #100	; 0x64
 800131a:	001a      	movs	r2, r3
 800131c:	f003 f99c 	bl	8004658 <memcpy>
 8001320:	466b      	mov	r3, sp
 8001322:	0018      	movs	r0, r3
 8001324:	0023      	movs	r3, r4
 8001326:	3310      	adds	r3, #16
 8001328:	2254      	movs	r2, #84	; 0x54
 800132a:	0019      	movs	r1, r3
 800132c:	f003 f994 	bl	8004658 <memcpy>
 8001330:	6820      	ldr	r0, [r4, #0]
 8001332:	6861      	ldr	r1, [r4, #4]
 8001334:	68a2      	ldr	r2, [r4, #8]
 8001336:	68e3      	ldr	r3, [r4, #12]
 8001338:	f7ff fe86 	bl	8001048 <MaxInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1) {
    /* USER CODE END WHILE */
	  MaxSampleCharges();
 800133c:	f7ff ff06 	bl	800114c <MaxSampleCharges>
 8001340:	e7fc      	b.n	800133c <main+0x64>
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	200001d4 	.word	0x200001d4
 8001348:	2000029c 	.word	0x2000029c
 800134c:	20000170 	.word	0x20000170

08001350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b093      	sub	sp, #76	; 0x4c
 8001354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001356:	2414      	movs	r4, #20
 8001358:	193b      	adds	r3, r7, r4
 800135a:	0018      	movs	r0, r3
 800135c:	2334      	movs	r3, #52	; 0x34
 800135e:	001a      	movs	r2, r3
 8001360:	2100      	movs	r1, #0
 8001362:	f003 f982 	bl	800466a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	0018      	movs	r0, r3
 800136a:	2310      	movs	r3, #16
 800136c:	001a      	movs	r2, r3
 800136e:	2100      	movs	r1, #0
 8001370:	f003 f97b 	bl	800466a <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	0018      	movs	r0, r3
 800137a:	f001 fc87 	bl	8002c8c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800137e:	193b      	adds	r3, r7, r4
 8001380:	2202      	movs	r2, #2
 8001382:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001384:	193b      	adds	r3, r7, r4
 8001386:	2280      	movs	r2, #128	; 0x80
 8001388:	0052      	lsls	r2, r2, #1
 800138a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800138c:	193b      	adds	r3, r7, r4
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001392:	193b      	adds	r3, r7, r4
 8001394:	2240      	movs	r2, #64	; 0x40
 8001396:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001398:	193b      	adds	r3, r7, r4
 800139a:	2200      	movs	r2, #0
 800139c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800139e:	193b      	adds	r3, r7, r4
 80013a0:	0018      	movs	r0, r3
 80013a2:	f001 fcb3 	bl	8002d0c <HAL_RCC_OscConfig>
 80013a6:	1e03      	subs	r3, r0, #0
 80013a8:	d001      	beq.n	80013ae <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80013aa:	f000 f995 	bl	80016d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ae:	1d3b      	adds	r3, r7, #4
 80013b0:	2207      	movs	r2, #7
 80013b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	2200      	movs	r2, #0
 80013b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2100      	movs	r1, #0
 80013ca:	0018      	movs	r0, r3
 80013cc:	f001 ffae 	bl	800332c <HAL_RCC_ClockConfig>
 80013d0:	1e03      	subs	r3, r0, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80013d4:	f000 f980 	bl	80016d8 <Error_Handler>
  }
}
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b013      	add	sp, #76	; 0x4c
 80013de:	bd90      	pop	{r4, r7, pc}

080013e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	0018      	movs	r0, r3
 80013ea:	230c      	movs	r3, #12
 80013ec:	001a      	movs	r2, r3
 80013ee:	2100      	movs	r1, #0
 80013f0:	f003 f93b 	bl	800466a <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013f4:	4b2d      	ldr	r3, [pc, #180]	; (80014ac <MX_ADC1_Init+0xcc>)
 80013f6:	4a2e      	ldr	r2, [pc, #184]	; (80014b0 <MX_ADC1_Init+0xd0>)
 80013f8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013fa:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <MX_ADC1_Init+0xcc>)
 80013fc:	2280      	movs	r2, #128	; 0x80
 80013fe:	0612      	lsls	r2, r2, #24
 8001400:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001402:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <MX_ADC1_Init+0xcc>)
 800140a:	2200      	movs	r2, #0
 800140c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800140e:	4b27      	ldr	r3, [pc, #156]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001410:	2200      	movs	r2, #0
 8001412:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001414:	4b25      	ldr	r3, [pc, #148]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001416:	2204      	movs	r2, #4
 8001418:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800141a:	4b24      	ldr	r3, [pc, #144]	; (80014ac <MX_ADC1_Init+0xcc>)
 800141c:	2200      	movs	r2, #0
 800141e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001420:	4b22      	ldr	r3, [pc, #136]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001422:	2200      	movs	r2, #0
 8001424:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001426:	4b21      	ldr	r3, [pc, #132]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001428:	2200      	movs	r2, #0
 800142a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800142c:	4b1f      	ldr	r3, [pc, #124]	; (80014ac <MX_ADC1_Init+0xcc>)
 800142e:	2201      	movs	r2, #1
 8001430:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001432:	4b1e      	ldr	r3, [pc, #120]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001434:	2220      	movs	r2, #32
 8001436:	2100      	movs	r1, #0
 8001438:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800143a:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <MX_ADC1_Init+0xcc>)
 800143c:	2200      	movs	r2, #0
 800143e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001440:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001442:	2200      	movs	r2, #0
 8001444:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001446:	4b19      	ldr	r3, [pc, #100]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001448:	222c      	movs	r2, #44	; 0x2c
 800144a:	2100      	movs	r1, #0
 800144c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001450:	2200      	movs	r2, #0
 8001452:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001454:	4b15      	ldr	r3, [pc, #84]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001456:	2200      	movs	r2, #0
 8001458:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800145a:	4b14      	ldr	r3, [pc, #80]	; (80014ac <MX_ADC1_Init+0xcc>)
 800145c:	2200      	movs	r2, #0
 800145e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001460:	4b12      	ldr	r3, [pc, #72]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001462:	223c      	movs	r2, #60	; 0x3c
 8001464:	2100      	movs	r1, #0
 8001466:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001468:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MX_ADC1_Init+0xcc>)
 800146a:	2200      	movs	r2, #0
 800146c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001470:	0018      	movs	r0, r3
 8001472:	f000 fce1 	bl	8001e38 <HAL_ADC_Init>
 8001476:	1e03      	subs	r3, r0, #0
 8001478:	d001      	beq.n	800147e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800147a:	f000 f92d 	bl	80016d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	2201      	movs	r2, #1
 8001482:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001490:	1d3a      	adds	r2, r7, #4
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <MX_ADC1_Init+0xcc>)
 8001494:	0011      	movs	r1, r2
 8001496:	0018      	movs	r0, r3
 8001498:	f000 ff64 	bl	8002364 <HAL_ADC_ConfigChannel>
 800149c:	1e03      	subs	r3, r0, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80014a0:	f000 f91a 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014a4:	46c0      	nop			; (mov r8, r8)
 80014a6:	46bd      	mov	sp, r7
 80014a8:	b004      	add	sp, #16
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000170 	.word	0x20000170
 80014b0:	40012400 	.word	0x40012400

080014b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	; (8001528 <MX_SPI1_Init+0x74>)
 80014ba:	4a1c      	ldr	r2, [pc, #112]	; (800152c <MX_SPI1_Init+0x78>)
 80014bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014be:	4b1a      	ldr	r3, [pc, #104]	; (8001528 <MX_SPI1_Init+0x74>)
 80014c0:	2282      	movs	r2, #130	; 0x82
 80014c2:	0052      	lsls	r2, r2, #1
 80014c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014c6:	4b18      	ldr	r3, [pc, #96]	; (8001528 <MX_SPI1_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014cc:	4b16      	ldr	r3, [pc, #88]	; (8001528 <MX_SPI1_Init+0x74>)
 80014ce:	22e0      	movs	r2, #224	; 0xe0
 80014d0:	00d2      	lsls	r2, r2, #3
 80014d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014d4:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_SPI1_Init+0x74>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014da:	4b13      	ldr	r3, [pc, #76]	; (8001528 <MX_SPI1_Init+0x74>)
 80014dc:	2200      	movs	r2, #0
 80014de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_SPI1_Init+0x74>)
 80014e2:	2280      	movs	r2, #128	; 0x80
 80014e4:	0092      	lsls	r2, r2, #2
 80014e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_SPI1_Init+0x74>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_SPI1_Init+0x74>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_SPI1_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_SPI1_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_SPI1_Init+0x74>)
 8001502:	2207      	movs	r2, #7
 8001504:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <MX_SPI1_Init+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_SPI1_Init+0x74>)
 800150e:	2208      	movs	r2, #8
 8001510:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001512:	4b05      	ldr	r3, [pc, #20]	; (8001528 <MX_SPI1_Init+0x74>)
 8001514:	0018      	movs	r0, r3
 8001516:	f002 f9b9 	bl	800388c <HAL_SPI_Init>
 800151a:	1e03      	subs	r3, r0, #0
 800151c:	d001      	beq.n	8001522 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800151e:	f000 f8db 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200001d4 	.word	0x200001d4
 800152c:	40013000 	.word	0x40013000

08001530 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001534:	4b19      	ldr	r3, [pc, #100]	; (800159c <MX_SPI2_Init+0x6c>)
 8001536:	4a1a      	ldr	r2, [pc, #104]	; (80015a0 <MX_SPI2_Init+0x70>)
 8001538:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800153a:	4b18      	ldr	r3, [pc, #96]	; (800159c <MX_SPI2_Init+0x6c>)
 800153c:	2200      	movs	r2, #0
 800153e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001540:	4b16      	ldr	r3, [pc, #88]	; (800159c <MX_SPI2_Init+0x6c>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001546:	4b15      	ldr	r3, [pc, #84]	; (800159c <MX_SPI2_Init+0x6c>)
 8001548:	22e0      	movs	r2, #224	; 0xe0
 800154a:	00d2      	lsls	r2, r2, #3
 800154c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800154e:	4b13      	ldr	r3, [pc, #76]	; (800159c <MX_SPI2_Init+0x6c>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001554:	4b11      	ldr	r3, [pc, #68]	; (800159c <MX_SPI2_Init+0x6c>)
 8001556:	2200      	movs	r2, #0
 8001558:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800155a:	4b10      	ldr	r3, [pc, #64]	; (800159c <MX_SPI2_Init+0x6c>)
 800155c:	2280      	movs	r2, #128	; 0x80
 800155e:	0092      	lsls	r2, r2, #2
 8001560:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <MX_SPI2_Init+0x6c>)
 8001564:	2200      	movs	r2, #0
 8001566:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <MX_SPI2_Init+0x6c>)
 800156a:	2200      	movs	r2, #0
 800156c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800156e:	4b0b      	ldr	r3, [pc, #44]	; (800159c <MX_SPI2_Init+0x6c>)
 8001570:	2200      	movs	r2, #0
 8001572:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <MX_SPI2_Init+0x6c>)
 8001576:	2207      	movs	r2, #7
 8001578:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800157a:	4b08      	ldr	r3, [pc, #32]	; (800159c <MX_SPI2_Init+0x6c>)
 800157c:	2200      	movs	r2, #0
 800157e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <MX_SPI2_Init+0x6c>)
 8001582:	2200      	movs	r2, #0
 8001584:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001586:	4b05      	ldr	r3, [pc, #20]	; (800159c <MX_SPI2_Init+0x6c>)
 8001588:	0018      	movs	r0, r3
 800158a:	f002 f97f 	bl	800388c <HAL_SPI_Init>
 800158e:	1e03      	subs	r3, r0, #0
 8001590:	d001      	beq.n	8001596 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8001592:	f000 f8a1 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001596:	46c0      	nop			; (mov r8, r8)
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000238 	.word	0x20000238
 80015a0:	40003800 	.word	0x40003800

080015a4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80015aa:	003b      	movs	r3, r7
 80015ac:	0018      	movs	r0, r3
 80015ae:	2310      	movs	r3, #16
 80015b0:	001a      	movs	r2, r3
 80015b2:	2100      	movs	r1, #0
 80015b4:	f003 f859 	bl	800466a <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80015b8:	4b22      	ldr	r3, [pc, #136]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015ba:	4a23      	ldr	r2, [pc, #140]	; (8001648 <MX_TIM14_Init+0xa4>)
 80015bc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16-1;
 80015be:	4b21      	ldr	r3, [pc, #132]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015c0:	220f      	movs	r2, #15
 80015c2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c4:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80015ca:	4b1e      	ldr	r3, [pc, #120]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015cc:	4a1f      	ldr	r2, [pc, #124]	; (800164c <MX_TIM14_Init+0xa8>)
 80015ce:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d0:	4b1c      	ldr	r3, [pc, #112]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d6:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80015dc:	4b19      	ldr	r3, [pc, #100]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015de:	0018      	movs	r0, r3
 80015e0:	f002 fcda 	bl	8003f98 <HAL_TIM_Base_Init>
 80015e4:	1e03      	subs	r3, r0, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 80015e8:	f000 f876 	bl	80016d8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim14) != HAL_OK)
 80015ec:	4b15      	ldr	r3, [pc, #84]	; (8001644 <MX_TIM14_Init+0xa0>)
 80015ee:	0018      	movs	r0, r3
 80015f0:	f002 fd2a 	bl	8004048 <HAL_TIM_IC_Init>
 80015f4:	1e03      	subs	r3, r0, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 80015f8:	f000 f86e 	bl	80016d8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015fc:	003b      	movs	r3, r7
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001602:	003b      	movs	r3, r7
 8001604:	2201      	movs	r2, #1
 8001606:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001608:	003b      	movs	r3, r7
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 800160e:	003b      	movs	r3, r7
 8001610:	2200      	movs	r2, #0
 8001612:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim14, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001614:	0039      	movs	r1, r7
 8001616:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <MX_TIM14_Init+0xa0>)
 8001618:	2200      	movs	r2, #0
 800161a:	0018      	movs	r0, r3
 800161c:	f002 fd74 	bl	8004108 <HAL_TIM_IC_ConfigChannel>
 8001620:	1e03      	subs	r3, r0, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8001624:	f000 f858 	bl	80016d8 <Error_Handler>
  }
  if (HAL_TIMEx_TISelection(&htim14, TIM_TIM14_TI1_MCO, TIM_CHANNEL_1) != HAL_OK)
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_TIM14_Init+0xa0>)
 800162a:	2200      	movs	r2, #0
 800162c:	2103      	movs	r1, #3
 800162e:	0018      	movs	r0, r3
 8001630:	f002 ff94 	bl	800455c <HAL_TIMEx_TISelection>
 8001634:	1e03      	subs	r3, r0, #0
 8001636:	d001      	beq.n	800163c <MX_TIM14_Init+0x98>
  {
    Error_Handler();
 8001638:	f000 f84e 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800163c:	46c0      	nop			; (mov r8, r8)
 800163e:	46bd      	mov	sp, r7
 8001640:	b004      	add	sp, #16
 8001642:	bd80      	pop	{r7, pc}
 8001644:	2000029c 	.word	0x2000029c
 8001648:	40002000 	.word	0x40002000
 800164c:	0000ffff 	.word	0x0000ffff

08001650 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b089      	sub	sp, #36	; 0x24
 8001654:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001656:	240c      	movs	r4, #12
 8001658:	193b      	adds	r3, r7, r4
 800165a:	0018      	movs	r0, r3
 800165c:	2314      	movs	r3, #20
 800165e:	001a      	movs	r2, r3
 8001660:	2100      	movs	r1, #0
 8001662:	f003 f802 	bl	800466a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001666:	4b1b      	ldr	r3, [pc, #108]	; (80016d4 <MX_GPIO_Init+0x84>)
 8001668:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800166a:	4b1a      	ldr	r3, [pc, #104]	; (80016d4 <MX_GPIO_Init+0x84>)
 800166c:	2102      	movs	r1, #2
 800166e:	430a      	orrs	r2, r1
 8001670:	635a      	str	r2, [r3, #52]	; 0x34
 8001672:	4b18      	ldr	r3, [pc, #96]	; (80016d4 <MX_GPIO_Init+0x84>)
 8001674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001676:	2202      	movs	r2, #2
 8001678:	4013      	ands	r3, r2
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167e:	4b15      	ldr	r3, [pc, #84]	; (80016d4 <MX_GPIO_Init+0x84>)
 8001680:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001682:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <MX_GPIO_Init+0x84>)
 8001684:	2101      	movs	r1, #1
 8001686:	430a      	orrs	r2, r1
 8001688:	635a      	str	r2, [r3, #52]	; 0x34
 800168a:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <MX_GPIO_Init+0x84>)
 800168c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800168e:	2201      	movs	r2, #1
 8001690:	4013      	ands	r3, r2
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
 8001696:	23a0      	movs	r3, #160	; 0xa0
 8001698:	05db      	lsls	r3, r3, #23
 800169a:	2200      	movs	r2, #0
 800169c:	21ae      	movs	r1, #174	; 0xae
 800169e:	0018      	movs	r0, r3
 80016a0:	f001 fad6 	bl	8002c50 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 PA5
                           PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
 80016a4:	0021      	movs	r1, r4
 80016a6:	187b      	adds	r3, r7, r1
 80016a8:	22ae      	movs	r2, #174	; 0xae
 80016aa:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ac:	187b      	adds	r3, r7, r1
 80016ae:	2201      	movs	r2, #1
 80016b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	187b      	adds	r3, r7, r1
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	187b      	adds	r3, r7, r1
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016be:	187a      	adds	r2, r7, r1
 80016c0:	23a0      	movs	r3, #160	; 0xa0
 80016c2:	05db      	lsls	r3, r3, #23
 80016c4:	0011      	movs	r1, r2
 80016c6:	0018      	movs	r0, r3
 80016c8:	f001 f95e 	bl	8002988 <HAL_GPIO_Init>

}
 80016cc:	46c0      	nop			; (mov r8, r8)
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b009      	add	sp, #36	; 0x24
 80016d2:	bd90      	pop	{r4, r7, pc}
 80016d4:	40021000 	.word	0x40021000

080016d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016dc:	b672      	cpsid	i
}
 80016de:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e0:	e7fe      	b.n	80016e0 <Error_Handler+0x8>
	...

080016e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ea:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <HAL_MspInit+0x44>)
 80016ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016ee:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <HAL_MspInit+0x44>)
 80016f0:	2101      	movs	r1, #1
 80016f2:	430a      	orrs	r2, r1
 80016f4:	641a      	str	r2, [r3, #64]	; 0x40
 80016f6:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <HAL_MspInit+0x44>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	2201      	movs	r2, #1
 80016fc:	4013      	ands	r3, r2
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001702:	4b09      	ldr	r3, [pc, #36]	; (8001728 <HAL_MspInit+0x44>)
 8001704:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001706:	4b08      	ldr	r3, [pc, #32]	; (8001728 <HAL_MspInit+0x44>)
 8001708:	2180      	movs	r1, #128	; 0x80
 800170a:	0549      	lsls	r1, r1, #21
 800170c:	430a      	orrs	r2, r1
 800170e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001710:	4b05      	ldr	r3, [pc, #20]	; (8001728 <HAL_MspInit+0x44>)
 8001712:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001714:	2380      	movs	r3, #128	; 0x80
 8001716:	055b      	lsls	r3, r3, #21
 8001718:	4013      	ands	r3, r2
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800171e:	46c0      	nop			; (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b002      	add	sp, #8
 8001724:	bd80      	pop	{r7, pc}
 8001726:	46c0      	nop			; (mov r8, r8)
 8001728:	40021000 	.word	0x40021000

0800172c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800172c:	b590      	push	{r4, r7, lr}
 800172e:	b091      	sub	sp, #68	; 0x44
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001734:	232c      	movs	r3, #44	; 0x2c
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	0018      	movs	r0, r3
 800173a:	2314      	movs	r3, #20
 800173c:	001a      	movs	r2, r3
 800173e:	2100      	movs	r1, #0
 8001740:	f002 ff93 	bl	800466a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001744:	2414      	movs	r4, #20
 8001746:	193b      	adds	r3, r7, r4
 8001748:	0018      	movs	r0, r3
 800174a:	2318      	movs	r3, #24
 800174c:	001a      	movs	r2, r3
 800174e:	2100      	movs	r1, #0
 8001750:	f002 ff8b 	bl	800466a <memset>
  if(hadc->Instance==ADC1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a20      	ldr	r2, [pc, #128]	; (80017dc <HAL_ADC_MspInit+0xb0>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d139      	bne.n	80017d2 <HAL_ADC_MspInit+0xa6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800175e:	193b      	adds	r3, r7, r4
 8001760:	2280      	movs	r2, #128	; 0x80
 8001762:	01d2      	lsls	r2, r2, #7
 8001764:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001766:	193b      	adds	r3, r7, r4
 8001768:	2200      	movs	r2, #0
 800176a:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800176c:	193b      	adds	r3, r7, r4
 800176e:	0018      	movs	r0, r3
 8001770:	f001 ff66 	bl	8003640 <HAL_RCCEx_PeriphCLKConfig>
 8001774:	1e03      	subs	r3, r0, #0
 8001776:	d001      	beq.n	800177c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001778:	f7ff ffae 	bl	80016d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800177c:	4b18      	ldr	r3, [pc, #96]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 800177e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001780:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 8001782:	2180      	movs	r1, #128	; 0x80
 8001784:	0349      	lsls	r1, r1, #13
 8001786:	430a      	orrs	r2, r1
 8001788:	641a      	str	r2, [r3, #64]	; 0x40
 800178a:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 800178c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800178e:	2380      	movs	r3, #128	; 0x80
 8001790:	035b      	lsls	r3, r3, #13
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
 8001796:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001798:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 800179a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800179c:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 800179e:	2101      	movs	r1, #1
 80017a0:	430a      	orrs	r2, r1
 80017a2:	635a      	str	r2, [r3, #52]	; 0x34
 80017a4:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <HAL_ADC_MspInit+0xb4>)
 80017a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017a8:	2201      	movs	r2, #1
 80017aa:	4013      	ands	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 80017b0:	212c      	movs	r1, #44	; 0x2c
 80017b2:	187b      	adds	r3, r7, r1
 80017b4:	2241      	movs	r2, #65	; 0x41
 80017b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b8:	187b      	adds	r3, r7, r1
 80017ba:	2203      	movs	r2, #3
 80017bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	187b      	adds	r3, r7, r1
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c4:	187a      	adds	r2, r7, r1
 80017c6:	23a0      	movs	r3, #160	; 0xa0
 80017c8:	05db      	lsls	r3, r3, #23
 80017ca:	0011      	movs	r1, r2
 80017cc:	0018      	movs	r0, r3
 80017ce:	f001 f8db 	bl	8002988 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	46bd      	mov	sp, r7
 80017d6:	b011      	add	sp, #68	; 0x44
 80017d8:	bd90      	pop	{r4, r7, pc}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	40012400 	.word	0x40012400
 80017e0:	40021000 	.word	0x40021000

080017e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b08f      	sub	sp, #60	; 0x3c
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	2424      	movs	r4, #36	; 0x24
 80017ee:	193b      	adds	r3, r7, r4
 80017f0:	0018      	movs	r0, r3
 80017f2:	2314      	movs	r3, #20
 80017f4:	001a      	movs	r2, r3
 80017f6:	2100      	movs	r1, #0
 80017f8:	f002 ff37 	bl	800466a <memset>
  if(hspi->Instance==SPI1)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a66      	ldr	r2, [pc, #408]	; (800199c <HAL_SPI_MspInit+0x1b8>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d153      	bne.n	80018ae <HAL_SPI_MspInit+0xca>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001806:	4b66      	ldr	r3, [pc, #408]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 8001808:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800180a:	4b65      	ldr	r3, [pc, #404]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 800180c:	2180      	movs	r1, #128	; 0x80
 800180e:	0149      	lsls	r1, r1, #5
 8001810:	430a      	orrs	r2, r1
 8001812:	641a      	str	r2, [r3, #64]	; 0x40
 8001814:	4b62      	ldr	r3, [pc, #392]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 8001816:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001818:	2380      	movs	r3, #128	; 0x80
 800181a:	015b      	lsls	r3, r3, #5
 800181c:	4013      	ands	r3, r2
 800181e:	623b      	str	r3, [r7, #32]
 8001820:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	4b5f      	ldr	r3, [pc, #380]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 8001824:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001826:	4b5e      	ldr	r3, [pc, #376]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 8001828:	2101      	movs	r1, #1
 800182a:	430a      	orrs	r2, r1
 800182c:	635a      	str	r2, [r3, #52]	; 0x34
 800182e:	4b5c      	ldr	r3, [pc, #368]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 8001830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001832:	2201      	movs	r2, #1
 8001834:	4013      	ands	r3, r2
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183a:	4b59      	ldr	r3, [pc, #356]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 800183c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800183e:	4b58      	ldr	r3, [pc, #352]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 8001840:	2102      	movs	r1, #2
 8001842:	430a      	orrs	r2, r1
 8001844:	635a      	str	r2, [r3, #52]	; 0x34
 8001846:	4b56      	ldr	r3, [pc, #344]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 8001848:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184a:	2202      	movs	r2, #2
 800184c:	4013      	ands	r3, r2
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA11 [PA9]     ------> SPI1_MISO
    PA12 [PA10]     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001852:	193b      	adds	r3, r7, r4
 8001854:	22c0      	movs	r2, #192	; 0xc0
 8001856:	0152      	lsls	r2, r2, #5
 8001858:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185a:	193b      	adds	r3, r7, r4
 800185c:	2202      	movs	r2, #2
 800185e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	193b      	adds	r3, r7, r4
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	193b      	adds	r3, r7, r4
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800186c:	193b      	adds	r3, r7, r4
 800186e:	2200      	movs	r2, #0
 8001870:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001872:	193a      	adds	r2, r7, r4
 8001874:	23a0      	movs	r3, #160	; 0xa0
 8001876:	05db      	lsls	r3, r3, #23
 8001878:	0011      	movs	r1, r2
 800187a:	0018      	movs	r0, r3
 800187c:	f001 f884 	bl	8002988 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001880:	0021      	movs	r1, r4
 8001882:	187b      	adds	r3, r7, r1
 8001884:	2208      	movs	r2, #8
 8001886:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	187b      	adds	r3, r7, r1
 800188a:	2202      	movs	r2, #2
 800188c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188e:	187b      	adds	r3, r7, r1
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001894:	187b      	adds	r3, r7, r1
 8001896:	2200      	movs	r2, #0
 8001898:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800189a:	187b      	adds	r3, r7, r1
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a0:	187b      	adds	r3, r7, r1
 80018a2:	4a40      	ldr	r2, [pc, #256]	; (80019a4 <HAL_SPI_MspInit+0x1c0>)
 80018a4:	0019      	movs	r1, r3
 80018a6:	0010      	movs	r0, r2
 80018a8:	f001 f86e 	bl	8002988 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80018ac:	e071      	b.n	8001992 <HAL_SPI_MspInit+0x1ae>
  else if(hspi->Instance==SPI2)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a3d      	ldr	r2, [pc, #244]	; (80019a8 <HAL_SPI_MspInit+0x1c4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d16c      	bne.n	8001992 <HAL_SPI_MspInit+0x1ae>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018b8:	4b39      	ldr	r3, [pc, #228]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018bc:	4b38      	ldr	r3, [pc, #224]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018be:	2180      	movs	r1, #128	; 0x80
 80018c0:	01c9      	lsls	r1, r1, #7
 80018c2:	430a      	orrs	r2, r1
 80018c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80018c6:	4b36      	ldr	r3, [pc, #216]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018ca:	2380      	movs	r3, #128	; 0x80
 80018cc:	01db      	lsls	r3, r3, #7
 80018ce:	4013      	ands	r3, r2
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d4:	4b32      	ldr	r3, [pc, #200]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018d8:	4b31      	ldr	r3, [pc, #196]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018da:	2102      	movs	r1, #2
 80018dc:	430a      	orrs	r2, r1
 80018de:	635a      	str	r2, [r3, #52]	; 0x34
 80018e0:	4b2f      	ldr	r3, [pc, #188]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018e4:	2202      	movs	r2, #2
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ec:	4b2c      	ldr	r3, [pc, #176]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018f0:	4b2b      	ldr	r3, [pc, #172]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018f2:	2101      	movs	r1, #1
 80018f4:	430a      	orrs	r2, r1
 80018f6:	635a      	str	r2, [r3, #52]	; 0x34
 80018f8:	4b29      	ldr	r3, [pc, #164]	; (80019a0 <HAL_SPI_MspInit+0x1bc>)
 80018fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018fc:	2201      	movs	r2, #1
 80018fe:	4013      	ands	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_2;
 8001904:	2124      	movs	r1, #36	; 0x24
 8001906:	187b      	adds	r3, r7, r1
 8001908:	2282      	movs	r2, #130	; 0x82
 800190a:	0052      	lsls	r2, r2, #1
 800190c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	000c      	movs	r4, r1
 8001910:	193b      	adds	r3, r7, r4
 8001912:	2202      	movs	r2, #2
 8001914:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	193b      	adds	r3, r7, r4
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	193b      	adds	r3, r7, r4
 800191e:	2200      	movs	r2, #0
 8001920:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001922:	193b      	adds	r3, r7, r4
 8001924:	2201      	movs	r2, #1
 8001926:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001928:	193b      	adds	r3, r7, r4
 800192a:	4a1e      	ldr	r2, [pc, #120]	; (80019a4 <HAL_SPI_MspInit+0x1c0>)
 800192c:	0019      	movs	r1, r3
 800192e:	0010      	movs	r0, r2
 8001930:	f001 f82a 	bl	8002988 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001934:	0021      	movs	r1, r4
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2280      	movs	r2, #128	; 0x80
 800193a:	0092      	lsls	r2, r2, #2
 800193c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193e:	000c      	movs	r4, r1
 8001940:	193b      	adds	r3, r7, r4
 8001942:	2202      	movs	r2, #2
 8001944:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	193b      	adds	r3, r7, r4
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194c:	193b      	adds	r3, r7, r4
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001952:	193b      	adds	r3, r7, r4
 8001954:	2205      	movs	r2, #5
 8001956:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001958:	193b      	adds	r3, r7, r4
 800195a:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <HAL_SPI_MspInit+0x1c0>)
 800195c:	0019      	movs	r1, r3
 800195e:	0010      	movs	r0, r2
 8001960:	f001 f812 	bl	8002988 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001964:	0021      	movs	r1, r4
 8001966:	187b      	adds	r3, r7, r1
 8001968:	2210      	movs	r2, #16
 800196a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196c:	187b      	adds	r3, r7, r1
 800196e:	2202      	movs	r2, #2
 8001970:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	187b      	adds	r3, r7, r1
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	187b      	adds	r3, r7, r1
 800197a:	2200      	movs	r2, #0
 800197c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 800197e:	187b      	adds	r3, r7, r1
 8001980:	2201      	movs	r2, #1
 8001982:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001984:	187a      	adds	r2, r7, r1
 8001986:	23a0      	movs	r3, #160	; 0xa0
 8001988:	05db      	lsls	r3, r3, #23
 800198a:	0011      	movs	r1, r2
 800198c:	0018      	movs	r0, r3
 800198e:	f000 fffb 	bl	8002988 <HAL_GPIO_Init>
}
 8001992:	46c0      	nop			; (mov r8, r8)
 8001994:	46bd      	mov	sp, r7
 8001996:	b00f      	add	sp, #60	; 0x3c
 8001998:	bd90      	pop	{r4, r7, pc}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	40013000 	.word	0x40013000
 80019a0:	40021000 	.word	0x40021000
 80019a4:	50000400 	.word	0x50000400
 80019a8:	40003800 	.word	0x40003800

080019ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a0a      	ldr	r2, [pc, #40]	; (80019e4 <HAL_TIM_Base_MspInit+0x38>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d10d      	bne.n	80019da <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80019be:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <HAL_TIM_Base_MspInit+0x3c>)
 80019c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <HAL_TIM_Base_MspInit+0x3c>)
 80019c4:	2180      	movs	r1, #128	; 0x80
 80019c6:	0209      	lsls	r1, r1, #8
 80019c8:	430a      	orrs	r2, r1
 80019ca:	641a      	str	r2, [r3, #64]	; 0x40
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <HAL_TIM_Base_MspInit+0x3c>)
 80019ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019d0:	2380      	movs	r3, #128	; 0x80
 80019d2:	021b      	lsls	r3, r3, #8
 80019d4:	4013      	ands	r3, r2
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80019da:	46c0      	nop			; (mov r8, r8)
 80019dc:	46bd      	mov	sp, r7
 80019de:	b004      	add	sp, #16
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	40002000 	.word	0x40002000
 80019e8:	40021000 	.word	0x40021000

080019ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019f0:	e7fe      	b.n	80019f0 <NMI_Handler+0x4>

080019f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f6:	e7fe      	b.n	80019f6 <HardFault_Handler+0x4>

080019f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80019fc:	46c0      	nop			; (mov r8, r8)
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a10:	f000 f89c 	bl	8001b4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a14:	46c0      	nop			; (mov r8, r8)
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a24:	480d      	ldr	r0, [pc, #52]	; (8001a5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a26:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a28:	f7ff fff7 	bl	8001a1a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a2c:	480c      	ldr	r0, [pc, #48]	; (8001a60 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a2e:	490d      	ldr	r1, [pc, #52]	; (8001a64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a30:	4a0d      	ldr	r2, [pc, #52]	; (8001a68 <LoopForever+0xe>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a34:	e002      	b.n	8001a3c <LoopCopyDataInit>

08001a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3a:	3304      	adds	r3, #4

08001a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a40:	d3f9      	bcc.n	8001a36 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a42:	4a0a      	ldr	r2, [pc, #40]	; (8001a6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a44:	4c0a      	ldr	r4, [pc, #40]	; (8001a70 <LoopForever+0x16>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a48:	e001      	b.n	8001a4e <LoopFillZerobss>

08001a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a4c:	3204      	adds	r2, #4

08001a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a50:	d3fb      	bcc.n	8001a4a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a52:	f002 fddd 	bl	8004610 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001a56:	f7ff fc3f 	bl	80012d8 <main>

08001a5a <LoopForever>:

LoopForever:
  b LoopForever
 8001a5a:	e7fe      	b.n	8001a5a <LoopForever>
  ldr   r0, =_estack
 8001a5c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a64:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001a68:	0800475c 	.word	0x0800475c
  ldr r2, =_sbss
 8001a6c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8001a70:	200002ec 	.word	0x200002ec

08001a74 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a74:	e7fe      	b.n	8001a74 <ADC1_IRQHandler>
	...

08001a78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a7e:	1dfb      	adds	r3, r7, #7
 8001a80:	2200      	movs	r2, #0
 8001a82:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <HAL_Init+0x3c>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <HAL_Init+0x3c>)
 8001a8a:	2180      	movs	r1, #128	; 0x80
 8001a8c:	0049      	lsls	r1, r1, #1
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a92:	2000      	movs	r0, #0
 8001a94:	f000 f810 	bl	8001ab8 <HAL_InitTick>
 8001a98:	1e03      	subs	r3, r0, #0
 8001a9a:	d003      	beq.n	8001aa4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001a9c:	1dfb      	adds	r3, r7, #7
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	701a      	strb	r2, [r3, #0]
 8001aa2:	e001      	b.n	8001aa8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001aa4:	f7ff fe1e 	bl	80016e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001aa8:	1dfb      	adds	r3, r7, #7
 8001aaa:	781b      	ldrb	r3, [r3, #0]
}
 8001aac:	0018      	movs	r0, r3
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b002      	add	sp, #8
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40022000 	.word	0x40022000

08001ab8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ab8:	b590      	push	{r4, r7, lr}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ac0:	230f      	movs	r3, #15
 8001ac2:	18fb      	adds	r3, r7, r3
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001ac8:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <HAL_InitTick+0x88>)
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d02b      	beq.n	8001b28 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001ad0:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <HAL_InitTick+0x8c>)
 8001ad2:	681c      	ldr	r4, [r3, #0]
 8001ad4:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <HAL_InitTick+0x88>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	0019      	movs	r1, r3
 8001ada:	23fa      	movs	r3, #250	; 0xfa
 8001adc:	0098      	lsls	r0, r3, #2
 8001ade:	f7fe fb0f 	bl	8000100 <__udivsi3>
 8001ae2:	0003      	movs	r3, r0
 8001ae4:	0019      	movs	r1, r3
 8001ae6:	0020      	movs	r0, r4
 8001ae8:	f7fe fb0a 	bl	8000100 <__udivsi3>
 8001aec:	0003      	movs	r3, r0
 8001aee:	0018      	movs	r0, r3
 8001af0:	f000 ff3d 	bl	800296e <HAL_SYSTICK_Config>
 8001af4:	1e03      	subs	r3, r0, #0
 8001af6:	d112      	bne.n	8001b1e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2b03      	cmp	r3, #3
 8001afc:	d80a      	bhi.n	8001b14 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	2301      	movs	r3, #1
 8001b02:	425b      	negs	r3, r3
 8001b04:	2200      	movs	r2, #0
 8001b06:	0018      	movs	r0, r3
 8001b08:	f000 ff1c 	bl	8002944 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b0c:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <HAL_InitTick+0x90>)
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	e00d      	b.n	8001b30 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001b14:	230f      	movs	r3, #15
 8001b16:	18fb      	adds	r3, r7, r3
 8001b18:	2201      	movs	r2, #1
 8001b1a:	701a      	strb	r2, [r3, #0]
 8001b1c:	e008      	b.n	8001b30 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b1e:	230f      	movs	r3, #15
 8001b20:	18fb      	adds	r3, r7, r3
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
 8001b26:	e003      	b.n	8001b30 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b28:	230f      	movs	r3, #15
 8001b2a:	18fb      	adds	r3, r7, r3
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001b30:	230f      	movs	r3, #15
 8001b32:	18fb      	adds	r3, r7, r3
 8001b34:	781b      	ldrb	r3, [r3, #0]
}
 8001b36:	0018      	movs	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	b005      	add	sp, #20
 8001b3c:	bd90      	pop	{r4, r7, pc}
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	20000018 	.word	0x20000018
 8001b44:	20000010 	.word	0x20000010
 8001b48:	20000014 	.word	0x20000014

08001b4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b50:	4b05      	ldr	r3, [pc, #20]	; (8001b68 <HAL_IncTick+0x1c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	001a      	movs	r2, r3
 8001b56:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <HAL_IncTick+0x20>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	18d2      	adds	r2, r2, r3
 8001b5c:	4b03      	ldr	r3, [pc, #12]	; (8001b6c <HAL_IncTick+0x20>)
 8001b5e:	601a      	str	r2, [r3, #0]
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	20000018 	.word	0x20000018
 8001b6c:	200002e8 	.word	0x200002e8

08001b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  return uwTick;
 8001b74:	4b02      	ldr	r3, [pc, #8]	; (8001b80 <HAL_GetTick+0x10>)
 8001b76:	681b      	ldr	r3, [r3, #0]
}
 8001b78:	0018      	movs	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	200002e8 	.word	0x200002e8

08001b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b8c:	f7ff fff0 	bl	8001b70 <HAL_GetTick>
 8001b90:	0003      	movs	r3, r0
 8001b92:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	d005      	beq.n	8001baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_Delay+0x44>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	001a      	movs	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	189b      	adds	r3, r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	f7ff ffe0 	bl	8001b70 <HAL_GetTick>
 8001bb0:	0002      	movs	r2, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d8f7      	bhi.n	8001bac <HAL_Delay+0x28>
  {
  }
}
 8001bbc:	46c0      	nop			; (mov r8, r8)
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b004      	add	sp, #16
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	20000018 	.word	0x20000018

08001bcc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a05      	ldr	r2, [pc, #20]	; (8001bf0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001bdc:	401a      	ands	r2, r3
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	431a      	orrs	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	601a      	str	r2, [r3, #0]
}
 8001be6:	46c0      	nop			; (mov r8, r8)
 8001be8:	46bd      	mov	sp, r7
 8001bea:	b002      	add	sp, #8
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	fe3fffff 	.word	0xfe3fffff

08001bf4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	23e0      	movs	r3, #224	; 0xe0
 8001c02:	045b      	lsls	r3, r3, #17
 8001c04:	4013      	ands	r3, r2
}
 8001c06:	0018      	movs	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	b002      	add	sp, #8
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b084      	sub	sp, #16
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	60f8      	str	r0, [r7, #12]
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	2104      	movs	r1, #4
 8001c22:	400a      	ands	r2, r1
 8001c24:	2107      	movs	r1, #7
 8001c26:	4091      	lsls	r1, r2
 8001c28:	000a      	movs	r2, r1
 8001c2a:	43d2      	mvns	r2, r2
 8001c2c:	401a      	ands	r2, r3
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	2104      	movs	r1, #4
 8001c32:	400b      	ands	r3, r1
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	4099      	lsls	r1, r3
 8001c38:	000b      	movs	r3, r1
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001c40:	46c0      	nop			; (mov r8, r8)
 8001c42:	46bd      	mov	sp, r7
 8001c44:	b004      	add	sp, #16
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	2104      	movs	r1, #4
 8001c5a:	400a      	ands	r2, r1
 8001c5c:	2107      	movs	r1, #7
 8001c5e:	4091      	lsls	r1, r2
 8001c60:	000a      	movs	r2, r1
 8001c62:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	2104      	movs	r1, #4
 8001c68:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001c6a:	40da      	lsrs	r2, r3
 8001c6c:	0013      	movs	r3, r2
}
 8001c6e:	0018      	movs	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b002      	add	sp, #8
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68da      	ldr	r2, [r3, #12]
 8001c82:	23c0      	movs	r3, #192	; 0xc0
 8001c84:	011b      	lsls	r3, r3, #4
 8001c86:	4013      	ands	r3, r2
 8001c88:	d101      	bne.n	8001c8e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e000      	b.n	8001c90 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	0018      	movs	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	b002      	add	sp, #8
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ca8:	68ba      	ldr	r2, [r7, #8]
 8001caa:	211f      	movs	r1, #31
 8001cac:	400a      	ands	r2, r1
 8001cae:	210f      	movs	r1, #15
 8001cb0:	4091      	lsls	r1, r2
 8001cb2:	000a      	movs	r2, r1
 8001cb4:	43d2      	mvns	r2, r2
 8001cb6:	401a      	ands	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	0e9b      	lsrs	r3, r3, #26
 8001cbc:	210f      	movs	r1, #15
 8001cbe:	4019      	ands	r1, r3
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	201f      	movs	r0, #31
 8001cc4:	4003      	ands	r3, r0
 8001cc6:	4099      	lsls	r1, r3
 8001cc8:	000b      	movs	r3, r1
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001cd0:	46c0      	nop			; (mov r8, r8)
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b004      	add	sp, #16
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	035b      	lsls	r3, r3, #13
 8001cea:	0b5b      	lsrs	r3, r3, #13
 8001cec:	431a      	orrs	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cf2:	46c0      	nop			; (mov r8, r8)
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	b002      	add	sp, #8
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b082      	sub	sp, #8
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
 8001d02:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	0352      	lsls	r2, r2, #13
 8001d0c:	0b52      	lsrs	r2, r2, #13
 8001d0e:	43d2      	mvns	r2, r2
 8001d10:	401a      	ands	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d16:	46c0      	nop			; (mov r8, r8)
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	b002      	add	sp, #8
 8001d1c:	bd80      	pop	{r7, pc}
	...

08001d20 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	68ba      	ldr	r2, [r7, #8]
 8001d32:	0212      	lsls	r2, r2, #8
 8001d34:	43d2      	mvns	r2, r2
 8001d36:	401a      	ands	r2, r3
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	021b      	lsls	r3, r3, #8
 8001d3c:	6879      	ldr	r1, [r7, #4]
 8001d3e:	400b      	ands	r3, r1
 8001d40:	4904      	ldr	r1, [pc, #16]	; (8001d54 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001d42:	400b      	ands	r3, r1
 8001d44:	431a      	orrs	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	b004      	add	sp, #16
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	46c0      	nop			; (mov r8, r8)
 8001d54:	07ffff00 	.word	0x07ffff00

08001d58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	4a05      	ldr	r2, [pc, #20]	; (8001d7c <LL_ADC_EnableInternalRegulator+0x24>)
 8001d66:	4013      	ands	r3, r2
 8001d68:	2280      	movs	r2, #128	; 0x80
 8001d6a:	0552      	lsls	r2, r2, #21
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d72:	46c0      	nop			; (mov r8, r8)
 8001d74:	46bd      	mov	sp, r7
 8001d76:	b002      	add	sp, #8
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	6fffffe8 	.word	0x6fffffe8

08001d80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	2380      	movs	r3, #128	; 0x80
 8001d8e:	055b      	lsls	r3, r3, #21
 8001d90:	401a      	ands	r2, r3
 8001d92:	2380      	movs	r3, #128	; 0x80
 8001d94:	055b      	lsls	r3, r3, #21
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d101      	bne.n	8001d9e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e000      	b.n	8001da0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	0018      	movs	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b002      	add	sp, #8
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	4a04      	ldr	r2, [pc, #16]	; (8001dc8 <LL_ADC_Enable+0x20>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	2201      	movs	r2, #1
 8001dba:	431a      	orrs	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001dc0:	46c0      	nop			; (mov r8, r8)
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	b002      	add	sp, #8
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	7fffffe8 	.word	0x7fffffe8

08001dcc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d101      	bne.n	8001de4 <LL_ADC_IsEnabled+0x18>
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <LL_ADC_IsEnabled+0x1a>
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	0018      	movs	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b002      	add	sp, #8
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	4a04      	ldr	r2, [pc, #16]	; (8001e10 <LL_ADC_REG_StartConversion+0x20>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2204      	movs	r2, #4
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e08:	46c0      	nop			; (mov r8, r8)
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	b002      	add	sp, #8
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	7fffffe8 	.word	0x7fffffe8

08001e14 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	2204      	movs	r2, #4
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d101      	bne.n	8001e2c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e000      	b.n	8001e2e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	0018      	movs	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	b002      	add	sp, #8
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b088      	sub	sp, #32
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e40:	231f      	movs	r3, #31
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e17f      	b.n	800215e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10a      	bne.n	8001e7c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f7ff fc5f 	bl	800172c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2254      	movs	r2, #84	; 0x54
 8001e78:	2100      	movs	r1, #0
 8001e7a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	0018      	movs	r0, r3
 8001e82:	f7ff ff7d 	bl	8001d80 <LL_ADC_IsInternalRegulatorEnabled>
 8001e86:	1e03      	subs	r3, r0, #0
 8001e88:	d115      	bne.n	8001eb6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	0018      	movs	r0, r3
 8001e90:	f7ff ff62 	bl	8001d58 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e94:	4bb4      	ldr	r3, [pc, #720]	; (8002168 <HAL_ADC_Init+0x330>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	49b4      	ldr	r1, [pc, #720]	; (800216c <HAL_ADC_Init+0x334>)
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f7fe f930 	bl	8000100 <__udivsi3>
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ea8:	e002      	b.n	8001eb0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f9      	bne.n	8001eaa <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f7ff ff60 	bl	8001d80 <LL_ADC_IsInternalRegulatorEnabled>
 8001ec0:	1e03      	subs	r3, r0, #0
 8001ec2:	d10f      	bne.n	8001ee4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec8:	2210      	movs	r2, #16
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001edc:	231f      	movs	r3, #31
 8001ede:	18fb      	adds	r3, r7, r3
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	0018      	movs	r0, r3
 8001eea:	f7ff ff93 	bl	8001e14 <LL_ADC_REG_IsConversionOngoing>
 8001eee:	0003      	movs	r3, r0
 8001ef0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef6:	2210      	movs	r2, #16
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d000      	beq.n	8001efe <HAL_ADC_Init+0xc6>
 8001efc:	e122      	b.n	8002144 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d000      	beq.n	8001f06 <HAL_ADC_Init+0xce>
 8001f04:	e11e      	b.n	8002144 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f0a:	4a99      	ldr	r2, [pc, #612]	; (8002170 <HAL_ADC_Init+0x338>)
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2202      	movs	r2, #2
 8001f10:	431a      	orrs	r2, r3
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	0018      	movs	r0, r3
 8001f1c:	f7ff ff56 	bl	8001dcc <LL_ADC_IsEnabled>
 8001f20:	1e03      	subs	r3, r0, #0
 8001f22:	d000      	beq.n	8001f26 <HAL_ADC_Init+0xee>
 8001f24:	e0ad      	b.n	8002082 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	7e1b      	ldrb	r3, [r3, #24]
 8001f2e:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001f30:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	7e5b      	ldrb	r3, [r3, #25]
 8001f36:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001f38:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	7e9b      	ldrb	r3, [r3, #26]
 8001f3e:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001f40:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d002      	beq.n	8001f50 <HAL_ADC_Init+0x118>
 8001f4a:	2380      	movs	r3, #128	; 0x80
 8001f4c:	015b      	lsls	r3, r3, #5
 8001f4e:	e000      	b.n	8001f52 <HAL_ADC_Init+0x11a>
 8001f50:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001f52:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001f58:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	691b      	ldr	r3, [r3, #16]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	da04      	bge.n	8001f6c <HAL_ADC_Init+0x134>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	085b      	lsrs	r3, r3, #1
 8001f6a:	e001      	b.n	8001f70 <HAL_ADC_Init+0x138>
 8001f6c:	2380      	movs	r3, #128	; 0x80
 8001f6e:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001f70:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	212c      	movs	r1, #44	; 0x2c
 8001f76:	5c5b      	ldrb	r3, [r3, r1]
 8001f78:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001f7a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2220      	movs	r2, #32
 8001f86:	5c9b      	ldrb	r3, [r3, r2]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d115      	bne.n	8001fb8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	7e9b      	ldrb	r3, [r3, #26]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d105      	bne.n	8001fa0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2280      	movs	r2, #128	; 0x80
 8001f98:	0252      	lsls	r2, r2, #9
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
 8001f9e:	e00b      	b.n	8001fb8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00a      	beq.n	8001fd6 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fc4:	23e0      	movs	r3, #224	; 0xe0
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4a65      	ldr	r2, [pc, #404]	; (8002174 <HAL_ADC_Init+0x33c>)
 8001fde:	4013      	ands	r3, r2
 8001fe0:	0019      	movs	r1, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	69ba      	ldr	r2, [r7, #24]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	0f9b      	lsrs	r3, r3, #30
 8001ff2:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	223c      	movs	r2, #60	; 0x3c
 8002004:	5c9b      	ldrb	r3, [r3, r2]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d111      	bne.n	800202e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	0f9b      	lsrs	r3, r3, #30
 8002010:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002016:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 800201c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002022:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	4313      	orrs	r3, r2
 8002028:	2201      	movs	r2, #1
 800202a:	4313      	orrs	r3, r2
 800202c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	4a50      	ldr	r2, [pc, #320]	; (8002178 <HAL_ADC_Init+0x340>)
 8002036:	4013      	ands	r3, r2
 8002038:	0019      	movs	r1, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	697a      	ldr	r2, [r7, #20]
 8002040:	430a      	orrs	r2, r1
 8002042:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	23c0      	movs	r3, #192	; 0xc0
 800204a:	061b      	lsls	r3, r3, #24
 800204c:	429a      	cmp	r2, r3
 800204e:	d018      	beq.n	8002082 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002054:	2380      	movs	r3, #128	; 0x80
 8002056:	05db      	lsls	r3, r3, #23
 8002058:	429a      	cmp	r2, r3
 800205a:	d012      	beq.n	8002082 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002060:	2380      	movs	r3, #128	; 0x80
 8002062:	061b      	lsls	r3, r3, #24
 8002064:	429a      	cmp	r2, r3
 8002066:	d00c      	beq.n	8002082 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002068:	4b44      	ldr	r3, [pc, #272]	; (800217c <HAL_ADC_Init+0x344>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a44      	ldr	r2, [pc, #272]	; (8002180 <HAL_ADC_Init+0x348>)
 800206e:	4013      	ands	r3, r2
 8002070:	0019      	movs	r1, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	23f0      	movs	r3, #240	; 0xf0
 8002078:	039b      	lsls	r3, r3, #14
 800207a:	401a      	ands	r2, r3
 800207c:	4b3f      	ldr	r3, [pc, #252]	; (800217c <HAL_ADC_Init+0x344>)
 800207e:	430a      	orrs	r2, r1
 8002080:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6818      	ldr	r0, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800208a:	001a      	movs	r2, r3
 800208c:	2100      	movs	r1, #0
 800208e:	f7ff fdbe 	bl	8001c0e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6818      	ldr	r0, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800209a:	493a      	ldr	r1, [pc, #232]	; (8002184 <HAL_ADC_Init+0x34c>)
 800209c:	001a      	movs	r2, r3
 800209e:	f7ff fdb6 	bl	8001c0e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d109      	bne.n	80020be <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2110      	movs	r1, #16
 80020b6:	4249      	negs	r1, r1
 80020b8:	430a      	orrs	r2, r1
 80020ba:	629a      	str	r2, [r3, #40]	; 0x28
 80020bc:	e018      	b.n	80020f0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	691a      	ldr	r2, [r3, #16]
 80020c2:	2380      	movs	r3, #128	; 0x80
 80020c4:	039b      	lsls	r3, r3, #14
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d112      	bne.n	80020f0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	3b01      	subs	r3, #1
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	221c      	movs	r2, #28
 80020da:	4013      	ands	r3, r2
 80020dc:	2210      	movs	r2, #16
 80020de:	4252      	negs	r2, r2
 80020e0:	409a      	lsls	r2, r3
 80020e2:	0011      	movs	r1, r2
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2100      	movs	r1, #0
 80020f6:	0018      	movs	r0, r3
 80020f8:	f7ff fda6 	bl	8001c48 <LL_ADC_GetSamplingTimeCommonChannels>
 80020fc:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002102:	429a      	cmp	r2, r3
 8002104:	d10b      	bne.n	800211e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002110:	2203      	movs	r2, #3
 8002112:	4393      	bics	r3, r2
 8002114:	2201      	movs	r2, #1
 8002116:	431a      	orrs	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800211c:	e01c      	b.n	8002158 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002122:	2212      	movs	r2, #18
 8002124:	4393      	bics	r3, r2
 8002126:	2210      	movs	r2, #16
 8002128:	431a      	orrs	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002132:	2201      	movs	r2, #1
 8002134:	431a      	orrs	r2, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800213a:	231f      	movs	r3, #31
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	2201      	movs	r2, #1
 8002140:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002142:	e009      	b.n	8002158 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002148:	2210      	movs	r2, #16
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002150:	231f      	movs	r3, #31
 8002152:	18fb      	adds	r3, r7, r3
 8002154:	2201      	movs	r2, #1
 8002156:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002158:	231f      	movs	r3, #31
 800215a:	18fb      	adds	r3, r7, r3
 800215c:	781b      	ldrb	r3, [r3, #0]
}
 800215e:	0018      	movs	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	b008      	add	sp, #32
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			; (mov r8, r8)
 8002168:	20000010 	.word	0x20000010
 800216c:	00030d40 	.word	0x00030d40
 8002170:	fffffefd 	.word	0xfffffefd
 8002174:	fffe0201 	.word	0xfffe0201
 8002178:	1ffffc02 	.word	0x1ffffc02
 800217c:	40012708 	.word	0x40012708
 8002180:	ffc3ffff 	.word	0xffc3ffff
 8002184:	07ffff04 	.word	0x07ffff04

08002188 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002188:	b5b0      	push	{r4, r5, r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	0018      	movs	r0, r3
 8002196:	f7ff fe3d 	bl	8001e14 <LL_ADC_REG_IsConversionOngoing>
 800219a:	1e03      	subs	r3, r0, #0
 800219c:	d135      	bne.n	800220a <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2254      	movs	r2, #84	; 0x54
 80021a2:	5c9b      	ldrb	r3, [r3, r2]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d101      	bne.n	80021ac <HAL_ADC_Start+0x24>
 80021a8:	2302      	movs	r3, #2
 80021aa:	e035      	b.n	8002218 <HAL_ADC_Start+0x90>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2254      	movs	r2, #84	; 0x54
 80021b0:	2101      	movs	r1, #1
 80021b2:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021b4:	250f      	movs	r5, #15
 80021b6:	197c      	adds	r4, r7, r5
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	0018      	movs	r0, r3
 80021bc:	f000 faaa 	bl	8002714 <ADC_Enable>
 80021c0:	0003      	movs	r3, r0
 80021c2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80021c4:	197b      	adds	r3, r7, r5
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d119      	bne.n	8002200 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d0:	4a13      	ldr	r2, [pc, #76]	; (8002220 <HAL_ADC_Start+0x98>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	2280      	movs	r2, #128	; 0x80
 80021d6:	0052      	lsls	r2, r2, #1
 80021d8:	431a      	orrs	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	221c      	movs	r2, #28
 80021ea:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2254      	movs	r2, #84	; 0x54
 80021f0:	2100      	movs	r1, #0
 80021f2:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	0018      	movs	r0, r3
 80021fa:	f7ff fdf9 	bl	8001df0 <LL_ADC_REG_StartConversion>
 80021fe:	e008      	b.n	8002212 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2254      	movs	r2, #84	; 0x54
 8002204:	2100      	movs	r1, #0
 8002206:	5499      	strb	r1, [r3, r2]
 8002208:	e003      	b.n	8002212 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800220a:	230f      	movs	r3, #15
 800220c:	18fb      	adds	r3, r7, r3
 800220e:	2202      	movs	r2, #2
 8002210:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002212:	230f      	movs	r3, #15
 8002214:	18fb      	adds	r3, r7, r3
 8002216:	781b      	ldrb	r3, [r3, #0]
}
 8002218:	0018      	movs	r0, r3
 800221a:	46bd      	mov	sp, r7
 800221c:	b004      	add	sp, #16
 800221e:	bdb0      	pop	{r4, r5, r7, pc}
 8002220:	fffff0fe 	.word	0xfffff0fe

08002224 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	2b08      	cmp	r3, #8
 8002234:	d102      	bne.n	800223c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002236:	2308      	movs	r3, #8
 8002238:	60fb      	str	r3, [r7, #12]
 800223a:	e00f      	b.n	800225c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	2201      	movs	r2, #1
 8002244:	4013      	ands	r3, r2
 8002246:	d007      	beq.n	8002258 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224c:	2220      	movs	r2, #32
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e072      	b.n	800233e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002258:	2304      	movs	r3, #4
 800225a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800225c:	f7ff fc88 	bl	8001b70 <HAL_GetTick>
 8002260:	0003      	movs	r3, r0
 8002262:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002264:	e01f      	b.n	80022a6 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	3301      	adds	r3, #1
 800226a:	d01c      	beq.n	80022a6 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800226c:	f7ff fc80 	bl	8001b70 <HAL_GetTick>
 8002270:	0002      	movs	r2, r0
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	683a      	ldr	r2, [r7, #0]
 8002278:	429a      	cmp	r2, r3
 800227a:	d302      	bcc.n	8002282 <HAL_ADC_PollForConversion+0x5e>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d111      	bne.n	80022a6 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4013      	ands	r3, r2
 800228c:	d10b      	bne.n	80022a6 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002292:	2204      	movs	r2, #4
 8002294:	431a      	orrs	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2254      	movs	r2, #84	; 0x54
 800229e:	2100      	movs	r1, #0
 80022a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e04b      	b.n	800233e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68fa      	ldr	r2, [r7, #12]
 80022ae:	4013      	ands	r3, r2
 80022b0:	d0d9      	beq.n	8002266 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b6:	2280      	movs	r2, #128	; 0x80
 80022b8:	0092      	lsls	r2, r2, #2
 80022ba:	431a      	orrs	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	0018      	movs	r0, r3
 80022c6:	f7ff fcd6 	bl	8001c76 <LL_ADC_REG_IsTriggerSourceSWStart>
 80022ca:	1e03      	subs	r3, r0, #0
 80022cc:	d02e      	beq.n	800232c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	7e9b      	ldrb	r3, [r3, #26]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d12a      	bne.n	800232c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2208      	movs	r2, #8
 80022de:	4013      	ands	r3, r2
 80022e0:	2b08      	cmp	r3, #8
 80022e2:	d123      	bne.n	800232c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	0018      	movs	r0, r3
 80022ea:	f7ff fd93 	bl	8001e14 <LL_ADC_REG_IsConversionOngoing>
 80022ee:	1e03      	subs	r3, r0, #0
 80022f0:	d110      	bne.n	8002314 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	210c      	movs	r1, #12
 80022fe:	438a      	bics	r2, r1
 8002300:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002306:	4a10      	ldr	r2, [pc, #64]	; (8002348 <HAL_ADC_PollForConversion+0x124>)
 8002308:	4013      	ands	r3, r2
 800230a:	2201      	movs	r2, #1
 800230c:	431a      	orrs	r2, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	659a      	str	r2, [r3, #88]	; 0x58
 8002312:	e00b      	b.n	800232c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002318:	2220      	movs	r2, #32
 800231a:	431a      	orrs	r2, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002324:	2201      	movs	r2, #1
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	7e1b      	ldrb	r3, [r3, #24]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	220c      	movs	r2, #12
 800233a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	0018      	movs	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	b004      	add	sp, #16
 8002344:	bd80      	pop	{r7, pc}
 8002346:	46c0      	nop			; (mov r8, r8)
 8002348:	fffffefe 	.word	0xfffffefe

0800234c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800235a:	0018      	movs	r0, r3
 800235c:	46bd      	mov	sp, r7
 800235e:	b002      	add	sp, #8
 8002360:	bd80      	pop	{r7, pc}
	...

08002364 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800236e:	2317      	movs	r3, #23
 8002370:	18fb      	adds	r3, r7, r3
 8002372:	2200      	movs	r2, #0
 8002374:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002376:	2300      	movs	r3, #0
 8002378:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2254      	movs	r2, #84	; 0x54
 800237e:	5c9b      	ldrb	r3, [r3, r2]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x24>
 8002384:	2302      	movs	r3, #2
 8002386:	e1c0      	b.n	800270a <HAL_ADC_ConfigChannel+0x3a6>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2254      	movs	r2, #84	; 0x54
 800238c:	2101      	movs	r1, #1
 800238e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	0018      	movs	r0, r3
 8002396:	f7ff fd3d 	bl	8001e14 <LL_ADC_REG_IsConversionOngoing>
 800239a:	1e03      	subs	r3, r0, #0
 800239c:	d000      	beq.n	80023a0 <HAL_ADC_ConfigChannel+0x3c>
 800239e:	e1a3      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d100      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x46>
 80023a8:	e143      	b.n	8002632 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691a      	ldr	r2, [r3, #16]
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	061b      	lsls	r3, r3, #24
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d004      	beq.n	80023c0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80023ba:	4ac1      	ldr	r2, [pc, #772]	; (80026c0 <HAL_ADC_ConfigChannel+0x35c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d108      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	0019      	movs	r1, r3
 80023ca:	0010      	movs	r0, r2
 80023cc:	f7ff fc84 	bl	8001cd8 <LL_ADC_REG_SetSequencerChAdd>
 80023d0:	e0c9      	b.n	8002566 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	211f      	movs	r1, #31
 80023dc:	400b      	ands	r3, r1
 80023de:	210f      	movs	r1, #15
 80023e0:	4099      	lsls	r1, r3
 80023e2:	000b      	movs	r3, r1
 80023e4:	43db      	mvns	r3, r3
 80023e6:	4013      	ands	r3, r2
 80023e8:	0019      	movs	r1, r3
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	035b      	lsls	r3, r3, #13
 80023f0:	0b5b      	lsrs	r3, r3, #13
 80023f2:	d105      	bne.n	8002400 <HAL_ADC_ConfigChannel+0x9c>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	0e9b      	lsrs	r3, r3, #26
 80023fa:	221f      	movs	r2, #31
 80023fc:	4013      	ands	r3, r2
 80023fe:	e098      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2201      	movs	r2, #1
 8002406:	4013      	ands	r3, r2
 8002408:	d000      	beq.n	800240c <HAL_ADC_ConfigChannel+0xa8>
 800240a:	e091      	b.n	8002530 <HAL_ADC_ConfigChannel+0x1cc>
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2202      	movs	r2, #2
 8002412:	4013      	ands	r3, r2
 8002414:	d000      	beq.n	8002418 <HAL_ADC_ConfigChannel+0xb4>
 8002416:	e089      	b.n	800252c <HAL_ADC_ConfigChannel+0x1c8>
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2204      	movs	r2, #4
 800241e:	4013      	ands	r3, r2
 8002420:	d000      	beq.n	8002424 <HAL_ADC_ConfigChannel+0xc0>
 8002422:	e081      	b.n	8002528 <HAL_ADC_ConfigChannel+0x1c4>
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2208      	movs	r2, #8
 800242a:	4013      	ands	r3, r2
 800242c:	d000      	beq.n	8002430 <HAL_ADC_ConfigChannel+0xcc>
 800242e:	e079      	b.n	8002524 <HAL_ADC_ConfigChannel+0x1c0>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2210      	movs	r2, #16
 8002436:	4013      	ands	r3, r2
 8002438:	d000      	beq.n	800243c <HAL_ADC_ConfigChannel+0xd8>
 800243a:	e071      	b.n	8002520 <HAL_ADC_ConfigChannel+0x1bc>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2220      	movs	r2, #32
 8002442:	4013      	ands	r3, r2
 8002444:	d000      	beq.n	8002448 <HAL_ADC_ConfigChannel+0xe4>
 8002446:	e069      	b.n	800251c <HAL_ADC_ConfigChannel+0x1b8>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2240      	movs	r2, #64	; 0x40
 800244e:	4013      	ands	r3, r2
 8002450:	d000      	beq.n	8002454 <HAL_ADC_ConfigChannel+0xf0>
 8002452:	e061      	b.n	8002518 <HAL_ADC_ConfigChannel+0x1b4>
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2280      	movs	r2, #128	; 0x80
 800245a:	4013      	ands	r3, r2
 800245c:	d000      	beq.n	8002460 <HAL_ADC_ConfigChannel+0xfc>
 800245e:	e059      	b.n	8002514 <HAL_ADC_ConfigChannel+0x1b0>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	2380      	movs	r3, #128	; 0x80
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4013      	ands	r3, r2
 800246a:	d151      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x1ac>
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4013      	ands	r3, r2
 8002476:	d149      	bne.n	800250c <HAL_ADC_ConfigChannel+0x1a8>
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4013      	ands	r3, r2
 8002482:	d141      	bne.n	8002508 <HAL_ADC_ConfigChannel+0x1a4>
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	2380      	movs	r3, #128	; 0x80
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	4013      	ands	r3, r2
 800248e:	d139      	bne.n	8002504 <HAL_ADC_ConfigChannel+0x1a0>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	015b      	lsls	r3, r3, #5
 8002498:	4013      	ands	r3, r2
 800249a:	d131      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x19c>
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	019b      	lsls	r3, r3, #6
 80024a4:	4013      	ands	r3, r2
 80024a6:	d129      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x198>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	01db      	lsls	r3, r3, #7
 80024b0:	4013      	ands	r3, r2
 80024b2:	d121      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x194>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	021b      	lsls	r3, r3, #8
 80024bc:	4013      	ands	r3, r2
 80024be:	d119      	bne.n	80024f4 <HAL_ADC_ConfigChannel+0x190>
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	025b      	lsls	r3, r3, #9
 80024c8:	4013      	ands	r3, r2
 80024ca:	d111      	bne.n	80024f0 <HAL_ADC_ConfigChannel+0x18c>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	2380      	movs	r3, #128	; 0x80
 80024d2:	029b      	lsls	r3, r3, #10
 80024d4:	4013      	ands	r3, r2
 80024d6:	d109      	bne.n	80024ec <HAL_ADC_ConfigChannel+0x188>
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	2380      	movs	r3, #128	; 0x80
 80024de:	02db      	lsls	r3, r3, #11
 80024e0:	4013      	ands	r3, r2
 80024e2:	d001      	beq.n	80024e8 <HAL_ADC_ConfigChannel+0x184>
 80024e4:	2312      	movs	r3, #18
 80024e6:	e024      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024e8:	2300      	movs	r3, #0
 80024ea:	e022      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024ec:	2311      	movs	r3, #17
 80024ee:	e020      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024f0:	2310      	movs	r3, #16
 80024f2:	e01e      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024f4:	230f      	movs	r3, #15
 80024f6:	e01c      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024f8:	230e      	movs	r3, #14
 80024fa:	e01a      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 80024fc:	230d      	movs	r3, #13
 80024fe:	e018      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002500:	230c      	movs	r3, #12
 8002502:	e016      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002504:	230b      	movs	r3, #11
 8002506:	e014      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002508:	230a      	movs	r3, #10
 800250a:	e012      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 800250c:	2309      	movs	r3, #9
 800250e:	e010      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002510:	2308      	movs	r3, #8
 8002512:	e00e      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002514:	2307      	movs	r3, #7
 8002516:	e00c      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002518:	2306      	movs	r3, #6
 800251a:	e00a      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 800251c:	2305      	movs	r3, #5
 800251e:	e008      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002520:	2304      	movs	r3, #4
 8002522:	e006      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002524:	2303      	movs	r3, #3
 8002526:	e004      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002528:	2302      	movs	r3, #2
 800252a:	e002      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <HAL_ADC_ConfigChannel+0x1ce>
 8002530:	2300      	movs	r3, #0
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	6852      	ldr	r2, [r2, #4]
 8002536:	201f      	movs	r0, #31
 8002538:	4002      	ands	r2, r0
 800253a:	4093      	lsls	r3, r2
 800253c:	000a      	movs	r2, r1
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	089b      	lsrs	r3, r3, #2
 800254a:	1c5a      	adds	r2, r3, #1
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	429a      	cmp	r2, r3
 8002552:	d808      	bhi.n	8002566 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6818      	ldr	r0, [r3, #0]
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	6859      	ldr	r1, [r3, #4]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	001a      	movs	r2, r3
 8002562:	f7ff fb99 	bl	8001c98 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6818      	ldr	r0, [r3, #0]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	6819      	ldr	r1, [r3, #0]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	001a      	movs	r2, r3
 8002574:	f7ff fbd4 	bl	8001d20 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	db00      	blt.n	8002582 <HAL_ADC_ConfigChannel+0x21e>
 8002580:	e0bc      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002582:	4b50      	ldr	r3, [pc, #320]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 8002584:	0018      	movs	r0, r3
 8002586:	f7ff fb35 	bl	8001bf4 <LL_ADC_GetCommonPathInternalCh>
 800258a:	0003      	movs	r3, r0
 800258c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a4d      	ldr	r2, [pc, #308]	; (80026c8 <HAL_ADC_ConfigChannel+0x364>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d122      	bne.n	80025de <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	2380      	movs	r3, #128	; 0x80
 800259c:	041b      	lsls	r3, r3, #16
 800259e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025a0:	d11d      	bne.n	80025de <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	2280      	movs	r2, #128	; 0x80
 80025a6:	0412      	lsls	r2, r2, #16
 80025a8:	4313      	orrs	r3, r2
 80025aa:	4a46      	ldr	r2, [pc, #280]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 80025ac:	0019      	movs	r1, r3
 80025ae:	0010      	movs	r0, r2
 80025b0:	f7ff fb0c 	bl	8001bcc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025b4:	4b45      	ldr	r3, [pc, #276]	; (80026cc <HAL_ADC_ConfigChannel+0x368>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4945      	ldr	r1, [pc, #276]	; (80026d0 <HAL_ADC_ConfigChannel+0x36c>)
 80025ba:	0018      	movs	r0, r3
 80025bc:	f7fd fda0 	bl	8000100 <__udivsi3>
 80025c0:	0003      	movs	r3, r0
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	0013      	movs	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	189b      	adds	r3, r3, r2
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025ce:	e002      	b.n	80025d6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1f9      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80025dc:	e08e      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a3c      	ldr	r2, [pc, #240]	; (80026d4 <HAL_ADC_ConfigChannel+0x370>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d10e      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80025e8:	693a      	ldr	r2, [r7, #16]
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	045b      	lsls	r3, r3, #17
 80025ee:	4013      	ands	r3, r2
 80025f0:	d109      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	2280      	movs	r2, #128	; 0x80
 80025f6:	0452      	lsls	r2, r2, #17
 80025f8:	4313      	orrs	r3, r2
 80025fa:	4a32      	ldr	r2, [pc, #200]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 80025fc:	0019      	movs	r1, r3
 80025fe:	0010      	movs	r0, r2
 8002600:	f7ff fae4 	bl	8001bcc <LL_ADC_SetCommonPathInternalCh>
 8002604:	e07a      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a33      	ldr	r2, [pc, #204]	; (80026d8 <HAL_ADC_ConfigChannel+0x374>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d000      	beq.n	8002612 <HAL_ADC_ConfigChannel+0x2ae>
 8002610:	e074      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	03db      	lsls	r3, r3, #15
 8002618:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800261a:	d000      	beq.n	800261e <HAL_ADC_ConfigChannel+0x2ba>
 800261c:	e06e      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	2280      	movs	r2, #128	; 0x80
 8002622:	03d2      	lsls	r2, r2, #15
 8002624:	4313      	orrs	r3, r2
 8002626:	4a27      	ldr	r2, [pc, #156]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 8002628:	0019      	movs	r1, r3
 800262a:	0010      	movs	r0, r2
 800262c:	f7ff face 	bl	8001bcc <LL_ADC_SetCommonPathInternalCh>
 8002630:	e064      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	691a      	ldr	r2, [r3, #16]
 8002636:	2380      	movs	r3, #128	; 0x80
 8002638:	061b      	lsls	r3, r3, #24
 800263a:	429a      	cmp	r2, r3
 800263c:	d004      	beq.n	8002648 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002642:	4a1f      	ldr	r2, [pc, #124]	; (80026c0 <HAL_ADC_ConfigChannel+0x35c>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d107      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	0019      	movs	r1, r3
 8002652:	0010      	movs	r0, r2
 8002654:	f7ff fb51 	bl	8001cfa <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2b00      	cmp	r3, #0
 800265e:	da4d      	bge.n	80026fc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002660:	4b18      	ldr	r3, [pc, #96]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 8002662:	0018      	movs	r0, r3
 8002664:	f7ff fac6 	bl	8001bf4 <LL_ADC_GetCommonPathInternalCh>
 8002668:	0003      	movs	r3, r0
 800266a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a15      	ldr	r2, [pc, #84]	; (80026c8 <HAL_ADC_ConfigChannel+0x364>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d108      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	4a18      	ldr	r2, [pc, #96]	; (80026dc <HAL_ADC_ConfigChannel+0x378>)
 800267a:	4013      	ands	r3, r2
 800267c:	4a11      	ldr	r2, [pc, #68]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 800267e:	0019      	movs	r1, r3
 8002680:	0010      	movs	r0, r2
 8002682:	f7ff faa3 	bl	8001bcc <LL_ADC_SetCommonPathInternalCh>
 8002686:	e039      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a11      	ldr	r2, [pc, #68]	; (80026d4 <HAL_ADC_ConfigChannel+0x370>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d108      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	4a12      	ldr	r2, [pc, #72]	; (80026e0 <HAL_ADC_ConfigChannel+0x37c>)
 8002696:	4013      	ands	r3, r2
 8002698:	4a0a      	ldr	r2, [pc, #40]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 800269a:	0019      	movs	r1, r3
 800269c:	0010      	movs	r0, r2
 800269e:	f7ff fa95 	bl	8001bcc <LL_ADC_SetCommonPathInternalCh>
 80026a2:	e02b      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a0b      	ldr	r2, [pc, #44]	; (80026d8 <HAL_ADC_ConfigChannel+0x374>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d126      	bne.n	80026fc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	4a0c      	ldr	r2, [pc, #48]	; (80026e4 <HAL_ADC_ConfigChannel+0x380>)
 80026b2:	4013      	ands	r3, r2
 80026b4:	4a03      	ldr	r2, [pc, #12]	; (80026c4 <HAL_ADC_ConfigChannel+0x360>)
 80026b6:	0019      	movs	r1, r3
 80026b8:	0010      	movs	r0, r2
 80026ba:	f7ff fa87 	bl	8001bcc <LL_ADC_SetCommonPathInternalCh>
 80026be:	e01d      	b.n	80026fc <HAL_ADC_ConfigChannel+0x398>
 80026c0:	80000004 	.word	0x80000004
 80026c4:	40012708 	.word	0x40012708
 80026c8:	b0001000 	.word	0xb0001000
 80026cc:	20000010 	.word	0x20000010
 80026d0:	00030d40 	.word	0x00030d40
 80026d4:	b8004000 	.word	0xb8004000
 80026d8:	b4002000 	.word	0xb4002000
 80026dc:	ff7fffff 	.word	0xff7fffff
 80026e0:	feffffff 	.word	0xfeffffff
 80026e4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ec:	2220      	movs	r2, #32
 80026ee:	431a      	orrs	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80026f4:	2317      	movs	r3, #23
 80026f6:	18fb      	adds	r3, r7, r3
 80026f8:	2201      	movs	r2, #1
 80026fa:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2254      	movs	r2, #84	; 0x54
 8002700:	2100      	movs	r1, #0
 8002702:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002704:	2317      	movs	r3, #23
 8002706:	18fb      	adds	r3, r7, r3
 8002708:	781b      	ldrb	r3, [r3, #0]
}
 800270a:	0018      	movs	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	b006      	add	sp, #24
 8002710:	bd80      	pop	{r7, pc}
 8002712:	46c0      	nop			; (mov r8, r8)

08002714 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800271c:	2300      	movs	r3, #0
 800271e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff fb51 	bl	8001dcc <LL_ADC_IsEnabled>
 800272a:	1e03      	subs	r3, r0, #0
 800272c:	d000      	beq.n	8002730 <ADC_Enable+0x1c>
 800272e:	e069      	b.n	8002804 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	4a36      	ldr	r2, [pc, #216]	; (8002810 <ADC_Enable+0xfc>)
 8002738:	4013      	ands	r3, r2
 800273a:	d00d      	beq.n	8002758 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002740:	2210      	movs	r2, #16
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274c:	2201      	movs	r2, #1
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e056      	b.n	8002806 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	0018      	movs	r0, r3
 800275e:	f7ff fb23 	bl	8001da8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8002762:	4b2c      	ldr	r3, [pc, #176]	; (8002814 <ADC_Enable+0x100>)
 8002764:	0018      	movs	r0, r3
 8002766:	f7ff fa45 	bl	8001bf4 <LL_ADC_GetCommonPathInternalCh>
 800276a:	0002      	movs	r2, r0
 800276c:	2380      	movs	r3, #128	; 0x80
 800276e:	041b      	lsls	r3, r3, #16
 8002770:	4013      	ands	r3, r2
 8002772:	d00f      	beq.n	8002794 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002774:	4b28      	ldr	r3, [pc, #160]	; (8002818 <ADC_Enable+0x104>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4928      	ldr	r1, [pc, #160]	; (800281c <ADC_Enable+0x108>)
 800277a:	0018      	movs	r0, r3
 800277c:	f7fd fcc0 	bl	8000100 <__udivsi3>
 8002780:	0003      	movs	r3, r0
 8002782:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8002784:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002786:	e002      	b.n	800278e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	3b01      	subs	r3, #1
 800278c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1f9      	bne.n	8002788 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	7e5b      	ldrb	r3, [r3, #25]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d033      	beq.n	8002804 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800279c:	f7ff f9e8 	bl	8001b70 <HAL_GetTick>
 80027a0:	0003      	movs	r3, r0
 80027a2:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027a4:	e027      	b.n	80027f6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	0018      	movs	r0, r3
 80027ac:	f7ff fb0e 	bl	8001dcc <LL_ADC_IsEnabled>
 80027b0:	1e03      	subs	r3, r0, #0
 80027b2:	d104      	bne.n	80027be <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	0018      	movs	r0, r3
 80027ba:	f7ff faf5 	bl	8001da8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027be:	f7ff f9d7 	bl	8001b70 <HAL_GetTick>
 80027c2:	0002      	movs	r2, r0
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d914      	bls.n	80027f6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2201      	movs	r2, #1
 80027d4:	4013      	ands	r3, r2
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d00d      	beq.n	80027f6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027de:	2210      	movs	r2, #16
 80027e0:	431a      	orrs	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ea:	2201      	movs	r2, #1
 80027ec:	431a      	orrs	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e007      	b.n	8002806 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	2201      	movs	r2, #1
 80027fe:	4013      	ands	r3, r2
 8002800:	2b01      	cmp	r3, #1
 8002802:	d1d0      	bne.n	80027a6 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	0018      	movs	r0, r3
 8002808:	46bd      	mov	sp, r7
 800280a:	b004      	add	sp, #16
 800280c:	bd80      	pop	{r7, pc}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	80000017 	.word	0x80000017
 8002814:	40012708 	.word	0x40012708
 8002818:	20000010 	.word	0x20000010
 800281c:	00030d40 	.word	0x00030d40

08002820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002820:	b590      	push	{r4, r7, lr}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	0002      	movs	r2, r0
 8002828:	6039      	str	r1, [r7, #0]
 800282a:	1dfb      	adds	r3, r7, #7
 800282c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800282e:	1dfb      	adds	r3, r7, #7
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b7f      	cmp	r3, #127	; 0x7f
 8002834:	d828      	bhi.n	8002888 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002836:	4a2f      	ldr	r2, [pc, #188]	; (80028f4 <__NVIC_SetPriority+0xd4>)
 8002838:	1dfb      	adds	r3, r7, #7
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	b25b      	sxtb	r3, r3
 800283e:	089b      	lsrs	r3, r3, #2
 8002840:	33c0      	adds	r3, #192	; 0xc0
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	589b      	ldr	r3, [r3, r2]
 8002846:	1dfa      	adds	r2, r7, #7
 8002848:	7812      	ldrb	r2, [r2, #0]
 800284a:	0011      	movs	r1, r2
 800284c:	2203      	movs	r2, #3
 800284e:	400a      	ands	r2, r1
 8002850:	00d2      	lsls	r2, r2, #3
 8002852:	21ff      	movs	r1, #255	; 0xff
 8002854:	4091      	lsls	r1, r2
 8002856:	000a      	movs	r2, r1
 8002858:	43d2      	mvns	r2, r2
 800285a:	401a      	ands	r2, r3
 800285c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	019b      	lsls	r3, r3, #6
 8002862:	22ff      	movs	r2, #255	; 0xff
 8002864:	401a      	ands	r2, r3
 8002866:	1dfb      	adds	r3, r7, #7
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	0018      	movs	r0, r3
 800286c:	2303      	movs	r3, #3
 800286e:	4003      	ands	r3, r0
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002874:	481f      	ldr	r0, [pc, #124]	; (80028f4 <__NVIC_SetPriority+0xd4>)
 8002876:	1dfb      	adds	r3, r7, #7
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	b25b      	sxtb	r3, r3
 800287c:	089b      	lsrs	r3, r3, #2
 800287e:	430a      	orrs	r2, r1
 8002880:	33c0      	adds	r3, #192	; 0xc0
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002886:	e031      	b.n	80028ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002888:	4a1b      	ldr	r2, [pc, #108]	; (80028f8 <__NVIC_SetPriority+0xd8>)
 800288a:	1dfb      	adds	r3, r7, #7
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	0019      	movs	r1, r3
 8002890:	230f      	movs	r3, #15
 8002892:	400b      	ands	r3, r1
 8002894:	3b08      	subs	r3, #8
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	3306      	adds	r3, #6
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	18d3      	adds	r3, r2, r3
 800289e:	3304      	adds	r3, #4
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	1dfa      	adds	r2, r7, #7
 80028a4:	7812      	ldrb	r2, [r2, #0]
 80028a6:	0011      	movs	r1, r2
 80028a8:	2203      	movs	r2, #3
 80028aa:	400a      	ands	r2, r1
 80028ac:	00d2      	lsls	r2, r2, #3
 80028ae:	21ff      	movs	r1, #255	; 0xff
 80028b0:	4091      	lsls	r1, r2
 80028b2:	000a      	movs	r2, r1
 80028b4:	43d2      	mvns	r2, r2
 80028b6:	401a      	ands	r2, r3
 80028b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	019b      	lsls	r3, r3, #6
 80028be:	22ff      	movs	r2, #255	; 0xff
 80028c0:	401a      	ands	r2, r3
 80028c2:	1dfb      	adds	r3, r7, #7
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	0018      	movs	r0, r3
 80028c8:	2303      	movs	r3, #3
 80028ca:	4003      	ands	r3, r0
 80028cc:	00db      	lsls	r3, r3, #3
 80028ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028d0:	4809      	ldr	r0, [pc, #36]	; (80028f8 <__NVIC_SetPriority+0xd8>)
 80028d2:	1dfb      	adds	r3, r7, #7
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	001c      	movs	r4, r3
 80028d8:	230f      	movs	r3, #15
 80028da:	4023      	ands	r3, r4
 80028dc:	3b08      	subs	r3, #8
 80028de:	089b      	lsrs	r3, r3, #2
 80028e0:	430a      	orrs	r2, r1
 80028e2:	3306      	adds	r3, #6
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	18c3      	adds	r3, r0, r3
 80028e8:	3304      	adds	r3, #4
 80028ea:	601a      	str	r2, [r3, #0]
}
 80028ec:	46c0      	nop			; (mov r8, r8)
 80028ee:	46bd      	mov	sp, r7
 80028f0:	b003      	add	sp, #12
 80028f2:	bd90      	pop	{r4, r7, pc}
 80028f4:	e000e100 	.word	0xe000e100
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	1e5a      	subs	r2, r3, #1
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	045b      	lsls	r3, r3, #17
 800290c:	429a      	cmp	r2, r3
 800290e:	d301      	bcc.n	8002914 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002910:	2301      	movs	r3, #1
 8002912:	e010      	b.n	8002936 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002914:	4b0a      	ldr	r3, [pc, #40]	; (8002940 <SysTick_Config+0x44>)
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	3a01      	subs	r2, #1
 800291a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800291c:	2301      	movs	r3, #1
 800291e:	425b      	negs	r3, r3
 8002920:	2103      	movs	r1, #3
 8002922:	0018      	movs	r0, r3
 8002924:	f7ff ff7c 	bl	8002820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002928:	4b05      	ldr	r3, [pc, #20]	; (8002940 <SysTick_Config+0x44>)
 800292a:	2200      	movs	r2, #0
 800292c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800292e:	4b04      	ldr	r3, [pc, #16]	; (8002940 <SysTick_Config+0x44>)
 8002930:	2207      	movs	r2, #7
 8002932:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002934:	2300      	movs	r3, #0
}
 8002936:	0018      	movs	r0, r3
 8002938:	46bd      	mov	sp, r7
 800293a:	b002      	add	sp, #8
 800293c:	bd80      	pop	{r7, pc}
 800293e:	46c0      	nop			; (mov r8, r8)
 8002940:	e000e010 	.word	0xe000e010

08002944 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
 800294e:	210f      	movs	r1, #15
 8002950:	187b      	adds	r3, r7, r1
 8002952:	1c02      	adds	r2, r0, #0
 8002954:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	187b      	adds	r3, r7, r1
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	b25b      	sxtb	r3, r3
 800295e:	0011      	movs	r1, r2
 8002960:	0018      	movs	r0, r3
 8002962:	f7ff ff5d 	bl	8002820 <__NVIC_SetPriority>
}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	46bd      	mov	sp, r7
 800296a:	b004      	add	sp, #16
 800296c:	bd80      	pop	{r7, pc}

0800296e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b082      	sub	sp, #8
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	0018      	movs	r0, r3
 800297a:	f7ff ffbf 	bl	80028fc <SysTick_Config>
 800297e:	0003      	movs	r3, r0
}
 8002980:	0018      	movs	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	b002      	add	sp, #8
 8002986:	bd80      	pop	{r7, pc}

08002988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002996:	e147      	b.n	8002c28 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2101      	movs	r1, #1
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	4091      	lsls	r1, r2
 80029a2:	000a      	movs	r2, r1
 80029a4:	4013      	ands	r3, r2
 80029a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d100      	bne.n	80029b0 <HAL_GPIO_Init+0x28>
 80029ae:	e138      	b.n	8002c22 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	2203      	movs	r2, #3
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d005      	beq.n	80029c8 <HAL_GPIO_Init+0x40>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	2203      	movs	r2, #3
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d130      	bne.n	8002a2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	2203      	movs	r2, #3
 80029d4:	409a      	lsls	r2, r3
 80029d6:	0013      	movs	r3, r2
 80029d8:	43da      	mvns	r2, r3
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	4013      	ands	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68da      	ldr	r2, [r3, #12]
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	409a      	lsls	r2, r3
 80029ea:	0013      	movs	r3, r2
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029fe:	2201      	movs	r2, #1
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	409a      	lsls	r2, r3
 8002a04:	0013      	movs	r3, r2
 8002a06:	43da      	mvns	r2, r3
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	091b      	lsrs	r3, r3, #4
 8002a14:	2201      	movs	r2, #1
 8002a16:	401a      	ands	r2, r3
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	409a      	lsls	r2, r3
 8002a1c:	0013      	movs	r3, r2
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2203      	movs	r2, #3
 8002a30:	4013      	ands	r3, r2
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d017      	beq.n	8002a66 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	2203      	movs	r2, #3
 8002a42:	409a      	lsls	r2, r3
 8002a44:	0013      	movs	r3, r2
 8002a46:	43da      	mvns	r2, r3
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	409a      	lsls	r2, r3
 8002a58:	0013      	movs	r3, r2
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d123      	bne.n	8002aba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	08da      	lsrs	r2, r3, #3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3208      	adds	r2, #8
 8002a7a:	0092      	lsls	r2, r2, #2
 8002a7c:	58d3      	ldr	r3, [r2, r3]
 8002a7e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	2207      	movs	r2, #7
 8002a84:	4013      	ands	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	220f      	movs	r2, #15
 8002a8a:	409a      	lsls	r2, r3
 8002a8c:	0013      	movs	r3, r2
 8002a8e:	43da      	mvns	r2, r3
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	4013      	ands	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	691a      	ldr	r2, [r3, #16]
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2107      	movs	r1, #7
 8002a9e:	400b      	ands	r3, r1
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	0013      	movs	r3, r2
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	08da      	lsrs	r2, r3, #3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	3208      	adds	r2, #8
 8002ab4:	0092      	lsls	r2, r2, #2
 8002ab6:	6939      	ldr	r1, [r7, #16]
 8002ab8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	409a      	lsls	r2, r3
 8002ac8:	0013      	movs	r3, r2
 8002aca:	43da      	mvns	r2, r3
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	4013      	ands	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2203      	movs	r2, #3
 8002ad8:	401a      	ands	r2, r3
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	005b      	lsls	r3, r3, #1
 8002ade:	409a      	lsls	r2, r3
 8002ae0:	0013      	movs	r3, r2
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685a      	ldr	r2, [r3, #4]
 8002af2:	23c0      	movs	r3, #192	; 0xc0
 8002af4:	029b      	lsls	r3, r3, #10
 8002af6:	4013      	ands	r3, r2
 8002af8:	d100      	bne.n	8002afc <HAL_GPIO_Init+0x174>
 8002afa:	e092      	b.n	8002c22 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002afc:	4a50      	ldr	r2, [pc, #320]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	089b      	lsrs	r3, r3, #2
 8002b02:	3318      	adds	r3, #24
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	589b      	ldr	r3, [r3, r2]
 8002b08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	2203      	movs	r2, #3
 8002b0e:	4013      	ands	r3, r2
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	220f      	movs	r2, #15
 8002b14:	409a      	lsls	r2, r3
 8002b16:	0013      	movs	r3, r2
 8002b18:	43da      	mvns	r2, r3
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	23a0      	movs	r3, #160	; 0xa0
 8002b24:	05db      	lsls	r3, r3, #23
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d013      	beq.n	8002b52 <HAL_GPIO_Init+0x1ca>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a45      	ldr	r2, [pc, #276]	; (8002c44 <HAL_GPIO_Init+0x2bc>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d00d      	beq.n	8002b4e <HAL_GPIO_Init+0x1c6>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a44      	ldr	r2, [pc, #272]	; (8002c48 <HAL_GPIO_Init+0x2c0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d007      	beq.n	8002b4a <HAL_GPIO_Init+0x1c2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a43      	ldr	r2, [pc, #268]	; (8002c4c <HAL_GPIO_Init+0x2c4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d101      	bne.n	8002b46 <HAL_GPIO_Init+0x1be>
 8002b42:	2303      	movs	r3, #3
 8002b44:	e006      	b.n	8002b54 <HAL_GPIO_Init+0x1cc>
 8002b46:	2305      	movs	r3, #5
 8002b48:	e004      	b.n	8002b54 <HAL_GPIO_Init+0x1cc>
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e002      	b.n	8002b54 <HAL_GPIO_Init+0x1cc>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_GPIO_Init+0x1cc>
 8002b52:	2300      	movs	r3, #0
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	2103      	movs	r1, #3
 8002b58:	400a      	ands	r2, r1
 8002b5a:	00d2      	lsls	r2, r2, #3
 8002b5c:	4093      	lsls	r3, r2
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002b64:	4936      	ldr	r1, [pc, #216]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	089b      	lsrs	r3, r3, #2
 8002b6a:	3318      	adds	r3, #24
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b72:	4b33      	ldr	r3, [pc, #204]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	43da      	mvns	r2, r3
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	2380      	movs	r3, #128	; 0x80
 8002b88:	035b      	lsls	r3, r3, #13
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d003      	beq.n	8002b96 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b96:	4b2a      	ldr	r3, [pc, #168]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002b9c:	4b28      	ldr	r3, [pc, #160]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	43da      	mvns	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	2380      	movs	r3, #128	; 0x80
 8002bb2:	039b      	lsls	r3, r3, #14
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	d003      	beq.n	8002bc0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002bc0:	4b1f      	ldr	r3, [pc, #124]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002bc6:	4a1e      	ldr	r2, [pc, #120]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002bc8:	2384      	movs	r3, #132	; 0x84
 8002bca:	58d3      	ldr	r3, [r2, r3]
 8002bcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	43da      	mvns	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	2380      	movs	r3, #128	; 0x80
 8002bde:	029b      	lsls	r3, r3, #10
 8002be0:	4013      	ands	r3, r2
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002bec:	4914      	ldr	r1, [pc, #80]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002bee:	2284      	movs	r2, #132	; 0x84
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002bf4:	4a12      	ldr	r2, [pc, #72]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002bf6:	2380      	movs	r3, #128	; 0x80
 8002bf8:	58d3      	ldr	r3, [r2, r3]
 8002bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	43da      	mvns	r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4013      	ands	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	025b      	lsls	r3, r3, #9
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d003      	beq.n	8002c1a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002c12:	693a      	ldr	r2, [r7, #16]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c1a:	4909      	ldr	r1, [pc, #36]	; (8002c40 <HAL_GPIO_Init+0x2b8>)
 8002c1c:	2280      	movs	r2, #128	; 0x80
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	3301      	adds	r3, #1
 8002c26:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	40da      	lsrs	r2, r3
 8002c30:	1e13      	subs	r3, r2, #0
 8002c32:	d000      	beq.n	8002c36 <HAL_GPIO_Init+0x2ae>
 8002c34:	e6b0      	b.n	8002998 <HAL_GPIO_Init+0x10>
  }
}
 8002c36:	46c0      	nop			; (mov r8, r8)
 8002c38:	46c0      	nop			; (mov r8, r8)
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	b006      	add	sp, #24
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40021800 	.word	0x40021800
 8002c44:	50000400 	.word	0x50000400
 8002c48:	50000800 	.word	0x50000800
 8002c4c:	50000c00 	.word	0x50000c00

08002c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	0008      	movs	r0, r1
 8002c5a:	0011      	movs	r1, r2
 8002c5c:	1cbb      	adds	r3, r7, #2
 8002c5e:	1c02      	adds	r2, r0, #0
 8002c60:	801a      	strh	r2, [r3, #0]
 8002c62:	1c7b      	adds	r3, r7, #1
 8002c64:	1c0a      	adds	r2, r1, #0
 8002c66:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c68:	1c7b      	adds	r3, r7, #1
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d004      	beq.n	8002c7a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c70:	1cbb      	adds	r3, r7, #2
 8002c72:	881a      	ldrh	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c78:	e003      	b.n	8002c82 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c7a:	1cbb      	adds	r3, r7, #2
 8002c7c:	881a      	ldrh	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c82:	46c0      	nop			; (mov r8, r8)
 8002c84:	46bd      	mov	sp, r7
 8002c86:	b002      	add	sp, #8
 8002c88:	bd80      	pop	{r7, pc}
	...

08002c8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002c94:	4b19      	ldr	r3, [pc, #100]	; (8002cfc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a19      	ldr	r2, [pc, #100]	; (8002d00 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	0019      	movs	r1, r3
 8002c9e:	4b17      	ldr	r3, [pc, #92]	; (8002cfc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	2380      	movs	r3, #128	; 0x80
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d11f      	bne.n	8002cf0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002cb0:	4b14      	ldr	r3, [pc, #80]	; (8002d04 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	0013      	movs	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	189b      	adds	r3, r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	4912      	ldr	r1, [pc, #72]	; (8002d08 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f7fd fa1e 	bl	8000100 <__udivsi3>
 8002cc4:	0003      	movs	r3, r0
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002cca:	e008      	b.n	8002cde <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	e001      	b.n	8002cde <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e009      	b.n	8002cf2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002cde:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002ce0:	695a      	ldr	r2, [r3, #20]
 8002ce2:	2380      	movs	r3, #128	; 0x80
 8002ce4:	00db      	lsls	r3, r3, #3
 8002ce6:	401a      	ands	r2, r3
 8002ce8:	2380      	movs	r3, #128	; 0x80
 8002cea:	00db      	lsls	r3, r3, #3
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d0ed      	beq.n	8002ccc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002cf0:	2300      	movs	r3, #0
}
 8002cf2:	0018      	movs	r0, r3
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	b004      	add	sp, #16
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	46c0      	nop			; (mov r8, r8)
 8002cfc:	40007000 	.word	0x40007000
 8002d00:	fffff9ff 	.word	0xfffff9ff
 8002d04:	20000010 	.word	0x20000010
 8002d08:	000f4240 	.word	0x000f4240

08002d0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e2f3      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2201      	movs	r2, #1
 8002d24:	4013      	ands	r3, r2
 8002d26:	d100      	bne.n	8002d2a <HAL_RCC_OscConfig+0x1e>
 8002d28:	e07c      	b.n	8002e24 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d2a:	4bc3      	ldr	r3, [pc, #780]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2238      	movs	r2, #56	; 0x38
 8002d30:	4013      	ands	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d34:	4bc0      	ldr	r3, [pc, #768]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	2203      	movs	r2, #3
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	2b10      	cmp	r3, #16
 8002d42:	d102      	bne.n	8002d4a <HAL_RCC_OscConfig+0x3e>
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2b03      	cmp	r3, #3
 8002d48:	d002      	beq.n	8002d50 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d10b      	bne.n	8002d68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d50:	4bb9      	ldr	r3, [pc, #740]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	2380      	movs	r3, #128	; 0x80
 8002d56:	029b      	lsls	r3, r3, #10
 8002d58:	4013      	ands	r3, r2
 8002d5a:	d062      	beq.n	8002e22 <HAL_RCC_OscConfig+0x116>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d15e      	bne.n	8002e22 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e2ce      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	2380      	movs	r3, #128	; 0x80
 8002d6e:	025b      	lsls	r3, r3, #9
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d107      	bne.n	8002d84 <HAL_RCC_OscConfig+0x78>
 8002d74:	4bb0      	ldr	r3, [pc, #704]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4baf      	ldr	r3, [pc, #700]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002d7a:	2180      	movs	r1, #128	; 0x80
 8002d7c:	0249      	lsls	r1, r1, #9
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	e020      	b.n	8002dc6 <HAL_RCC_OscConfig+0xba>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	23a0      	movs	r3, #160	; 0xa0
 8002d8a:	02db      	lsls	r3, r3, #11
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d10e      	bne.n	8002dae <HAL_RCC_OscConfig+0xa2>
 8002d90:	4ba9      	ldr	r3, [pc, #676]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	4ba8      	ldr	r3, [pc, #672]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002d96:	2180      	movs	r1, #128	; 0x80
 8002d98:	02c9      	lsls	r1, r1, #11
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	4ba6      	ldr	r3, [pc, #664]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	4ba5      	ldr	r3, [pc, #660]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002da4:	2180      	movs	r1, #128	; 0x80
 8002da6:	0249      	lsls	r1, r1, #9
 8002da8:	430a      	orrs	r2, r1
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	e00b      	b.n	8002dc6 <HAL_RCC_OscConfig+0xba>
 8002dae:	4ba2      	ldr	r3, [pc, #648]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	4ba1      	ldr	r3, [pc, #644]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002db4:	49a1      	ldr	r1, [pc, #644]	; (800303c <HAL_RCC_OscConfig+0x330>)
 8002db6:	400a      	ands	r2, r1
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	4b9f      	ldr	r3, [pc, #636]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	4b9e      	ldr	r3, [pc, #632]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002dc0:	499f      	ldr	r1, [pc, #636]	; (8003040 <HAL_RCC_OscConfig+0x334>)
 8002dc2:	400a      	ands	r2, r1
 8002dc4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d014      	beq.n	8002df8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dce:	f7fe fecf 	bl	8001b70 <HAL_GetTick>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd8:	f7fe feca 	bl	8001b70 <HAL_GetTick>
 8002ddc:	0002      	movs	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b64      	cmp	r3, #100	; 0x64
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e28d      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dea:	4b93      	ldr	r3, [pc, #588]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	2380      	movs	r3, #128	; 0x80
 8002df0:	029b      	lsls	r3, r3, #10
 8002df2:	4013      	ands	r3, r2
 8002df4:	d0f0      	beq.n	8002dd8 <HAL_RCC_OscConfig+0xcc>
 8002df6:	e015      	b.n	8002e24 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7fe feba 	bl	8001b70 <HAL_GetTick>
 8002dfc:	0003      	movs	r3, r0
 8002dfe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e00:	e008      	b.n	8002e14 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e02:	f7fe feb5 	bl	8001b70 <HAL_GetTick>
 8002e06:	0002      	movs	r2, r0
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b64      	cmp	r3, #100	; 0x64
 8002e0e:	d901      	bls.n	8002e14 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e278      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e14:	4b88      	ldr	r3, [pc, #544]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	029b      	lsls	r3, r3, #10
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d1f0      	bne.n	8002e02 <HAL_RCC_OscConfig+0xf6>
 8002e20:	e000      	b.n	8002e24 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e22:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2202      	movs	r2, #2
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	d100      	bne.n	8002e30 <HAL_RCC_OscConfig+0x124>
 8002e2e:	e099      	b.n	8002f64 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e30:	4b81      	ldr	r3, [pc, #516]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	2238      	movs	r2, #56	; 0x38
 8002e36:	4013      	ands	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e3a:	4b7f      	ldr	r3, [pc, #508]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	2203      	movs	r2, #3
 8002e40:	4013      	ands	r3, r2
 8002e42:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2b10      	cmp	r3, #16
 8002e48:	d102      	bne.n	8002e50 <HAL_RCC_OscConfig+0x144>
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d002      	beq.n	8002e56 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d135      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e56:	4b78      	ldr	r3, [pc, #480]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	2380      	movs	r3, #128	; 0x80
 8002e5c:	00db      	lsls	r3, r3, #3
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d005      	beq.n	8002e6e <HAL_RCC_OscConfig+0x162>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e24b      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e6e:	4b72      	ldr	r3, [pc, #456]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	4a74      	ldr	r2, [pc, #464]	; (8003044 <HAL_RCC_OscConfig+0x338>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	0019      	movs	r1, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	021a      	lsls	r2, r3, #8
 8002e7e:	4b6e      	ldr	r3, [pc, #440]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e80:	430a      	orrs	r2, r1
 8002e82:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d112      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e8a:	4b6b      	ldr	r3, [pc, #428]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a6e      	ldr	r2, [pc, #440]	; (8003048 <HAL_RCC_OscConfig+0x33c>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	691a      	ldr	r2, [r3, #16]
 8002e98:	4b67      	ldr	r3, [pc, #412]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e9e:	4b66      	ldr	r3, [pc, #408]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	0adb      	lsrs	r3, r3, #11
 8002ea4:	2207      	movs	r2, #7
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	4a68      	ldr	r2, [pc, #416]	; (800304c <HAL_RCC_OscConfig+0x340>)
 8002eaa:	40da      	lsrs	r2, r3
 8002eac:	4b68      	ldr	r3, [pc, #416]	; (8003050 <HAL_RCC_OscConfig+0x344>)
 8002eae:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002eb0:	4b68      	ldr	r3, [pc, #416]	; (8003054 <HAL_RCC_OscConfig+0x348>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f7fe fdff 	bl	8001ab8 <HAL_InitTick>
 8002eba:	1e03      	subs	r3, r0, #0
 8002ebc:	d051      	beq.n	8002f62 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e221      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d030      	beq.n	8002f2c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002eca:	4b5b      	ldr	r3, [pc, #364]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a5e      	ldr	r2, [pc, #376]	; (8003048 <HAL_RCC_OscConfig+0x33c>)
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	0019      	movs	r1, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691a      	ldr	r2, [r3, #16]
 8002ed8:	4b57      	ldr	r3, [pc, #348]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002eda:	430a      	orrs	r2, r1
 8002edc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002ede:	4b56      	ldr	r3, [pc, #344]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	4b55      	ldr	r3, [pc, #340]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002ee4:	2180      	movs	r1, #128	; 0x80
 8002ee6:	0049      	lsls	r1, r1, #1
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eec:	f7fe fe40 	bl	8001b70 <HAL_GetTick>
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef6:	f7fe fe3b 	bl	8001b70 <HAL_GetTick>
 8002efa:	0002      	movs	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e1fe      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f08:	4b4b      	ldr	r3, [pc, #300]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	2380      	movs	r3, #128	; 0x80
 8002f0e:	00db      	lsls	r3, r3, #3
 8002f10:	4013      	ands	r3, r2
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f14:	4b48      	ldr	r3, [pc, #288]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	4a4a      	ldr	r2, [pc, #296]	; (8003044 <HAL_RCC_OscConfig+0x338>)
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	0019      	movs	r1, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	695b      	ldr	r3, [r3, #20]
 8002f22:	021a      	lsls	r2, r3, #8
 8002f24:	4b44      	ldr	r3, [pc, #272]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f26:	430a      	orrs	r2, r1
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	e01b      	b.n	8002f64 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002f2c:	4b42      	ldr	r3, [pc, #264]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	4b41      	ldr	r3, [pc, #260]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f32:	4949      	ldr	r1, [pc, #292]	; (8003058 <HAL_RCC_OscConfig+0x34c>)
 8002f34:	400a      	ands	r2, r1
 8002f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f38:	f7fe fe1a 	bl	8001b70 <HAL_GetTick>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f42:	f7fe fe15 	bl	8001b70 <HAL_GetTick>
 8002f46:	0002      	movs	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e1d8      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f54:	4b38      	ldr	r3, [pc, #224]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	2380      	movs	r3, #128	; 0x80
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d1f0      	bne.n	8002f42 <HAL_RCC_OscConfig+0x236>
 8002f60:	e000      	b.n	8002f64 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f62:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2208      	movs	r2, #8
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d047      	beq.n	8002ffe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002f6e:	4b32      	ldr	r3, [pc, #200]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	2238      	movs	r2, #56	; 0x38
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b18      	cmp	r3, #24
 8002f78:	d10a      	bne.n	8002f90 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002f7a:	4b2f      	ldr	r3, [pc, #188]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f7e:	2202      	movs	r2, #2
 8002f80:	4013      	ands	r3, r2
 8002f82:	d03c      	beq.n	8002ffe <HAL_RCC_OscConfig+0x2f2>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d138      	bne.n	8002ffe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e1ba      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d019      	beq.n	8002fcc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002f98:	4b27      	ldr	r3, [pc, #156]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002f9c:	4b26      	ldr	r3, [pc, #152]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa4:	f7fe fde4 	bl	8001b70 <HAL_GetTick>
 8002fa8:	0003      	movs	r3, r0
 8002faa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fae:	f7fe fddf 	bl	8001b70 <HAL_GetTick>
 8002fb2:	0002      	movs	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e1a2      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fc0:	4b1d      	ldr	r3, [pc, #116]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d0f1      	beq.n	8002fae <HAL_RCC_OscConfig+0x2a2>
 8002fca:	e018      	b.n	8002ffe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002fce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002fd0:	4b19      	ldr	r3, [pc, #100]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	438a      	bics	r2, r1
 8002fd6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd8:	f7fe fdca 	bl	8001b70 <HAL_GetTick>
 8002fdc:	0003      	movs	r3, r0
 8002fde:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe2:	f7fe fdc5 	bl	8001b70 <HAL_GetTick>
 8002fe6:	0002      	movs	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e188      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ff4:	4b10      	ldr	r3, [pc, #64]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8002ff6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	d1f1      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2204      	movs	r2, #4
 8003004:	4013      	ands	r3, r2
 8003006:	d100      	bne.n	800300a <HAL_RCC_OscConfig+0x2fe>
 8003008:	e0c6      	b.n	8003198 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800300a:	231f      	movs	r3, #31
 800300c:	18fb      	adds	r3, r7, r3
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003012:	4b09      	ldr	r3, [pc, #36]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	2238      	movs	r2, #56	; 0x38
 8003018:	4013      	ands	r3, r2
 800301a:	2b20      	cmp	r3, #32
 800301c:	d11e      	bne.n	800305c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800301e:	4b06      	ldr	r3, [pc, #24]	; (8003038 <HAL_RCC_OscConfig+0x32c>)
 8003020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003022:	2202      	movs	r2, #2
 8003024:	4013      	ands	r3, r2
 8003026:	d100      	bne.n	800302a <HAL_RCC_OscConfig+0x31e>
 8003028:	e0b6      	b.n	8003198 <HAL_RCC_OscConfig+0x48c>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d000      	beq.n	8003034 <HAL_RCC_OscConfig+0x328>
 8003032:	e0b1      	b.n	8003198 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e166      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
 8003038:	40021000 	.word	0x40021000
 800303c:	fffeffff 	.word	0xfffeffff
 8003040:	fffbffff 	.word	0xfffbffff
 8003044:	ffff80ff 	.word	0xffff80ff
 8003048:	ffffc7ff 	.word	0xffffc7ff
 800304c:	00f42400 	.word	0x00f42400
 8003050:	20000010 	.word	0x20000010
 8003054:	20000014 	.word	0x20000014
 8003058:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800305c:	4bac      	ldr	r3, [pc, #688]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800305e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	055b      	lsls	r3, r3, #21
 8003064:	4013      	ands	r3, r2
 8003066:	d101      	bne.n	800306c <HAL_RCC_OscConfig+0x360>
 8003068:	2301      	movs	r3, #1
 800306a:	e000      	b.n	800306e <HAL_RCC_OscConfig+0x362>
 800306c:	2300      	movs	r3, #0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d011      	beq.n	8003096 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003072:	4ba7      	ldr	r3, [pc, #668]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003074:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003076:	4ba6      	ldr	r3, [pc, #664]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003078:	2180      	movs	r1, #128	; 0x80
 800307a:	0549      	lsls	r1, r1, #21
 800307c:	430a      	orrs	r2, r1
 800307e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003080:	4ba3      	ldr	r3, [pc, #652]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003082:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003084:	2380      	movs	r3, #128	; 0x80
 8003086:	055b      	lsls	r3, r3, #21
 8003088:	4013      	ands	r3, r2
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800308e:	231f      	movs	r3, #31
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	2201      	movs	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003096:	4b9f      	ldr	r3, [pc, #636]	; (8003314 <HAL_RCC_OscConfig+0x608>)
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	2380      	movs	r3, #128	; 0x80
 800309c:	005b      	lsls	r3, r3, #1
 800309e:	4013      	ands	r3, r2
 80030a0:	d11a      	bne.n	80030d8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030a2:	4b9c      	ldr	r3, [pc, #624]	; (8003314 <HAL_RCC_OscConfig+0x608>)
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	4b9b      	ldr	r3, [pc, #620]	; (8003314 <HAL_RCC_OscConfig+0x608>)
 80030a8:	2180      	movs	r1, #128	; 0x80
 80030aa:	0049      	lsls	r1, r1, #1
 80030ac:	430a      	orrs	r2, r1
 80030ae:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80030b0:	f7fe fd5e 	bl	8001b70 <HAL_GetTick>
 80030b4:	0003      	movs	r3, r0
 80030b6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030b8:	e008      	b.n	80030cc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ba:	f7fe fd59 	bl	8001b70 <HAL_GetTick>
 80030be:	0002      	movs	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e11c      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030cc:	4b91      	ldr	r3, [pc, #580]	; (8003314 <HAL_RCC_OscConfig+0x608>)
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	2380      	movs	r3, #128	; 0x80
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4013      	ands	r3, r2
 80030d6:	d0f0      	beq.n	80030ba <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d106      	bne.n	80030ee <HAL_RCC_OscConfig+0x3e2>
 80030e0:	4b8b      	ldr	r3, [pc, #556]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80030e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030e4:	4b8a      	ldr	r3, [pc, #552]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80030e6:	2101      	movs	r1, #1
 80030e8:	430a      	orrs	r2, r1
 80030ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80030ec:	e01c      	b.n	8003128 <HAL_RCC_OscConfig+0x41c>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	2b05      	cmp	r3, #5
 80030f4:	d10c      	bne.n	8003110 <HAL_RCC_OscConfig+0x404>
 80030f6:	4b86      	ldr	r3, [pc, #536]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80030f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030fa:	4b85      	ldr	r3, [pc, #532]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80030fc:	2104      	movs	r1, #4
 80030fe:	430a      	orrs	r2, r1
 8003100:	65da      	str	r2, [r3, #92]	; 0x5c
 8003102:	4b83      	ldr	r3, [pc, #524]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003104:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003106:	4b82      	ldr	r3, [pc, #520]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003108:	2101      	movs	r1, #1
 800310a:	430a      	orrs	r2, r1
 800310c:	65da      	str	r2, [r3, #92]	; 0x5c
 800310e:	e00b      	b.n	8003128 <HAL_RCC_OscConfig+0x41c>
 8003110:	4b7f      	ldr	r3, [pc, #508]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003112:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003114:	4b7e      	ldr	r3, [pc, #504]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003116:	2101      	movs	r1, #1
 8003118:	438a      	bics	r2, r1
 800311a:	65da      	str	r2, [r3, #92]	; 0x5c
 800311c:	4b7c      	ldr	r3, [pc, #496]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800311e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003120:	4b7b      	ldr	r3, [pc, #492]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003122:	2104      	movs	r1, #4
 8003124:	438a      	bics	r2, r1
 8003126:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d014      	beq.n	800315a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003130:	f7fe fd1e 	bl	8001b70 <HAL_GetTick>
 8003134:	0003      	movs	r3, r0
 8003136:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003138:	e009      	b.n	800314e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800313a:	f7fe fd19 	bl	8001b70 <HAL_GetTick>
 800313e:	0002      	movs	r2, r0
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	4a74      	ldr	r2, [pc, #464]	; (8003318 <HAL_RCC_OscConfig+0x60c>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e0db      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800314e:	4b70      	ldr	r3, [pc, #448]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003150:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003152:	2202      	movs	r2, #2
 8003154:	4013      	ands	r3, r2
 8003156:	d0f0      	beq.n	800313a <HAL_RCC_OscConfig+0x42e>
 8003158:	e013      	b.n	8003182 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800315a:	f7fe fd09 	bl	8001b70 <HAL_GetTick>
 800315e:	0003      	movs	r3, r0
 8003160:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003162:	e009      	b.n	8003178 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003164:	f7fe fd04 	bl	8001b70 <HAL_GetTick>
 8003168:	0002      	movs	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	4a6a      	ldr	r2, [pc, #424]	; (8003318 <HAL_RCC_OscConfig+0x60c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d901      	bls.n	8003178 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003174:	2303      	movs	r3, #3
 8003176:	e0c6      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003178:	4b65      	ldr	r3, [pc, #404]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800317a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800317c:	2202      	movs	r2, #2
 800317e:	4013      	ands	r3, r2
 8003180:	d1f0      	bne.n	8003164 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003182:	231f      	movs	r3, #31
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d105      	bne.n	8003198 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800318c:	4b60      	ldr	r3, [pc, #384]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800318e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003190:	4b5f      	ldr	r3, [pc, #380]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003192:	4962      	ldr	r1, [pc, #392]	; (800331c <HAL_RCC_OscConfig+0x610>)
 8003194:	400a      	ands	r2, r1
 8003196:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	69db      	ldr	r3, [r3, #28]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d100      	bne.n	80031a2 <HAL_RCC_OscConfig+0x496>
 80031a0:	e0b0      	b.n	8003304 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031a2:	4b5b      	ldr	r3, [pc, #364]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	2238      	movs	r2, #56	; 0x38
 80031a8:	4013      	ands	r3, r2
 80031aa:	2b10      	cmp	r3, #16
 80031ac:	d100      	bne.n	80031b0 <HAL_RCC_OscConfig+0x4a4>
 80031ae:	e078      	b.n	80032a2 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	69db      	ldr	r3, [r3, #28]
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d153      	bne.n	8003260 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031b8:	4b55      	ldr	r3, [pc, #340]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	4b54      	ldr	r3, [pc, #336]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80031be:	4958      	ldr	r1, [pc, #352]	; (8003320 <HAL_RCC_OscConfig+0x614>)
 80031c0:	400a      	ands	r2, r1
 80031c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c4:	f7fe fcd4 	bl	8001b70 <HAL_GetTick>
 80031c8:	0003      	movs	r3, r0
 80031ca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031cc:	e008      	b.n	80031e0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ce:	f7fe fccf 	bl	8001b70 <HAL_GetTick>
 80031d2:	0002      	movs	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e092      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031e0:	4b4b      	ldr	r3, [pc, #300]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	2380      	movs	r3, #128	; 0x80
 80031e6:	049b      	lsls	r3, r3, #18
 80031e8:	4013      	ands	r3, r2
 80031ea:	d1f0      	bne.n	80031ce <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031ec:	4b48      	ldr	r3, [pc, #288]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	4a4c      	ldr	r2, [pc, #304]	; (8003324 <HAL_RCC_OscConfig+0x618>)
 80031f2:	4013      	ands	r3, r2
 80031f4:	0019      	movs	r1, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a1a      	ldr	r2, [r3, #32]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	021b      	lsls	r3, r3, #8
 8003206:	431a      	orrs	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320c:	431a      	orrs	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003212:	431a      	orrs	r2, r3
 8003214:	4b3e      	ldr	r3, [pc, #248]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003216:	430a      	orrs	r2, r1
 8003218:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800321a:	4b3d      	ldr	r3, [pc, #244]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	4b3c      	ldr	r3, [pc, #240]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003220:	2180      	movs	r1, #128	; 0x80
 8003222:	0449      	lsls	r1, r1, #17
 8003224:	430a      	orrs	r2, r1
 8003226:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003228:	4b39      	ldr	r3, [pc, #228]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800322a:	68da      	ldr	r2, [r3, #12]
 800322c:	4b38      	ldr	r3, [pc, #224]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800322e:	2180      	movs	r1, #128	; 0x80
 8003230:	0549      	lsls	r1, r1, #21
 8003232:	430a      	orrs	r2, r1
 8003234:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003236:	f7fe fc9b 	bl	8001b70 <HAL_GetTick>
 800323a:	0003      	movs	r3, r0
 800323c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800323e:	e008      	b.n	8003252 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003240:	f7fe fc96 	bl	8001b70 <HAL_GetTick>
 8003244:	0002      	movs	r2, r0
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e059      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003252:	4b2f      	ldr	r3, [pc, #188]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	2380      	movs	r3, #128	; 0x80
 8003258:	049b      	lsls	r3, r3, #18
 800325a:	4013      	ands	r3, r2
 800325c:	d0f0      	beq.n	8003240 <HAL_RCC_OscConfig+0x534>
 800325e:	e051      	b.n	8003304 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003260:	4b2b      	ldr	r3, [pc, #172]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	4b2a      	ldr	r3, [pc, #168]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003266:	492e      	ldr	r1, [pc, #184]	; (8003320 <HAL_RCC_OscConfig+0x614>)
 8003268:	400a      	ands	r2, r1
 800326a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326c:	f7fe fc80 	bl	8001b70 <HAL_GetTick>
 8003270:	0003      	movs	r3, r0
 8003272:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003274:	e008      	b.n	8003288 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003276:	f7fe fc7b 	bl	8001b70 <HAL_GetTick>
 800327a:	0002      	movs	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e03e      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003288:	4b21      	ldr	r3, [pc, #132]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	2380      	movs	r3, #128	; 0x80
 800328e:	049b      	lsls	r3, r3, #18
 8003290:	4013      	ands	r3, r2
 8003292:	d1f0      	bne.n	8003276 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003294:	4b1e      	ldr	r3, [pc, #120]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 8003296:	68da      	ldr	r2, [r3, #12]
 8003298:	4b1d      	ldr	r3, [pc, #116]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 800329a:	4923      	ldr	r1, [pc, #140]	; (8003328 <HAL_RCC_OscConfig+0x61c>)
 800329c:	400a      	ands	r2, r1
 800329e:	60da      	str	r2, [r3, #12]
 80032a0:	e030      	b.n	8003304 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d101      	bne.n	80032ae <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e02b      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80032ae:	4b18      	ldr	r3, [pc, #96]	; (8003310 <HAL_RCC_OscConfig+0x604>)
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	2203      	movs	r2, #3
 80032b8:	401a      	ands	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d11e      	bne.n	8003300 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	2270      	movs	r2, #112	; 0x70
 80032c6:	401a      	ands	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d117      	bne.n	8003300 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032d0:	697a      	ldr	r2, [r7, #20]
 80032d2:	23fe      	movs	r3, #254	; 0xfe
 80032d4:	01db      	lsls	r3, r3, #7
 80032d6:	401a      	ands	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032dc:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80032de:	429a      	cmp	r2, r3
 80032e0:	d10e      	bne.n	8003300 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80032e2:	697a      	ldr	r2, [r7, #20]
 80032e4:	23f8      	movs	r3, #248	; 0xf8
 80032e6:	039b      	lsls	r3, r3, #14
 80032e8:	401a      	ands	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d106      	bne.n	8003300 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	0f5b      	lsrs	r3, r3, #29
 80032f6:	075a      	lsls	r2, r3, #29
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d001      	beq.n	8003304 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e000      	b.n	8003306 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	0018      	movs	r0, r3
 8003308:	46bd      	mov	sp, r7
 800330a:	b008      	add	sp, #32
 800330c:	bd80      	pop	{r7, pc}
 800330e:	46c0      	nop			; (mov r8, r8)
 8003310:	40021000 	.word	0x40021000
 8003314:	40007000 	.word	0x40007000
 8003318:	00001388 	.word	0x00001388
 800331c:	efffffff 	.word	0xefffffff
 8003320:	feffffff 	.word	0xfeffffff
 8003324:	1fc1808c 	.word	0x1fc1808c
 8003328:	effefffc 	.word	0xeffefffc

0800332c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d101      	bne.n	8003340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e0e9      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003340:	4b76      	ldr	r3, [pc, #472]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2207      	movs	r2, #7
 8003346:	4013      	ands	r3, r2
 8003348:	683a      	ldr	r2, [r7, #0]
 800334a:	429a      	cmp	r2, r3
 800334c:	d91e      	bls.n	800338c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800334e:	4b73      	ldr	r3, [pc, #460]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2207      	movs	r2, #7
 8003354:	4393      	bics	r3, r2
 8003356:	0019      	movs	r1, r3
 8003358:	4b70      	ldr	r3, [pc, #448]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003360:	f7fe fc06 	bl	8001b70 <HAL_GetTick>
 8003364:	0003      	movs	r3, r0
 8003366:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003368:	e009      	b.n	800337e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800336a:	f7fe fc01 	bl	8001b70 <HAL_GetTick>
 800336e:	0002      	movs	r2, r0
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	4a6a      	ldr	r2, [pc, #424]	; (8003520 <HAL_RCC_ClockConfig+0x1f4>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d901      	bls.n	800337e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e0ca      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800337e:	4b67      	ldr	r3, [pc, #412]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2207      	movs	r2, #7
 8003384:	4013      	ands	r3, r2
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	429a      	cmp	r2, r3
 800338a:	d1ee      	bne.n	800336a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2202      	movs	r2, #2
 8003392:	4013      	ands	r3, r2
 8003394:	d015      	beq.n	80033c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2204      	movs	r2, #4
 800339c:	4013      	ands	r3, r2
 800339e:	d006      	beq.n	80033ae <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80033a0:	4b60      	ldr	r3, [pc, #384]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	4b5f      	ldr	r3, [pc, #380]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80033a6:	21e0      	movs	r1, #224	; 0xe0
 80033a8:	01c9      	lsls	r1, r1, #7
 80033aa:	430a      	orrs	r2, r1
 80033ac:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ae:	4b5d      	ldr	r3, [pc, #372]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	4a5d      	ldr	r2, [pc, #372]	; (8003528 <HAL_RCC_ClockConfig+0x1fc>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	0019      	movs	r1, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689a      	ldr	r2, [r3, #8]
 80033bc:	4b59      	ldr	r3, [pc, #356]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80033be:	430a      	orrs	r2, r1
 80033c0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2201      	movs	r2, #1
 80033c8:	4013      	ands	r3, r2
 80033ca:	d057      	beq.n	800347c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d107      	bne.n	80033e4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033d4:	4b53      	ldr	r3, [pc, #332]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	2380      	movs	r3, #128	; 0x80
 80033da:	029b      	lsls	r3, r3, #10
 80033dc:	4013      	ands	r3, r2
 80033de:	d12b      	bne.n	8003438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e097      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d107      	bne.n	80033fc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ec:	4b4d      	ldr	r3, [pc, #308]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	2380      	movs	r3, #128	; 0x80
 80033f2:	049b      	lsls	r3, r3, #18
 80033f4:	4013      	ands	r3, r2
 80033f6:	d11f      	bne.n	8003438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e08b      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d107      	bne.n	8003414 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003404:	4b47      	ldr	r3, [pc, #284]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	2380      	movs	r3, #128	; 0x80
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	4013      	ands	r3, r2
 800340e:	d113      	bne.n	8003438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e07f      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	2b03      	cmp	r3, #3
 800341a:	d106      	bne.n	800342a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800341c:	4b41      	ldr	r3, [pc, #260]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 800341e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003420:	2202      	movs	r2, #2
 8003422:	4013      	ands	r3, r2
 8003424:	d108      	bne.n	8003438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e074      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800342a:	4b3e      	ldr	r3, [pc, #248]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 800342c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342e:	2202      	movs	r2, #2
 8003430:	4013      	ands	r3, r2
 8003432:	d101      	bne.n	8003438 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e06d      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003438:	4b3a      	ldr	r3, [pc, #232]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	2207      	movs	r2, #7
 800343e:	4393      	bics	r3, r2
 8003440:	0019      	movs	r1, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	4b37      	ldr	r3, [pc, #220]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 8003448:	430a      	orrs	r2, r1
 800344a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800344c:	f7fe fb90 	bl	8001b70 <HAL_GetTick>
 8003450:	0003      	movs	r3, r0
 8003452:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003454:	e009      	b.n	800346a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003456:	f7fe fb8b 	bl	8001b70 <HAL_GetTick>
 800345a:	0002      	movs	r2, r0
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	4a2f      	ldr	r2, [pc, #188]	; (8003520 <HAL_RCC_ClockConfig+0x1f4>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d901      	bls.n	800346a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e054      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346a:	4b2e      	ldr	r3, [pc, #184]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2238      	movs	r2, #56	; 0x38
 8003470:	401a      	ands	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	429a      	cmp	r2, r3
 800347a:	d1ec      	bne.n	8003456 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800347c:	4b27      	ldr	r3, [pc, #156]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2207      	movs	r2, #7
 8003482:	4013      	ands	r3, r2
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d21e      	bcs.n	80034c8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348a:	4b24      	ldr	r3, [pc, #144]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2207      	movs	r2, #7
 8003490:	4393      	bics	r3, r2
 8003492:	0019      	movs	r1, r3
 8003494:	4b21      	ldr	r3, [pc, #132]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	430a      	orrs	r2, r1
 800349a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800349c:	f7fe fb68 	bl	8001b70 <HAL_GetTick>
 80034a0:	0003      	movs	r3, r0
 80034a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034a4:	e009      	b.n	80034ba <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034a6:	f7fe fb63 	bl	8001b70 <HAL_GetTick>
 80034aa:	0002      	movs	r2, r0
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	4a1b      	ldr	r2, [pc, #108]	; (8003520 <HAL_RCC_ClockConfig+0x1f4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e02c      	b.n	8003514 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034ba:	4b18      	ldr	r3, [pc, #96]	; (800351c <HAL_RCC_ClockConfig+0x1f0>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2207      	movs	r2, #7
 80034c0:	4013      	ands	r3, r2
 80034c2:	683a      	ldr	r2, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d1ee      	bne.n	80034a6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2204      	movs	r2, #4
 80034ce:	4013      	ands	r3, r2
 80034d0:	d009      	beq.n	80034e6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80034d2:	4b14      	ldr	r3, [pc, #80]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	4a15      	ldr	r2, [pc, #84]	; (800352c <HAL_RCC_ClockConfig+0x200>)
 80034d8:	4013      	ands	r3, r2
 80034da:	0019      	movs	r1, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	4b10      	ldr	r3, [pc, #64]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80034e2:	430a      	orrs	r2, r1
 80034e4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80034e6:	f000 f829 	bl	800353c <HAL_RCC_GetSysClockFreq>
 80034ea:	0001      	movs	r1, r0
 80034ec:	4b0d      	ldr	r3, [pc, #52]	; (8003524 <HAL_RCC_ClockConfig+0x1f8>)
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	0a1b      	lsrs	r3, r3, #8
 80034f2:	220f      	movs	r2, #15
 80034f4:	401a      	ands	r2, r3
 80034f6:	4b0e      	ldr	r3, [pc, #56]	; (8003530 <HAL_RCC_ClockConfig+0x204>)
 80034f8:	0092      	lsls	r2, r2, #2
 80034fa:	58d3      	ldr	r3, [r2, r3]
 80034fc:	221f      	movs	r2, #31
 80034fe:	4013      	ands	r3, r2
 8003500:	000a      	movs	r2, r1
 8003502:	40da      	lsrs	r2, r3
 8003504:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <HAL_RCC_ClockConfig+0x208>)
 8003506:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003508:	4b0b      	ldr	r3, [pc, #44]	; (8003538 <HAL_RCC_ClockConfig+0x20c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	0018      	movs	r0, r3
 800350e:	f7fe fad3 	bl	8001ab8 <HAL_InitTick>
 8003512:	0003      	movs	r3, r0
}
 8003514:	0018      	movs	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	b004      	add	sp, #16
 800351a:	bd80      	pop	{r7, pc}
 800351c:	40022000 	.word	0x40022000
 8003520:	00001388 	.word	0x00001388
 8003524:	40021000 	.word	0x40021000
 8003528:	fffff0ff 	.word	0xfffff0ff
 800352c:	ffff8fff 	.word	0xffff8fff
 8003530:	08004714 	.word	0x08004714
 8003534:	20000010 	.word	0x20000010
 8003538:	20000014 	.word	0x20000014

0800353c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003542:	4b3c      	ldr	r3, [pc, #240]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	2238      	movs	r2, #56	; 0x38
 8003548:	4013      	ands	r3, r2
 800354a:	d10f      	bne.n	800356c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800354c:	4b39      	ldr	r3, [pc, #228]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	0adb      	lsrs	r3, r3, #11
 8003552:	2207      	movs	r2, #7
 8003554:	4013      	ands	r3, r2
 8003556:	2201      	movs	r2, #1
 8003558:	409a      	lsls	r2, r3
 800355a:	0013      	movs	r3, r2
 800355c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800355e:	6839      	ldr	r1, [r7, #0]
 8003560:	4835      	ldr	r0, [pc, #212]	; (8003638 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003562:	f7fc fdcd 	bl	8000100 <__udivsi3>
 8003566:	0003      	movs	r3, r0
 8003568:	613b      	str	r3, [r7, #16]
 800356a:	e05d      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800356c:	4b31      	ldr	r3, [pc, #196]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	2238      	movs	r2, #56	; 0x38
 8003572:	4013      	ands	r3, r2
 8003574:	2b08      	cmp	r3, #8
 8003576:	d102      	bne.n	800357e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003578:	4b30      	ldr	r3, [pc, #192]	; (800363c <HAL_RCC_GetSysClockFreq+0x100>)
 800357a:	613b      	str	r3, [r7, #16]
 800357c:	e054      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800357e:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2238      	movs	r2, #56	; 0x38
 8003584:	4013      	ands	r3, r2
 8003586:	2b10      	cmp	r3, #16
 8003588:	d138      	bne.n	80035fc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800358a:	4b2a      	ldr	r3, [pc, #168]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	2203      	movs	r2, #3
 8003590:	4013      	ands	r3, r2
 8003592:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003594:	4b27      	ldr	r3, [pc, #156]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	091b      	lsrs	r3, r3, #4
 800359a:	2207      	movs	r2, #7
 800359c:	4013      	ands	r3, r2
 800359e:	3301      	adds	r3, #1
 80035a0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2b03      	cmp	r3, #3
 80035a6:	d10d      	bne.n	80035c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035a8:	68b9      	ldr	r1, [r7, #8]
 80035aa:	4824      	ldr	r0, [pc, #144]	; (800363c <HAL_RCC_GetSysClockFreq+0x100>)
 80035ac:	f7fc fda8 	bl	8000100 <__udivsi3>
 80035b0:	0003      	movs	r3, r0
 80035b2:	0019      	movs	r1, r3
 80035b4:	4b1f      	ldr	r3, [pc, #124]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	0a1b      	lsrs	r3, r3, #8
 80035ba:	227f      	movs	r2, #127	; 0x7f
 80035bc:	4013      	ands	r3, r2
 80035be:	434b      	muls	r3, r1
 80035c0:	617b      	str	r3, [r7, #20]
        break;
 80035c2:	e00d      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	481c      	ldr	r0, [pc, #112]	; (8003638 <HAL_RCC_GetSysClockFreq+0xfc>)
 80035c8:	f7fc fd9a 	bl	8000100 <__udivsi3>
 80035cc:	0003      	movs	r3, r0
 80035ce:	0019      	movs	r1, r3
 80035d0:	4b18      	ldr	r3, [pc, #96]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	0a1b      	lsrs	r3, r3, #8
 80035d6:	227f      	movs	r2, #127	; 0x7f
 80035d8:	4013      	ands	r3, r2
 80035da:	434b      	muls	r3, r1
 80035dc:	617b      	str	r3, [r7, #20]
        break;
 80035de:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80035e0:	4b14      	ldr	r3, [pc, #80]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	0f5b      	lsrs	r3, r3, #29
 80035e6:	2207      	movs	r2, #7
 80035e8:	4013      	ands	r3, r2
 80035ea:	3301      	adds	r3, #1
 80035ec:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80035ee:	6879      	ldr	r1, [r7, #4]
 80035f0:	6978      	ldr	r0, [r7, #20]
 80035f2:	f7fc fd85 	bl	8000100 <__udivsi3>
 80035f6:	0003      	movs	r3, r0
 80035f8:	613b      	str	r3, [r7, #16]
 80035fa:	e015      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80035fc:	4b0d      	ldr	r3, [pc, #52]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	2238      	movs	r2, #56	; 0x38
 8003602:	4013      	ands	r3, r2
 8003604:	2b20      	cmp	r3, #32
 8003606:	d103      	bne.n	8003610 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	021b      	lsls	r3, r3, #8
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	e00b      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003610:	4b08      	ldr	r3, [pc, #32]	; (8003634 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	2238      	movs	r2, #56	; 0x38
 8003616:	4013      	ands	r3, r2
 8003618:	2b18      	cmp	r3, #24
 800361a:	d103      	bne.n	8003624 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800361c:	23fa      	movs	r3, #250	; 0xfa
 800361e:	01db      	lsls	r3, r3, #7
 8003620:	613b      	str	r3, [r7, #16]
 8003622:	e001      	b.n	8003628 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003624:	2300      	movs	r3, #0
 8003626:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003628:	693b      	ldr	r3, [r7, #16]
}
 800362a:	0018      	movs	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	b006      	add	sp, #24
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	40021000 	.word	0x40021000
 8003638:	00f42400 	.word	0x00f42400
 800363c:	007a1200 	.word	0x007a1200

08003640 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003648:	2313      	movs	r3, #19
 800364a:	18fb      	adds	r3, r7, r3
 800364c:	2200      	movs	r2, #0
 800364e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003650:	2312      	movs	r3, #18
 8003652:	18fb      	adds	r3, r7, r3
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	2380      	movs	r3, #128	; 0x80
 800365e:	029b      	lsls	r3, r3, #10
 8003660:	4013      	ands	r3, r2
 8003662:	d100      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003664:	e0a3      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003666:	2011      	movs	r0, #17
 8003668:	183b      	adds	r3, r7, r0
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800366e:	4b7f      	ldr	r3, [pc, #508]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003670:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003672:	2380      	movs	r3, #128	; 0x80
 8003674:	055b      	lsls	r3, r3, #21
 8003676:	4013      	ands	r3, r2
 8003678:	d110      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800367a:	4b7c      	ldr	r3, [pc, #496]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800367c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800367e:	4b7b      	ldr	r3, [pc, #492]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003680:	2180      	movs	r1, #128	; 0x80
 8003682:	0549      	lsls	r1, r1, #21
 8003684:	430a      	orrs	r2, r1
 8003686:	63da      	str	r2, [r3, #60]	; 0x3c
 8003688:	4b78      	ldr	r3, [pc, #480]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800368a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800368c:	2380      	movs	r3, #128	; 0x80
 800368e:	055b      	lsls	r3, r3, #21
 8003690:	4013      	ands	r3, r2
 8003692:	60bb      	str	r3, [r7, #8]
 8003694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003696:	183b      	adds	r3, r7, r0
 8003698:	2201      	movs	r2, #1
 800369a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800369c:	4b74      	ldr	r3, [pc, #464]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	4b73      	ldr	r3, [pc, #460]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036a2:	2180      	movs	r1, #128	; 0x80
 80036a4:	0049      	lsls	r1, r1, #1
 80036a6:	430a      	orrs	r2, r1
 80036a8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036aa:	f7fe fa61 	bl	8001b70 <HAL_GetTick>
 80036ae:	0003      	movs	r3, r0
 80036b0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036b2:	e00b      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036b4:	f7fe fa5c 	bl	8001b70 <HAL_GetTick>
 80036b8:	0002      	movs	r2, r0
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d904      	bls.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80036c2:	2313      	movs	r3, #19
 80036c4:	18fb      	adds	r3, r7, r3
 80036c6:	2203      	movs	r2, #3
 80036c8:	701a      	strb	r2, [r3, #0]
        break;
 80036ca:	e005      	b.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036cc:	4b68      	ldr	r3, [pc, #416]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	2380      	movs	r3, #128	; 0x80
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	4013      	ands	r3, r2
 80036d6:	d0ed      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80036d8:	2313      	movs	r3, #19
 80036da:	18fb      	adds	r3, r7, r3
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d154      	bne.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036e2:	4b62      	ldr	r3, [pc, #392]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80036e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80036e6:	23c0      	movs	r3, #192	; 0xc0
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	4013      	ands	r3, r2
 80036ec:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d019      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d014      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036fe:	4b5b      	ldr	r3, [pc, #364]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003702:	4a5c      	ldr	r2, [pc, #368]	; (8003874 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8003704:	4013      	ands	r3, r2
 8003706:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003708:	4b58      	ldr	r3, [pc, #352]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800370a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800370c:	4b57      	ldr	r3, [pc, #348]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800370e:	2180      	movs	r1, #128	; 0x80
 8003710:	0249      	lsls	r1, r1, #9
 8003712:	430a      	orrs	r2, r1
 8003714:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003716:	4b55      	ldr	r3, [pc, #340]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003718:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800371a:	4b54      	ldr	r3, [pc, #336]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800371c:	4956      	ldr	r1, [pc, #344]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800371e:	400a      	ands	r2, r1
 8003720:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003722:	4b52      	ldr	r3, [pc, #328]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	2201      	movs	r2, #1
 800372c:	4013      	ands	r3, r2
 800372e:	d016      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003730:	f7fe fa1e 	bl	8001b70 <HAL_GetTick>
 8003734:	0003      	movs	r3, r0
 8003736:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003738:	e00c      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800373a:	f7fe fa19 	bl	8001b70 <HAL_GetTick>
 800373e:	0002      	movs	r2, r0
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	4a4d      	ldr	r2, [pc, #308]	; (800387c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d904      	bls.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800374a:	2313      	movs	r3, #19
 800374c:	18fb      	adds	r3, r7, r3
 800374e:	2203      	movs	r2, #3
 8003750:	701a      	strb	r2, [r3, #0]
            break;
 8003752:	e004      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003754:	4b45      	ldr	r3, [pc, #276]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003756:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003758:	2202      	movs	r2, #2
 800375a:	4013      	ands	r3, r2
 800375c:	d0ed      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800375e:	2313      	movs	r3, #19
 8003760:	18fb      	adds	r3, r7, r3
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10a      	bne.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003768:	4b40      	ldr	r3, [pc, #256]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800376a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800376c:	4a41      	ldr	r2, [pc, #260]	; (8003874 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800376e:	4013      	ands	r3, r2
 8003770:	0019      	movs	r1, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	695a      	ldr	r2, [r3, #20]
 8003776:	4b3d      	ldr	r3, [pc, #244]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003778:	430a      	orrs	r2, r1
 800377a:	65da      	str	r2, [r3, #92]	; 0x5c
 800377c:	e00c      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800377e:	2312      	movs	r3, #18
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	2213      	movs	r2, #19
 8003784:	18ba      	adds	r2, r7, r2
 8003786:	7812      	ldrb	r2, [r2, #0]
 8003788:	701a      	strb	r2, [r3, #0]
 800378a:	e005      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800378c:	2312      	movs	r3, #18
 800378e:	18fb      	adds	r3, r7, r3
 8003790:	2213      	movs	r2, #19
 8003792:	18ba      	adds	r2, r7, r2
 8003794:	7812      	ldrb	r2, [r2, #0]
 8003796:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003798:	2311      	movs	r3, #17
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d105      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037a2:	4b32      	ldr	r3, [pc, #200]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80037a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037a6:	4b31      	ldr	r3, [pc, #196]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80037a8:	4935      	ldr	r1, [pc, #212]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037aa:	400a      	ands	r2, r1
 80037ac:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2201      	movs	r2, #1
 80037b4:	4013      	ands	r3, r2
 80037b6:	d009      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037b8:	4b2c      	ldr	r3, [pc, #176]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80037ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037bc:	2203      	movs	r2, #3
 80037be:	4393      	bics	r3, r2
 80037c0:	0019      	movs	r1, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685a      	ldr	r2, [r3, #4]
 80037c6:	4b29      	ldr	r3, [pc, #164]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80037c8:	430a      	orrs	r2, r1
 80037ca:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2220      	movs	r2, #32
 80037d2:	4013      	ands	r3, r2
 80037d4:	d009      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037d6:	4b25      	ldr	r3, [pc, #148]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80037d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037da:	4a2a      	ldr	r2, [pc, #168]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80037dc:	4013      	ands	r3, r2
 80037de:	0019      	movs	r1, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689a      	ldr	r2, [r3, #8]
 80037e4:	4b21      	ldr	r3, [pc, #132]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80037e6:	430a      	orrs	r2, r1
 80037e8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	2380      	movs	r3, #128	; 0x80
 80037f0:	01db      	lsls	r3, r3, #7
 80037f2:	4013      	ands	r3, r2
 80037f4:	d015      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037f6:	4b1d      	ldr	r3, [pc, #116]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80037f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	0899      	lsrs	r1, r3, #2
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	691a      	ldr	r2, [r3, #16]
 8003802:	4b1a      	ldr	r3, [pc, #104]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003804:	430a      	orrs	r2, r1
 8003806:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	2380      	movs	r3, #128	; 0x80
 800380e:	05db      	lsls	r3, r3, #23
 8003810:	429a      	cmp	r2, r3
 8003812:	d106      	bne.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003814:	4b15      	ldr	r3, [pc, #84]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003816:	68da      	ldr	r2, [r3, #12]
 8003818:	4b14      	ldr	r3, [pc, #80]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800381a:	2180      	movs	r1, #128	; 0x80
 800381c:	0249      	lsls	r1, r1, #9
 800381e:	430a      	orrs	r2, r1
 8003820:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	2380      	movs	r3, #128	; 0x80
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	4013      	ands	r3, r2
 800382c:	d016      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800382e:	4b0f      	ldr	r3, [pc, #60]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003832:	4a15      	ldr	r2, [pc, #84]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003834:	4013      	ands	r3, r2
 8003836:	0019      	movs	r1, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68da      	ldr	r2, [r3, #12]
 800383c:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800383e:	430a      	orrs	r2, r1
 8003840:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	68da      	ldr	r2, [r3, #12]
 8003846:	2380      	movs	r3, #128	; 0x80
 8003848:	01db      	lsls	r3, r3, #7
 800384a:	429a      	cmp	r2, r3
 800384c:	d106      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800384e:	4b07      	ldr	r3, [pc, #28]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	4b06      	ldr	r3, [pc, #24]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003854:	2180      	movs	r1, #128	; 0x80
 8003856:	0249      	lsls	r1, r1, #9
 8003858:	430a      	orrs	r2, r1
 800385a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800385c:	2312      	movs	r3, #18
 800385e:	18fb      	adds	r3, r7, r3
 8003860:	781b      	ldrb	r3, [r3, #0]
}
 8003862:	0018      	movs	r0, r3
 8003864:	46bd      	mov	sp, r7
 8003866:	b006      	add	sp, #24
 8003868:	bd80      	pop	{r7, pc}
 800386a:	46c0      	nop			; (mov r8, r8)
 800386c:	40021000 	.word	0x40021000
 8003870:	40007000 	.word	0x40007000
 8003874:	fffffcff 	.word	0xfffffcff
 8003878:	fffeffff 	.word	0xfffeffff
 800387c:	00001388 	.word	0x00001388
 8003880:	efffffff 	.word	0xefffffff
 8003884:	ffffcfff 	.word	0xffffcfff
 8003888:	ffff3fff 	.word	0xffff3fff

0800388c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e0a8      	b.n	80039f0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d109      	bne.n	80038ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	2382      	movs	r3, #130	; 0x82
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d009      	beq.n	80038c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	61da      	str	r2, [r3, #28]
 80038b8:	e005      	b.n	80038c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	225d      	movs	r2, #93	; 0x5d
 80038d0:	5c9b      	ldrb	r3, [r3, r2]
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d107      	bne.n	80038e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	225c      	movs	r2, #92	; 0x5c
 80038dc:	2100      	movs	r1, #0
 80038de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	0018      	movs	r0, r3
 80038e4:	f7fd ff7e 	bl	80017e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	225d      	movs	r2, #93	; 0x5d
 80038ec:	2102      	movs	r1, #2
 80038ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	2140      	movs	r1, #64	; 0x40
 80038fc:	438a      	bics	r2, r1
 80038fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	23e0      	movs	r3, #224	; 0xe0
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	429a      	cmp	r2, r3
 800390a:	d902      	bls.n	8003912 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	e002      	b.n	8003918 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003912:	2380      	movs	r3, #128	; 0x80
 8003914:	015b      	lsls	r3, r3, #5
 8003916:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68da      	ldr	r2, [r3, #12]
 800391c:	23f0      	movs	r3, #240	; 0xf0
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	429a      	cmp	r2, r3
 8003922:	d008      	beq.n	8003936 <HAL_SPI_Init+0xaa>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68da      	ldr	r2, [r3, #12]
 8003928:	23e0      	movs	r3, #224	; 0xe0
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	429a      	cmp	r2, r3
 800392e:	d002      	beq.n	8003936 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685a      	ldr	r2, [r3, #4]
 800393a:	2382      	movs	r3, #130	; 0x82
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	401a      	ands	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6899      	ldr	r1, [r3, #8]
 8003944:	2384      	movs	r3, #132	; 0x84
 8003946:	021b      	lsls	r3, r3, #8
 8003948:	400b      	ands	r3, r1
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	2102      	movs	r1, #2
 8003952:	400b      	ands	r3, r1
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	695b      	ldr	r3, [r3, #20]
 800395a:	2101      	movs	r1, #1
 800395c:	400b      	ands	r3, r1
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6999      	ldr	r1, [r3, #24]
 8003964:	2380      	movs	r3, #128	; 0x80
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	400b      	ands	r3, r1
 800396a:	431a      	orrs	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	69db      	ldr	r3, [r3, #28]
 8003970:	2138      	movs	r1, #56	; 0x38
 8003972:	400b      	ands	r3, r1
 8003974:	431a      	orrs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	2180      	movs	r1, #128	; 0x80
 800397c:	400b      	ands	r3, r1
 800397e:	431a      	orrs	r2, r3
 8003980:	0011      	movs	r1, r2
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003986:	2380      	movs	r3, #128	; 0x80
 8003988:	019b      	lsls	r3, r3, #6
 800398a:	401a      	ands	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	0c1b      	lsrs	r3, r3, #16
 800399a:	2204      	movs	r2, #4
 800399c:	401a      	ands	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a2:	2110      	movs	r1, #16
 80039a4:	400b      	ands	r3, r1
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ac:	2108      	movs	r1, #8
 80039ae:	400b      	ands	r3, r1
 80039b0:	431a      	orrs	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68d9      	ldr	r1, [r3, #12]
 80039b6:	23f0      	movs	r3, #240	; 0xf0
 80039b8:	011b      	lsls	r3, r3, #4
 80039ba:	400b      	ands	r3, r1
 80039bc:	431a      	orrs	r2, r3
 80039be:	0011      	movs	r1, r2
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	2380      	movs	r3, #128	; 0x80
 80039c4:	015b      	lsls	r3, r3, #5
 80039c6:	401a      	ands	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	69da      	ldr	r2, [r3, #28]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4907      	ldr	r1, [pc, #28]	; (80039f8 <HAL_SPI_Init+0x16c>)
 80039dc:	400a      	ands	r2, r1
 80039de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	225d      	movs	r2, #93	; 0x5d
 80039ea:	2101      	movs	r1, #1
 80039ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	0018      	movs	r0, r3
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b004      	add	sp, #16
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	fffff7ff 	.word	0xfffff7ff

080039fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b088      	sub	sp, #32
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	60f8      	str	r0, [r7, #12]
 8003a04:	60b9      	str	r1, [r7, #8]
 8003a06:	603b      	str	r3, [r7, #0]
 8003a08:	1dbb      	adds	r3, r7, #6
 8003a0a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a0c:	231f      	movs	r3, #31
 8003a0e:	18fb      	adds	r3, r7, r3
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	225c      	movs	r2, #92	; 0x5c
 8003a18:	5c9b      	ldrb	r3, [r3, r2]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d101      	bne.n	8003a22 <HAL_SPI_Transmit+0x26>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	e140      	b.n	8003ca4 <HAL_SPI_Transmit+0x2a8>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	225c      	movs	r2, #92	; 0x5c
 8003a26:	2101      	movs	r1, #1
 8003a28:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a2a:	f7fe f8a1 	bl	8001b70 <HAL_GetTick>
 8003a2e:	0003      	movs	r3, r0
 8003a30:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003a32:	2316      	movs	r3, #22
 8003a34:	18fb      	adds	r3, r7, r3
 8003a36:	1dba      	adds	r2, r7, #6
 8003a38:	8812      	ldrh	r2, [r2, #0]
 8003a3a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	225d      	movs	r2, #93	; 0x5d
 8003a40:	5c9b      	ldrb	r3, [r3, r2]
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d004      	beq.n	8003a52 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003a48:	231f      	movs	r3, #31
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003a50:	e11d      	b.n	8003c8e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <HAL_SPI_Transmit+0x64>
 8003a58:	1dbb      	adds	r3, r7, #6
 8003a5a:	881b      	ldrh	r3, [r3, #0]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d104      	bne.n	8003a6a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003a60:	231f      	movs	r3, #31
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	2201      	movs	r2, #1
 8003a66:	701a      	strb	r2, [r3, #0]
    goto error;
 8003a68:	e111      	b.n	8003c8e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	225d      	movs	r2, #93	; 0x5d
 8003a6e:	2103      	movs	r1, #3
 8003a70:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	1dba      	adds	r2, r7, #6
 8003a82:	8812      	ldrh	r2, [r2, #0]
 8003a84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	1dba      	adds	r2, r7, #6
 8003a8a:	8812      	ldrh	r2, [r2, #0]
 8003a8c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2244      	movs	r2, #68	; 0x44
 8003a98:	2100      	movs	r1, #0
 8003a9a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2246      	movs	r2, #70	; 0x46
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	2380      	movs	r3, #128	; 0x80
 8003ab6:	021b      	lsls	r3, r3, #8
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d110      	bne.n	8003ade <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2140      	movs	r1, #64	; 0x40
 8003ac8:	438a      	bics	r2, r1
 8003aca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2180      	movs	r1, #128	; 0x80
 8003ad8:	01c9      	lsls	r1, r1, #7
 8003ada:	430a      	orrs	r2, r1
 8003adc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2240      	movs	r2, #64	; 0x40
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	2b40      	cmp	r3, #64	; 0x40
 8003aea:	d007      	beq.n	8003afc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2140      	movs	r1, #64	; 0x40
 8003af8:	430a      	orrs	r2, r1
 8003afa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	23e0      	movs	r3, #224	; 0xe0
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d94e      	bls.n	8003ba6 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d004      	beq.n	8003b1a <HAL_SPI_Transmit+0x11e>
 8003b10:	2316      	movs	r3, #22
 8003b12:	18fb      	adds	r3, r7, r3
 8003b14:	881b      	ldrh	r3, [r3, #0]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d13f      	bne.n	8003b9a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b1e:	881a      	ldrh	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2a:	1c9a      	adds	r2, r3, #2
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	3b01      	subs	r3, #1
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b3e:	e02c      	b.n	8003b9a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	2202      	movs	r2, #2
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d112      	bne.n	8003b74 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b52:	881a      	ldrh	r2, [r3, #0]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5e:	1c9a      	adds	r2, r3, #2
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b72:	e012      	b.n	8003b9a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b74:	f7fd fffc 	bl	8001b70 <HAL_GetTick>
 8003b78:	0002      	movs	r2, r0
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d802      	bhi.n	8003b8a <HAL_SPI_Transmit+0x18e>
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	3301      	adds	r3, #1
 8003b88:	d102      	bne.n	8003b90 <HAL_SPI_Transmit+0x194>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d104      	bne.n	8003b9a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8003b90:	231f      	movs	r3, #31
 8003b92:	18fb      	adds	r3, r7, r3
 8003b94:	2203      	movs	r2, #3
 8003b96:	701a      	strb	r2, [r3, #0]
          goto error;
 8003b98:	e079      	b.n	8003c8e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1cd      	bne.n	8003b40 <HAL_SPI_Transmit+0x144>
 8003ba4:	e04f      	b.n	8003c46 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d004      	beq.n	8003bb8 <HAL_SPI_Transmit+0x1bc>
 8003bae:	2316      	movs	r3, #22
 8003bb0:	18fb      	adds	r3, r7, r3
 8003bb2:	881b      	ldrh	r3, [r3, #0]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d141      	bne.n	8003c3c <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	330c      	adds	r3, #12
 8003bc2:	7812      	ldrb	r2, [r2, #0]
 8003bc4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003bde:	e02d      	b.n	8003c3c <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	2202      	movs	r2, #2
 8003be8:	4013      	ands	r3, r2
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d113      	bne.n	8003c16 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	330c      	adds	r3, #12
 8003bf8:	7812      	ldrb	r2, [r2, #0]
 8003bfa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c14:	e012      	b.n	8003c3c <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c16:	f7fd ffab 	bl	8001b70 <HAL_GetTick>
 8003c1a:	0002      	movs	r2, r0
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d802      	bhi.n	8003c2c <HAL_SPI_Transmit+0x230>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	d102      	bne.n	8003c32 <HAL_SPI_Transmit+0x236>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d104      	bne.n	8003c3c <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8003c32:	231f      	movs	r3, #31
 8003c34:	18fb      	adds	r3, r7, r3
 8003c36:	2203      	movs	r2, #3
 8003c38:	701a      	strb	r2, [r3, #0]
          goto error;
 8003c3a:	e028      	b.n	8003c8e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1cc      	bne.n	8003be0 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c46:	69ba      	ldr	r2, [r7, #24]
 8003c48:	6839      	ldr	r1, [r7, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f000 f95d 	bl	8003f0c <SPI_EndRxTxTransaction>
 8003c52:	1e03      	subs	r3, r0, #0
 8003c54:	d002      	beq.n	8003c5c <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2220      	movs	r2, #32
 8003c5a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10a      	bne.n	8003c7a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c64:	2300      	movs	r3, #0
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	613b      	str	r3, [r7, #16]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	613b      	str	r3, [r7, #16]
 8003c78:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d004      	beq.n	8003c8c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8003c82:	231f      	movs	r3, #31
 8003c84:	18fb      	adds	r3, r7, r3
 8003c86:	2201      	movs	r2, #1
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	e000      	b.n	8003c8e <HAL_SPI_Transmit+0x292>
  }

error:
 8003c8c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	225d      	movs	r2, #93	; 0x5d
 8003c92:	2101      	movs	r1, #1
 8003c94:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	225c      	movs	r2, #92	; 0x5c
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003c9e:	231f      	movs	r3, #31
 8003ca0:	18fb      	adds	r3, r7, r3
 8003ca2:	781b      	ldrb	r3, [r3, #0]
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b008      	add	sp, #32
 8003caa:	bd80      	pop	{r7, pc}

08003cac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	1dfb      	adds	r3, r7, #7
 8003cba:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003cbc:	f7fd ff58 	bl	8001b70 <HAL_GetTick>
 8003cc0:	0002      	movs	r2, r0
 8003cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc4:	1a9b      	subs	r3, r3, r2
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	18d3      	adds	r3, r2, r3
 8003cca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ccc:	f7fd ff50 	bl	8001b70 <HAL_GetTick>
 8003cd0:	0003      	movs	r3, r0
 8003cd2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003cd4:	4b3a      	ldr	r3, [pc, #232]	; (8003dc0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	015b      	lsls	r3, r3, #5
 8003cda:	0d1b      	lsrs	r3, r3, #20
 8003cdc:	69fa      	ldr	r2, [r7, #28]
 8003cde:	4353      	muls	r3, r2
 8003ce0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ce2:	e058      	b.n	8003d96 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	d055      	beq.n	8003d96 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003cea:	f7fd ff41 	bl	8001b70 <HAL_GetTick>
 8003cee:	0002      	movs	r2, r0
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	69fa      	ldr	r2, [r7, #28]
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d902      	bls.n	8003d00 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d142      	bne.n	8003d86 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685a      	ldr	r2, [r3, #4]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	21e0      	movs	r1, #224	; 0xe0
 8003d0c:	438a      	bics	r2, r1
 8003d0e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	2382      	movs	r3, #130	; 0x82
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d113      	bne.n	8003d44 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	689a      	ldr	r2, [r3, #8]
 8003d20:	2380      	movs	r3, #128	; 0x80
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d005      	beq.n	8003d34 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	689a      	ldr	r2, [r3, #8]
 8003d2c:	2380      	movs	r3, #128	; 0x80
 8003d2e:	00db      	lsls	r3, r3, #3
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d107      	bne.n	8003d44 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2140      	movs	r1, #64	; 0x40
 8003d40:	438a      	bics	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d48:	2380      	movs	r3, #128	; 0x80
 8003d4a:	019b      	lsls	r3, r3, #6
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d110      	bne.n	8003d72 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	491a      	ldr	r1, [pc, #104]	; (8003dc4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003d5c:	400a      	ands	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2180      	movs	r1, #128	; 0x80
 8003d6c:	0189      	lsls	r1, r1, #6
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	225d      	movs	r2, #93	; 0x5d
 8003d76:	2101      	movs	r1, #1
 8003d78:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	225c      	movs	r2, #92	; 0x5c
 8003d7e:	2100      	movs	r1, #0
 8003d80:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e017      	b.n	8003db6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	3b01      	subs	r3, #1
 8003d94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	68ba      	ldr	r2, [r7, #8]
 8003d9e:	4013      	ands	r3, r2
 8003da0:	68ba      	ldr	r2, [r7, #8]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	425a      	negs	r2, r3
 8003da6:	4153      	adcs	r3, r2
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	001a      	movs	r2, r3
 8003dac:	1dfb      	adds	r3, r7, #7
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d197      	bne.n	8003ce4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	0018      	movs	r0, r3
 8003db8:	46bd      	mov	sp, r7
 8003dba:	b008      	add	sp, #32
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	20000010 	.word	0x20000010
 8003dc4:	ffffdfff 	.word	0xffffdfff

08003dc8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08a      	sub	sp, #40	; 0x28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
 8003dd4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003dd6:	2317      	movs	r3, #23
 8003dd8:	18fb      	adds	r3, r7, r3
 8003dda:	2200      	movs	r2, #0
 8003ddc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003dde:	f7fd fec7 	bl	8001b70 <HAL_GetTick>
 8003de2:	0002      	movs	r2, r0
 8003de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de6:	1a9b      	subs	r3, r3, r2
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	18d3      	adds	r3, r2, r3
 8003dec:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003dee:	f7fd febf 	bl	8001b70 <HAL_GetTick>
 8003df2:	0003      	movs	r3, r0
 8003df4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	330c      	adds	r3, #12
 8003dfc:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003dfe:	4b41      	ldr	r3, [pc, #260]	; (8003f04 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	0013      	movs	r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	189b      	adds	r3, r3, r2
 8003e08:	00da      	lsls	r2, r3, #3
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	0d1b      	lsrs	r3, r3, #20
 8003e0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e10:	4353      	muls	r3, r2
 8003e12:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003e14:	e068      	b.n	8003ee8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	23c0      	movs	r3, #192	; 0xc0
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d10a      	bne.n	8003e36 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d107      	bne.n	8003e36 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	2117      	movs	r1, #23
 8003e2e:	187b      	adds	r3, r7, r1
 8003e30:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003e32:	187b      	adds	r3, r7, r1
 8003e34:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	d055      	beq.n	8003ee8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e3c:	f7fd fe98 	bl	8001b70 <HAL_GetTick>
 8003e40:	0002      	movs	r2, r0
 8003e42:	6a3b      	ldr	r3, [r7, #32]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d902      	bls.n	8003e52 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d142      	bne.n	8003ed8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	21e0      	movs	r1, #224	; 0xe0
 8003e5e:	438a      	bics	r2, r1
 8003e60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	2382      	movs	r3, #130	; 0x82
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d113      	bne.n	8003e96 <SPI_WaitFifoStateUntilTimeout+0xce>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	689a      	ldr	r2, [r3, #8]
 8003e72:	2380      	movs	r3, #128	; 0x80
 8003e74:	021b      	lsls	r3, r3, #8
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d005      	beq.n	8003e86 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	2380      	movs	r3, #128	; 0x80
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d107      	bne.n	8003e96 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2140      	movs	r1, #64	; 0x40
 8003e92:	438a      	bics	r2, r1
 8003e94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e9a:	2380      	movs	r3, #128	; 0x80
 8003e9c:	019b      	lsls	r3, r3, #6
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d110      	bne.n	8003ec4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4916      	ldr	r1, [pc, #88]	; (8003f08 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8003eae:	400a      	ands	r2, r1
 8003eb0:	601a      	str	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2180      	movs	r1, #128	; 0x80
 8003ebe:	0189      	lsls	r1, r1, #6
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	225d      	movs	r2, #93	; 0x5d
 8003ec8:	2101      	movs	r1, #1
 8003eca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	225c      	movs	r2, #92	; 0x5c
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e010      	b.n	8003efa <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d18e      	bne.n	8003e16 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	0018      	movs	r0, r3
 8003efc:	46bd      	mov	sp, r7
 8003efe:	b00a      	add	sp, #40	; 0x28
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	46c0      	nop			; (mov r8, r8)
 8003f04:	20000010 	.word	0x20000010
 8003f08:	ffffdfff 	.word	0xffffdfff

08003f0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af02      	add	r7, sp, #8
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f18:	68ba      	ldr	r2, [r7, #8]
 8003f1a:	23c0      	movs	r3, #192	; 0xc0
 8003f1c:	0159      	lsls	r1, r3, #5
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	0013      	movs	r3, r2
 8003f26:	2200      	movs	r2, #0
 8003f28:	f7ff ff4e 	bl	8003dc8 <SPI_WaitFifoStateUntilTimeout>
 8003f2c:	1e03      	subs	r3, r0, #0
 8003f2e:	d007      	beq.n	8003f40 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f34:	2220      	movs	r2, #32
 8003f36:	431a      	orrs	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e027      	b.n	8003f90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f40:	68ba      	ldr	r2, [r7, #8]
 8003f42:	68f8      	ldr	r0, [r7, #12]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	0013      	movs	r3, r2
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	2180      	movs	r1, #128	; 0x80
 8003f4e:	f7ff fead 	bl	8003cac <SPI_WaitFlagStateUntilTimeout>
 8003f52:	1e03      	subs	r3, r0, #0
 8003f54:	d007      	beq.n	8003f66 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	431a      	orrs	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e014      	b.n	8003f90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	23c0      	movs	r3, #192	; 0xc0
 8003f6a:	00d9      	lsls	r1, r3, #3
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	0013      	movs	r3, r2
 8003f74:	2200      	movs	r2, #0
 8003f76:	f7ff ff27 	bl	8003dc8 <SPI_WaitFifoStateUntilTimeout>
 8003f7a:	1e03      	subs	r3, r0, #0
 8003f7c:	d007      	beq.n	8003f8e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f82:	2220      	movs	r2, #32
 8003f84:	431a      	orrs	r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e000      	b.n	8003f90 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	0018      	movs	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	b004      	add	sp, #16
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e04a      	b.n	8004040 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	223d      	movs	r2, #61	; 0x3d
 8003fae:	5c9b      	ldrb	r3, [r3, r2]
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d107      	bne.n	8003fc6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	223c      	movs	r2, #60	; 0x3c
 8003fba:	2100      	movs	r1, #0
 8003fbc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	f7fd fcf3 	bl	80019ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	223d      	movs	r2, #61	; 0x3d
 8003fca:	2102      	movs	r1, #2
 8003fcc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	3304      	adds	r3, #4
 8003fd6:	0019      	movs	r1, r3
 8003fd8:	0010      	movs	r0, r2
 8003fda:	f000 f939 	bl	8004250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2248      	movs	r2, #72	; 0x48
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	223e      	movs	r2, #62	; 0x3e
 8003fea:	2101      	movs	r1, #1
 8003fec:	5499      	strb	r1, [r3, r2]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	223f      	movs	r2, #63	; 0x3f
 8003ff2:	2101      	movs	r1, #1
 8003ff4:	5499      	strb	r1, [r3, r2]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2240      	movs	r2, #64	; 0x40
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	5499      	strb	r1, [r3, r2]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2241      	movs	r2, #65	; 0x41
 8004002:	2101      	movs	r1, #1
 8004004:	5499      	strb	r1, [r3, r2]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2242      	movs	r2, #66	; 0x42
 800400a:	2101      	movs	r1, #1
 800400c:	5499      	strb	r1, [r3, r2]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2243      	movs	r2, #67	; 0x43
 8004012:	2101      	movs	r1, #1
 8004014:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2244      	movs	r2, #68	; 0x44
 800401a:	2101      	movs	r1, #1
 800401c:	5499      	strb	r1, [r3, r2]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2245      	movs	r2, #69	; 0x45
 8004022:	2101      	movs	r1, #1
 8004024:	5499      	strb	r1, [r3, r2]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2246      	movs	r2, #70	; 0x46
 800402a:	2101      	movs	r1, #1
 800402c:	5499      	strb	r1, [r3, r2]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2247      	movs	r2, #71	; 0x47
 8004032:	2101      	movs	r1, #1
 8004034:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	223d      	movs	r2, #61	; 0x3d
 800403a:	2101      	movs	r1, #1
 800403c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	0018      	movs	r0, r3
 8004042:	46bd      	mov	sp, r7
 8004044:	b002      	add	sp, #8
 8004046:	bd80      	pop	{r7, pc}

08004048 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e04a      	b.n	80040f0 <HAL_TIM_IC_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	223d      	movs	r2, #61	; 0x3d
 800405e:	5c9b      	ldrb	r3, [r3, r2]
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d107      	bne.n	8004076 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	223c      	movs	r2, #60	; 0x3c
 800406a:	2100      	movs	r1, #0
 800406c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	0018      	movs	r0, r3
 8004072:	f000 f841 	bl	80040f8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	223d      	movs	r2, #61	; 0x3d
 800407a:	2102      	movs	r1, #2
 800407c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	3304      	adds	r3, #4
 8004086:	0019      	movs	r1, r3
 8004088:	0010      	movs	r0, r2
 800408a:	f000 f8e1 	bl	8004250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2248      	movs	r2, #72	; 0x48
 8004092:	2101      	movs	r1, #1
 8004094:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	223e      	movs	r2, #62	; 0x3e
 800409a:	2101      	movs	r1, #1
 800409c:	5499      	strb	r1, [r3, r2]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	223f      	movs	r2, #63	; 0x3f
 80040a2:	2101      	movs	r1, #1
 80040a4:	5499      	strb	r1, [r3, r2]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2240      	movs	r2, #64	; 0x40
 80040aa:	2101      	movs	r1, #1
 80040ac:	5499      	strb	r1, [r3, r2]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2241      	movs	r2, #65	; 0x41
 80040b2:	2101      	movs	r1, #1
 80040b4:	5499      	strb	r1, [r3, r2]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2242      	movs	r2, #66	; 0x42
 80040ba:	2101      	movs	r1, #1
 80040bc:	5499      	strb	r1, [r3, r2]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2243      	movs	r2, #67	; 0x43
 80040c2:	2101      	movs	r1, #1
 80040c4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2244      	movs	r2, #68	; 0x44
 80040ca:	2101      	movs	r1, #1
 80040cc:	5499      	strb	r1, [r3, r2]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2245      	movs	r2, #69	; 0x45
 80040d2:	2101      	movs	r1, #1
 80040d4:	5499      	strb	r1, [r3, r2]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2246      	movs	r2, #70	; 0x46
 80040da:	2101      	movs	r1, #1
 80040dc:	5499      	strb	r1, [r3, r2]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2247      	movs	r2, #71	; 0x47
 80040e2:	2101      	movs	r1, #1
 80040e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	223d      	movs	r2, #61	; 0x3d
 80040ea:	2101      	movs	r1, #1
 80040ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	0018      	movs	r0, r3
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b002      	add	sp, #8
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004100:	46c0      	nop			; (mov r8, r8)
 8004102:	46bd      	mov	sp, r7
 8004104:	b002      	add	sp, #8
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004114:	2317      	movs	r3, #23
 8004116:	18fb      	adds	r3, r7, r3
 8004118:	2200      	movs	r2, #0
 800411a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	223c      	movs	r2, #60	; 0x3c
 8004120:	5c9b      	ldrb	r3, [r3, r2]
 8004122:	2b01      	cmp	r3, #1
 8004124:	d101      	bne.n	800412a <HAL_TIM_IC_ConfigChannel+0x22>
 8004126:	2302      	movs	r3, #2
 8004128:	e08c      	b.n	8004244 <HAL_TIM_IC_ConfigChannel+0x13c>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	223c      	movs	r2, #60	; 0x3c
 800412e:	2101      	movs	r1, #1
 8004130:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d11b      	bne.n	8004170 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6818      	ldr	r0, [r3, #0]
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	6819      	ldr	r1, [r3, #0]
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	685a      	ldr	r2, [r3, #4]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	f000 f8ee 	bl	8004328 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	210c      	movs	r1, #12
 8004158:	438a      	bics	r2, r1
 800415a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6999      	ldr	r1, [r3, #24]
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	689a      	ldr	r2, [r3, #8]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	619a      	str	r2, [r3, #24]
 800416e:	e062      	b.n	8004236 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b04      	cmp	r3, #4
 8004174:	d11c      	bne.n	80041b0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6818      	ldr	r0, [r3, #0]
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	6819      	ldr	r1, [r3, #0]
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	685a      	ldr	r2, [r3, #4]
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f000 f921 	bl	80043cc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	699a      	ldr	r2, [r3, #24]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	492d      	ldr	r1, [pc, #180]	; (800424c <HAL_TIM_IC_ConfigChannel+0x144>)
 8004196:	400a      	ands	r2, r1
 8004198:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6999      	ldr	r1, [r3, #24]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	021a      	lsls	r2, r3, #8
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	619a      	str	r2, [r3, #24]
 80041ae:	e042      	b.n	8004236 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b08      	cmp	r3, #8
 80041b4:	d11b      	bne.n	80041ee <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6818      	ldr	r0, [r3, #0]
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	685a      	ldr	r2, [r3, #4]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f000 f943 	bl	8004450 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	69da      	ldr	r2, [r3, #28]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	210c      	movs	r1, #12
 80041d6:	438a      	bics	r2, r1
 80041d8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	69d9      	ldr	r1, [r3, #28]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	61da      	str	r2, [r3, #28]
 80041ec:	e023      	b.n	8004236 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2b0c      	cmp	r3, #12
 80041f2:	d11c      	bne.n	800422e <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6818      	ldr	r0, [r3, #0]
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	6819      	ldr	r1, [r3, #0]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	685a      	ldr	r2, [r3, #4]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f000 f964 	bl	80044d0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	69da      	ldr	r2, [r3, #28]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	490e      	ldr	r1, [pc, #56]	; (800424c <HAL_TIM_IC_ConfigChannel+0x144>)
 8004214:	400a      	ands	r2, r1
 8004216:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	69d9      	ldr	r1, [r3, #28]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	021a      	lsls	r2, r3, #8
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	61da      	str	r2, [r3, #28]
 800422c:	e003      	b.n	8004236 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800422e:	2317      	movs	r3, #23
 8004230:	18fb      	adds	r3, r7, r3
 8004232:	2201      	movs	r2, #1
 8004234:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	223c      	movs	r2, #60	; 0x3c
 800423a:	2100      	movs	r1, #0
 800423c:	5499      	strb	r1, [r3, r2]

  return status;
 800423e:	2317      	movs	r3, #23
 8004240:	18fb      	adds	r3, r7, r3
 8004242:	781b      	ldrb	r3, [r3, #0]
}
 8004244:	0018      	movs	r0, r3
 8004246:	46bd      	mov	sp, r7
 8004248:	b006      	add	sp, #24
 800424a:	bd80      	pop	{r7, pc}
 800424c:	fffff3ff 	.word	0xfffff3ff

08004250 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a2b      	ldr	r2, [pc, #172]	; (8004310 <TIM_Base_SetConfig+0xc0>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d003      	beq.n	8004270 <TIM_Base_SetConfig+0x20>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <TIM_Base_SetConfig+0xc4>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d108      	bne.n	8004282 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2270      	movs	r2, #112	; 0x70
 8004274:	4393      	bics	r3, r2
 8004276:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	4313      	orrs	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a22      	ldr	r2, [pc, #136]	; (8004310 <TIM_Base_SetConfig+0xc0>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d00f      	beq.n	80042aa <TIM_Base_SetConfig+0x5a>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a21      	ldr	r2, [pc, #132]	; (8004314 <TIM_Base_SetConfig+0xc4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d00b      	beq.n	80042aa <TIM_Base_SetConfig+0x5a>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a20      	ldr	r2, [pc, #128]	; (8004318 <TIM_Base_SetConfig+0xc8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d007      	beq.n	80042aa <TIM_Base_SetConfig+0x5a>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a1f      	ldr	r2, [pc, #124]	; (800431c <TIM_Base_SetConfig+0xcc>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d003      	beq.n	80042aa <TIM_Base_SetConfig+0x5a>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a1e      	ldr	r2, [pc, #120]	; (8004320 <TIM_Base_SetConfig+0xd0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d108      	bne.n	80042bc <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	4a1d      	ldr	r2, [pc, #116]	; (8004324 <TIM_Base_SetConfig+0xd4>)
 80042ae:	4013      	ands	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2280      	movs	r2, #128	; 0x80
 80042c0:	4393      	bics	r3, r2
 80042c2:	001a      	movs	r2, r3
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	689a      	ldr	r2, [r3, #8]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a0a      	ldr	r2, [pc, #40]	; (8004310 <TIM_Base_SetConfig+0xc0>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d007      	beq.n	80042fa <TIM_Base_SetConfig+0xaa>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a0b      	ldr	r2, [pc, #44]	; (800431c <TIM_Base_SetConfig+0xcc>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d003      	beq.n	80042fa <TIM_Base_SetConfig+0xaa>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a0a      	ldr	r2, [pc, #40]	; (8004320 <TIM_Base_SetConfig+0xd0>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d103      	bne.n	8004302 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	691a      	ldr	r2, [r3, #16]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	615a      	str	r2, [r3, #20]
}
 8004308:	46c0      	nop			; (mov r8, r8)
 800430a:	46bd      	mov	sp, r7
 800430c:	b004      	add	sp, #16
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40012c00 	.word	0x40012c00
 8004314:	40000400 	.word	0x40000400
 8004318:	40002000 	.word	0x40002000
 800431c:	40014400 	.word	0x40014400
 8004320:	40014800 	.word	0x40014800
 8004324:	fffffcff 	.word	0xfffffcff

08004328 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
 8004334:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	2201      	movs	r2, #1
 800433c:	4393      	bics	r3, r2
 800433e:	001a      	movs	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4a1c      	ldr	r2, [pc, #112]	; (80043c4 <TIM_TI1_SetConfig+0x9c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d003      	beq.n	8004360 <TIM_TI1_SetConfig+0x38>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4a1b      	ldr	r2, [pc, #108]	; (80043c8 <TIM_TI1_SetConfig+0xa0>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d101      	bne.n	8004364 <TIM_TI1_SetConfig+0x3c>
 8004360:	2301      	movs	r3, #1
 8004362:	e000      	b.n	8004366 <TIM_TI1_SetConfig+0x3e>
 8004364:	2300      	movs	r3, #0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d008      	beq.n	800437c <TIM_TI1_SetConfig+0x54>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	2203      	movs	r2, #3
 800436e:	4393      	bics	r3, r2
 8004370:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004372:	697a      	ldr	r2, [r7, #20]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4313      	orrs	r3, r2
 8004378:	617b      	str	r3, [r7, #20]
 800437a:	e003      	b.n	8004384 <TIM_TI1_SetConfig+0x5c>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2201      	movs	r2, #1
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	22f0      	movs	r2, #240	; 0xf0
 8004388:	4393      	bics	r3, r2
 800438a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	011b      	lsls	r3, r3, #4
 8004390:	22ff      	movs	r2, #255	; 0xff
 8004392:	4013      	ands	r3, r2
 8004394:	697a      	ldr	r2, [r7, #20]
 8004396:	4313      	orrs	r3, r2
 8004398:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	220a      	movs	r2, #10
 800439e:	4393      	bics	r3, r2
 80043a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	220a      	movs	r2, #10
 80043a6:	4013      	ands	r3, r2
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	697a      	ldr	r2, [r7, #20]
 80043b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	621a      	str	r2, [r3, #32]
}
 80043ba:	46c0      	nop			; (mov r8, r8)
 80043bc:	46bd      	mov	sp, r7
 80043be:	b006      	add	sp, #24
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	46c0      	nop			; (mov r8, r8)
 80043c4:	40012c00 	.word	0x40012c00
 80043c8:	40000400 	.word	0x40000400

080043cc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
 80043d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	2210      	movs	r2, #16
 80043e0:	4393      	bics	r3, r2
 80043e2:	001a      	movs	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	4a14      	ldr	r2, [pc, #80]	; (8004448 <TIM_TI2_SetConfig+0x7c>)
 80043f8:	4013      	ands	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	021b      	lsls	r3, r3, #8
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	4313      	orrs	r3, r2
 8004404:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	4a10      	ldr	r2, [pc, #64]	; (800444c <TIM_TI2_SetConfig+0x80>)
 800440a:	4013      	ands	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	031b      	lsls	r3, r3, #12
 8004412:	041b      	lsls	r3, r3, #16
 8004414:	0c1b      	lsrs	r3, r3, #16
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	4313      	orrs	r3, r2
 800441a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	22a0      	movs	r2, #160	; 0xa0
 8004420:	4393      	bics	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	22a0      	movs	r2, #160	; 0xa0
 800442a:	4013      	ands	r3, r2
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	693a      	ldr	r2, [r7, #16]
 800443c:	621a      	str	r2, [r3, #32]
}
 800443e:	46c0      	nop			; (mov r8, r8)
 8004440:	46bd      	mov	sp, r7
 8004442:	b006      	add	sp, #24
 8004444:	bd80      	pop	{r7, pc}
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	fffffcff 	.word	0xfffffcff
 800444c:	ffff0fff 	.word	0xffff0fff

08004450 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
 800445c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	4a19      	ldr	r2, [pc, #100]	; (80044c8 <TIM_TI3_SetConfig+0x78>)
 8004464:	401a      	ands	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2203      	movs	r2, #3
 800447a:	4393      	bics	r3, r2
 800447c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4313      	orrs	r3, r2
 8004484:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	22f0      	movs	r2, #240	; 0xf0
 800448a:	4393      	bics	r3, r2
 800448c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	011b      	lsls	r3, r3, #4
 8004492:	22ff      	movs	r2, #255	; 0xff
 8004494:	4013      	ands	r3, r2
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	4313      	orrs	r3, r2
 800449a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	4a0b      	ldr	r2, [pc, #44]	; (80044cc <TIM_TI3_SetConfig+0x7c>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	021a      	lsls	r2, r3, #8
 80044a8:	23a0      	movs	r3, #160	; 0xa0
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	4013      	ands	r3, r2
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	621a      	str	r2, [r3, #32]
}
 80044c0:	46c0      	nop			; (mov r8, r8)
 80044c2:	46bd      	mov	sp, r7
 80044c4:	b006      	add	sp, #24
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	fffffeff 	.word	0xfffffeff
 80044cc:	fffff5ff 	.word	0xfffff5ff

080044d0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	4a1a      	ldr	r2, [pc, #104]	; (800454c <TIM_TI4_SetConfig+0x7c>)
 80044e4:	401a      	ands	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	4a15      	ldr	r2, [pc, #84]	; (8004550 <TIM_TI4_SetConfig+0x80>)
 80044fa:	4013      	ands	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	697a      	ldr	r2, [r7, #20]
 8004504:	4313      	orrs	r3, r2
 8004506:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	4a12      	ldr	r2, [pc, #72]	; (8004554 <TIM_TI4_SetConfig+0x84>)
 800450c:	4013      	ands	r3, r2
 800450e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	031b      	lsls	r3, r3, #12
 8004514:	041b      	lsls	r3, r3, #16
 8004516:	0c1b      	lsrs	r3, r3, #16
 8004518:	697a      	ldr	r2, [r7, #20]
 800451a:	4313      	orrs	r3, r2
 800451c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	4a0d      	ldr	r2, [pc, #52]	; (8004558 <TIM_TI4_SetConfig+0x88>)
 8004522:	4013      	ands	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	031a      	lsls	r2, r3, #12
 800452a:	23a0      	movs	r3, #160	; 0xa0
 800452c:	021b      	lsls	r3, r3, #8
 800452e:	4013      	ands	r3, r2
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	4313      	orrs	r3, r2
 8004534:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	621a      	str	r2, [r3, #32]
}
 8004542:	46c0      	nop			; (mov r8, r8)
 8004544:	46bd      	mov	sp, r7
 8004546:	b006      	add	sp, #24
 8004548:	bd80      	pop	{r7, pc}
 800454a:	46c0      	nop			; (mov r8, r8)
 800454c:	ffffefff 	.word	0xffffefff
 8004550:	fffffcff 	.word	0xfffffcff
 8004554:	ffff0fff 	.word	0xffff0fff
 8004558:	ffff5fff 	.word	0xffff5fff

0800455c <HAL_TIMEx_TISelection>:
  *  (**) Value not defined in all devices. \n
  *
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	2317      	movs	r3, #23
 800456a:	18fb      	adds	r3, r7, r3
 800456c:	2200      	movs	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]

  /* Check parameters */
  assert_param(IS_TIM_TISEL_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TISEL(TISelection));

  __HAL_LOCK(htim);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	223c      	movs	r2, #60	; 0x3c
 8004574:	5c9b      	ldrb	r3, [r3, r2]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d101      	bne.n	800457e <HAL_TIMEx_TISelection+0x22>
 800457a:	2302      	movs	r3, #2
 800457c:	e040      	b.n	8004600 <HAL_TIMEx_TISelection+0xa4>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	223c      	movs	r2, #60	; 0x3c
 8004582:	2101      	movs	r1, #1
 8004584:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b08      	cmp	r3, #8
 800458a:	d021      	beq.n	80045d0 <HAL_TIMEx_TISelection+0x74>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b08      	cmp	r3, #8
 8004590:	d82a      	bhi.n	80045e8 <HAL_TIMEx_TISelection+0x8c>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d003      	beq.n	80045a0 <HAL_TIMEx_TISelection+0x44>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b04      	cmp	r3, #4
 800459c:	d00c      	beq.n	80045b8 <HAL_TIMEx_TISelection+0x5c>
 800459e:	e023      	b.n	80045e8 <HAL_TIMEx_TISelection+0x8c>
  {
    case TIM_CHANNEL_1:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI1SEL, TISelection);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045a6:	220f      	movs	r2, #15
 80045a8:	4393      	bics	r3, r2
 80045aa:	0019      	movs	r1, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68ba      	ldr	r2, [r7, #8]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80045b6:	e01c      	b.n	80045f2 <HAL_TIMEx_TISelection+0x96>
    case TIM_CHANNEL_2:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI2SEL, TISelection);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045be:	4a12      	ldr	r2, [pc, #72]	; (8004608 <HAL_TIMEx_TISelection+0xac>)
 80045c0:	4013      	ands	r3, r2
 80045c2:	0019      	movs	r1, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	430a      	orrs	r2, r1
 80045cc:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80045ce:	e010      	b.n	80045f2 <HAL_TIMEx_TISelection+0x96>
    case TIM_CHANNEL_3:
      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI3SEL, TISelection);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045d6:	4a0d      	ldr	r2, [pc, #52]	; (800460c <HAL_TIMEx_TISelection+0xb0>)
 80045d8:	4013      	ands	r3, r2
 80045da:	0019      	movs	r1, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68ba      	ldr	r2, [r7, #8]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 80045e6:	e004      	b.n	80045f2 <HAL_TIMEx_TISelection+0x96>
    default:
      status = HAL_ERROR;
 80045e8:	2317      	movs	r3, #23
 80045ea:	18fb      	adds	r3, r7, r3
 80045ec:	2201      	movs	r2, #1
 80045ee:	701a      	strb	r2, [r3, #0]
      break;
 80045f0:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	223c      	movs	r2, #60	; 0x3c
 80045f6:	2100      	movs	r1, #0
 80045f8:	5499      	strb	r1, [r3, r2]

  return status;
 80045fa:	2317      	movs	r3, #23
 80045fc:	18fb      	adds	r3, r7, r3
 80045fe:	781b      	ldrb	r3, [r3, #0]
}
 8004600:	0018      	movs	r0, r3
 8004602:	46bd      	mov	sp, r7
 8004604:	b006      	add	sp, #24
 8004606:	bd80      	pop	{r7, pc}
 8004608:	fffff0ff 	.word	0xfffff0ff
 800460c:	fff0ffff 	.word	0xfff0ffff

08004610 <__libc_init_array>:
 8004610:	b570      	push	{r4, r5, r6, lr}
 8004612:	2600      	movs	r6, #0
 8004614:	4d0c      	ldr	r5, [pc, #48]	; (8004648 <__libc_init_array+0x38>)
 8004616:	4c0d      	ldr	r4, [pc, #52]	; (800464c <__libc_init_array+0x3c>)
 8004618:	1b64      	subs	r4, r4, r5
 800461a:	10a4      	asrs	r4, r4, #2
 800461c:	42a6      	cmp	r6, r4
 800461e:	d109      	bne.n	8004634 <__libc_init_array+0x24>
 8004620:	2600      	movs	r6, #0
 8004622:	f000 f82b 	bl	800467c <_init>
 8004626:	4d0a      	ldr	r5, [pc, #40]	; (8004650 <__libc_init_array+0x40>)
 8004628:	4c0a      	ldr	r4, [pc, #40]	; (8004654 <__libc_init_array+0x44>)
 800462a:	1b64      	subs	r4, r4, r5
 800462c:	10a4      	asrs	r4, r4, #2
 800462e:	42a6      	cmp	r6, r4
 8004630:	d105      	bne.n	800463e <__libc_init_array+0x2e>
 8004632:	bd70      	pop	{r4, r5, r6, pc}
 8004634:	00b3      	lsls	r3, r6, #2
 8004636:	58eb      	ldr	r3, [r5, r3]
 8004638:	4798      	blx	r3
 800463a:	3601      	adds	r6, #1
 800463c:	e7ee      	b.n	800461c <__libc_init_array+0xc>
 800463e:	00b3      	lsls	r3, r6, #2
 8004640:	58eb      	ldr	r3, [r5, r3]
 8004642:	4798      	blx	r3
 8004644:	3601      	adds	r6, #1
 8004646:	e7f2      	b.n	800462e <__libc_init_array+0x1e>
 8004648:	08004754 	.word	0x08004754
 800464c:	08004754 	.word	0x08004754
 8004650:	08004754 	.word	0x08004754
 8004654:	08004758 	.word	0x08004758

08004658 <memcpy>:
 8004658:	2300      	movs	r3, #0
 800465a:	b510      	push	{r4, lr}
 800465c:	429a      	cmp	r2, r3
 800465e:	d100      	bne.n	8004662 <memcpy+0xa>
 8004660:	bd10      	pop	{r4, pc}
 8004662:	5ccc      	ldrb	r4, [r1, r3]
 8004664:	54c4      	strb	r4, [r0, r3]
 8004666:	3301      	adds	r3, #1
 8004668:	e7f8      	b.n	800465c <memcpy+0x4>

0800466a <memset>:
 800466a:	0003      	movs	r3, r0
 800466c:	1882      	adds	r2, r0, r2
 800466e:	4293      	cmp	r3, r2
 8004670:	d100      	bne.n	8004674 <memset+0xa>
 8004672:	4770      	bx	lr
 8004674:	7019      	strb	r1, [r3, #0]
 8004676:	3301      	adds	r3, #1
 8004678:	e7f9      	b.n	800466e <memset+0x4>
	...

0800467c <_init>:
 800467c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004682:	bc08      	pop	{r3}
 8004684:	469e      	mov	lr, r3
 8004686:	4770      	bx	lr

08004688 <_fini>:
 8004688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800468a:	46c0      	nop			; (mov r8, r8)
 800468c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800468e:	bc08      	pop	{r3}
 8004690:	469e      	mov	lr, r3
 8004692:	4770      	bx	lr
