<!-- Compiled by morty-0.9.0 / 2025-06-24 17:12:39.461284890 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_slave_compare</a></h1>
<div class="docblock">
<p>Synthesizable test module comparing two AXI slaves of the same type.</p>
<p>The reference response is always passed to the master, whereas the test response</p>
<p>is discarded after handshaking.</p>
<p>This module is meant to be used in FPGA-based verification.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AxiIdWidth" class="impl"><code class="in-band"><a href="#parameter.AxiIdWidth">AxiIdWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>ID width of the AXI4+ATOP interface</p>
</div><h3 id="parameter.FifoDepth" class="impl"><code class="in-band"><a href="#parameter.FifoDepth">FifoDepth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>FIFO depth</p>
</div><h3 id="parameter.UseSize" class="impl"><code class="in-band"><a href="#parameter.UseSize">UseSize</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Consider size field in comparison</p>
</div><h3 id="parameter.DataWidth" class="impl"><code class="in-band"><a href="#parameter.DataWidth">DataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Data width of the AXI4+ATOP interface</p>
</div><h3 id="parameter.axi_aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.axi_aw_chan_t">axi_aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AW channel type of the AXI4+ATOP interface</p>
</div><h3 id="parameter.axi_w_chan_t" class="impl"><code class="in-band"><a href="#parameter.axi_w_chan_t">axi_w_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>W channel type of the AXI4+ATOP interface</p>
</div><h3 id="parameter.axi_b_chan_t" class="impl"><code class="in-band"><a href="#parameter.axi_b_chan_t">axi_b_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>B channel type of the AXI4+ATOP interface</p>
</div><h3 id="parameter.axi_ar_chan_t" class="impl"><code class="in-band"><a href="#parameter.axi_ar_chan_t">axi_ar_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AR channel type of the AXI4+ATOP interface</p>
</div><h3 id="parameter.axi_r_chan_t" class="impl"><code class="in-band"><a href="#parameter.axi_r_chan_t">axi_r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>R channel type of the AXI4+ATOP interface</p>
</div><h3 id="parameter.axi_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_req_t">axi_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Request struct type of the AXI4+ATOP slave port</p>
</div><h3 id="parameter.axi_rsp_t" class="impl"><code class="in-band"><a href="#parameter.axi_rsp_t">axi_rsp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Response struct type of the AXI4+ATOP slave port</p>
</div><h3 id="parameter.id_t" class="impl"><code class="in-band"><a href="#parameter.id_t">id_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>ID type (<em>do not overwrite</em>)</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low</p>
</div><h3 id="port.testmode_i" class="impl"><code class="in-band"><a href="#port.testmode_i">testmode_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Testmode</p>
</div><h3 id="port.axi_mst_req_i" class="impl"><code class="in-band"><a href="#port.axi_mst_req_i">axi_mst_req_i</a><span class="type-annotation">: input  axi_req_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP channel request in</p>
</div><h3 id="port.axi_mst_rsp_o" class="impl"><code class="in-band"><a href="#port.axi_mst_rsp_o">axi_mst_rsp_o</a><span class="type-annotation">: output axi_rsp_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP channel response out</p>
</div><h3 id="port.axi_ref_req_o" class="impl"><code class="in-band"><a href="#port.axi_ref_req_o">axi_ref_req_o</a><span class="type-annotation">: output axi_req_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP reference channel request out</p>
</div><h3 id="port.axi_ref_rsp_i" class="impl"><code class="in-band"><a href="#port.axi_ref_rsp_i">axi_ref_rsp_i</a><span class="type-annotation">: input  axi_rsp_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP reference channel response in</p>
</div><h3 id="port.axi_test_req_o" class="impl"><code class="in-band"><a href="#port.axi_test_req_o">axi_test_req_o</a><span class="type-annotation">: output axi_req_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP test channel request out</p>
</div><h3 id="port.axi_test_rsp_i" class="impl"><code class="in-band"><a href="#port.axi_test_rsp_i">axi_test_rsp_i</a><span class="type-annotation">: input  axi_rsp_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP test channel response in</p>
</div><h3 id="port.aw_mismatch_o" class="impl"><code class="in-band"><a href="#port.aw_mismatch_o">aw_mismatch_o</a><span class="type-annotation">: output id_t</span></code></h3><div class="docblock">
<p>AW mismatch</p>
</div><h3 id="port.w_mismatch_o" class="impl"><code class="in-band"><a href="#port.w_mismatch_o">w_mismatch_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>W mismatch</p>
</div><h3 id="port.b_mismatch_o" class="impl"><code class="in-band"><a href="#port.b_mismatch_o">b_mismatch_o</a><span class="type-annotation">: output id_t</span></code></h3><div class="docblock">
<p>B mismatch</p>
</div><h3 id="port.ar_mismatch_o" class="impl"><code class="in-band"><a href="#port.ar_mismatch_o">ar_mismatch_o</a><span class="type-annotation">: output id_t</span></code></h3><div class="docblock">
<p>AR mismatch</p>
</div><h3 id="port.r_mismatch_o" class="impl"><code class="in-band"><a href="#port.r_mismatch_o">r_mismatch_o</a><span class="type-annotation">: output id_t</span></code></h3><div class="docblock">
<p>R mismatch</p>
</div><h3 id="port.mismatch_o" class="impl"><code class="in-band"><a href="#port.mismatch_o">mismatch_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>General mismatch</p>
</div><h3 id="port.busy_o" class="impl"><code class="in-band"><a href="#port.busy_o">busy_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>Unit is busy</p>
</div><h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.axi_ref_req_in" class="impl"><code class="in-band"><a href="#signal.axi_ref_req_in">axi_ref_req_in</a><span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.axi_test_req_in" class="impl"><code class="in-band"><a href="#signal.axi_test_req_in">axi_test_req_in</a><span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.axi_ref_rsp_in" class="impl"><code class="in-band"><a href="#signal.axi_ref_rsp_in">axi_ref_rsp_in</a><span class="type-annotation">: axi_rsp_t</span></code></h3><div class="docblock">
</div><h3 id="signal.axi_test_rsp_in" class="impl"><code class="in-band"><a href="#signal.axi_test_rsp_in">axi_test_rsp_in</a><span class="type-annotation">: axi_rsp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
