(module Custom:MP4560_Regulator_Module (layer F.Cu) (tedit 65129DA1)
  (descr "MP4560-based switching regulator module")
  (fp_text reference REF** (at -13.97 8.12) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value MP4560_Regulator_Module (at -13.97 6.35) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user Vin (at -2.54 1.27) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user Vout (at -25.4 1.27) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user GND (at -2.54 13.97) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user GND (at -25.4 13.97) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -29.21 16.51) (end -29.21 -1.27) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.27 16.51) (end -29.21 16.51) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.27 -1.27) (end 1.27 16.51) (layer F.SilkS) (width 0.1))
  (fp_line (start -29.21 -1.27) (end 1.27 -1.27) (layer F.SilkS) (width 0.1))
  (pad 1 thru_hole custom (at 0 0) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
    (options (clearance outline) (anchor rect))
    (primitives
      (gr_line (start 0 2.54) (end 0 0) (width 0.1))
    ))
  (pad 8 thru_hole custom (at -27.94 0) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
    (options (clearance outline) (anchor rect))
    (primitives
      (gr_line (start 0 2.54) (end 0 0) (width 0.1))
    ))
  (pad 3 thru_hole custom (at 0 12.7) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
    (options (clearance outline) (anchor rect))
    (primitives
      (gr_line (start -27.94 0) (end 0 0) (width 0.1))
      (gr_line (start -27.94 0) (end -27.94 2.54) (width 0.1))
      (gr_line (start -27.94 2.54) (end 0 2.54) (width 0.1))
      (gr_line (start 0 2.54) (end 0 0) (width 0.1))
    ))
  (pad 2 thru_hole rect (at 0 2.54) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 4 thru_hole rect (at 0 15.24) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 5 thru_hole rect (at -27.94 15.24) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 6 thru_hole rect (at -27.94 12.7) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 7 thru_hole rect (at -27.94 2.54) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (model ${KISYS3DMOD}/Capacitors_SMD.3dshapes/CP_Elec_5x5.7.step
    (offset (xyz -23 -6 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
  (model ${KISYS3DMOD}/Inductors_SMD.3dshapes/L_12x12mm_h4.5mm.wrl
    (offset (xyz -7 -12.5 0))
    (scale (xyz 2 2 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Potentiometer_SMD.3dshapes/Potentiometer_Bourns_3314G_Vertical.wrl
    (offset (xyz -8 -2 0))
    (scale (xyz 0.8 0.8 1))
    (rotate (xyz 0 0 -90))
  )
  (model ${KISYS3DMOD}/Package_SO.3dshapes/SOIC-8_3.9x4.9mm_P1.27mm.step
    (offset (xyz -16.5 -5 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 180))
  )
)
