============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Oct 26 16:00:47 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/show_clk_n_syn_3 will be merged with clock u_image_select/show_clk_n
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_image_process/clk will be routed on clock mesh
PHY-1001 : clock net u_image_process/wrreq_syn_3 will be merged with clock u_image_process/wrreq
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 16 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram_pr.db" in  5.087467s wall, 5.062500s user + 0.093750s system = 5.156250s CPU (101.4%)

RUN-1004 : used memory is 488 MB, reserved memory is 455 MB, peak memory is 523 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  1.064016s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (104.3%)

RUN-1004 : used memory is 505 MB, reserved memory is 471 MB, peak memory is 523 MB
RUN-1002 : start command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit ov2640_sdram_Runs/phy_1/ov2640_sdram.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.378971s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.4%)

RUN-1004 : used memory is 532 MB, reserved memory is 497 MB, peak memory is 547 MB
RUN-1003 : finish command "download -bit ov2640_sdram_Runs\phy_1\ov2640_sdram.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.679084s wall, 0.265625s user + 0.125000s system = 0.390625s CPU (5.8%)

RUN-1004 : used memory is 532 MB, reserved memory is 497 MB, peak memory is 547 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(55)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(56)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(57)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(72)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(73)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(74)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'matrix_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(39)
HDL-1007 : undeclared symbol 'matrix_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(40)
HDL-1007 : undeclared symbol 'matrix_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(41)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(75)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(76)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(77)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(77)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(78)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(79)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'pe_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(38)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(79)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(80)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(81)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pe_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(37)
HDL-1007 : undeclared symbol 'pe_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(38)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(79)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(80)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(81)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pre_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(38)
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(79)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(80)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(81)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-1007 : undeclared symbol 'pos_frame_vsync', assumed default net type 'wire' in RTL/Median_Gray.v(79)
HDL-1007 : undeclared symbol 'pos_frame_href', assumed default net type 'wire' in RTL/Median_Gray.v(80)
HDL-1007 : undeclared symbol 'pos_frame_clken', assumed default net type 'wire' in RTL/Median_Gray.v(81)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Gray.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_select.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'read_frame_href', assumed default net type 'wire' in RTL/three_martix.v(30)
HDL-1007 : undeclared symbol 'read_frame_clken', assumed default net type 'wire' in RTL/three_martix.v(31)
HDL-5007 WARNING: 'per_frame_href_r' is not declared in RTL/three_martix.v(30)
HDL-5007 WARNING: 'per_frame_clken_r' is not declared in RTL/three_martix.v(31)
HDL-5007 WARNING: 'per_frame_vsync_r' is not declared in RTL/three_martix.v(32)
HDL-5007 WARNING: 'per_frame_href_r' is not declared in RTL/three_martix.v(33)
HDL-5007 WARNING: 'per_frame_clken_r' is not declared in RTL/three_martix.v(34)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'read_frame_href', assumed default net type 'wire' in RTL/three_martix.v(30)
HDL-1007 : undeclared symbol 'read_frame_clken', assumed default net type 'wire' in RTL/three_martix.v(31)
HDL-5007 WARNING: 'per_frame_href_r' is not declared in RTL/three_martix.v(30)
HDL-5007 WARNING: 'per_frame_clken_r' is not declared in RTL/three_martix.v(31)
HDL-5007 WARNING: 'per_frame_vsync_r' is not declared in RTL/three_martix.v(32)
HDL-5007 WARNING: 'per_frame_href_r' is not declared in RTL/three_martix.v(33)
HDL-5007 WARNING: 'per_frame_clken_r' is not declared in RTL/three_martix.v(34)
HDL-5007 WARNING: 'per_frame_vsync_r' is not declared in RTL/three_martix.v(39)
HDL-5007 WARNING: 'per_frame_href_r' is not declared in RTL/three_martix.v(40)
HDL-5007 WARNING: 'per_frame_clken_r' is not declared in RTL/three_martix.v(41)
HDL-5007 WARNING: 'per_frame_vsync_r' is not declared in RTL/three_martix.v(44)
HDL-5007 WARNING: 'per_frame_vsync_r' is not declared in RTL/three_martix.v(44)
HDL-5007 Similar messages will be suppressed.
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-1007 : undeclared symbol 'read_frame_href', assumed default net type 'wire' in RTL/three_martix.v(32)
HDL-1007 : undeclared symbol 'read_frame_clken', assumed default net type 'wire' in RTL/three_martix.v(33)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/three_martix.v(48)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/three_martix.v(52)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-8007 ERROR: syntax error near 'fifo_1' in RTL/three_martix.v(238)
HDL-8007 ERROR: syntax error near 'fifo_2' in RTL/three_martix.v(247)
HDL-8007 ERROR: syntax error near 'endmodule' in RTL/three_martix.v(256)
HDL-8007 ERROR: Verilog 2000 keyword 'endmodule' used in incorrect context in RTL/three_martix.v(256)
HDL-1007 : Verilog file 'RTL/three_martix.v' ignored due to errors
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(225)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/three_martix.v(52)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(225)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/three_martix.v(52)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(225)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/three_martix.v(52)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(225)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/three_martix.v(52)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(225)
HDL-5007 WARNING: empty statement in sequential block in RTL/three_martix.v(224)
HDL-5007 WARNING: 'per_frame_clken' is not declared in RTL/three_martix.v(52)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/Administrator/Desktop/16_ov2640_sdram/ov2640_sdram_Runs/phy_1/ov2640_sdram.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/Median_Filter_3X3.v
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
