Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Sat Apr 18 19:11:05 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 5 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.998    -1811.097                    226                 3337       -0.421      -11.048                     30                 3337        6.833        0.000                       0                  2017  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                ------------           ----------      --------------
clk_in               {0.000 19.231}         38.462          26.000          
  clk_64mhz_clk_pll  {0.000 7.813}          15.625          63.999          
    adc_d_clk        {0.000 500.006}        1000.012        1.000           
    out_clk          {0.000 2500.030}       5000.060        0.200           
  clkfbout_clk_pll   {0.000 19.231}         38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                14.171        0.000                       0                     1  
  clk_64mhz_clk_pll       -5.286     -400.364                     98                 1938       -0.421      -11.048                     30                 1938        6.833        0.000                       0                  1127  
    adc_d_clk            994.631        0.000                      0                  390        0.201        0.000                      0                  390      499.506        0.000                       0                   165  
    out_clk             4981.391        0.000                      0                  640        0.052        0.000                      0                  640     2499.530        0.000                       0                   721  
  clkfbout_clk_pll                                                                                                                                                    14.171        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_d_clk          clk_64mhz_clk_pll        6.400        0.000                      0                   21        0.729        0.000                      0                   21  
out_clk            clk_64mhz_clk_pll      -12.998    -1410.733                    128                  130        0.294        0.000                      0                  130  
clk_64mhz_clk_pll  adc_d_clk                7.653        0.000                      0                   97        0.069        0.000                      0                   97  
clk_64mhz_clk_pll  out_clk                 11.836        0.000                      0                   76        0.130        0.000                      0                   76  
adc_d_clk          out_clk                989.608        0.000                      0                  160        0.065        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :           98  Failing Endpoints,  Worst Slack       -5.286ns,  Total Violation     -400.364ns
Hold  :           30  Failing Endpoints,  Worst Slack       -0.421ns,  Total Violation      -11.048ns
PW    :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.286ns  (required time - arrival time)
  Source:                 adc2/m_filter2/d_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.752ns  (logic 7.302ns (35.187%)  route 13.450ns (64.813%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 13.558 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.625    -2.388    adc2/m_filter2/clk_64mhz
    SLICE_X59Y53         FDRE                                         r  adc2/m_filter2/d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  adc2/m_filter2/d_reg[2][2]/Q
                         net (fo=12, routed)          1.454    -0.479    adc2/m_filter2/s1_1/Q[2]
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.355 r  adc2/m_filter2/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000    -0.355    adc2/m_filter2/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.195 r  adc2/m_filter2/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     0.195    adc2/m_filter2/s1_1/dout_01_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.423 r  adc2/m_filter2/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.546     1.969    adc2/m_filter2/s1_1/d_reg[2][12][0]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.313     2.282 f  adc2/m_filter2/s1_1/dout_01_carry_i_15__22/O
                         net (fo=8, routed)           0.606     2.888    adc2/m_filter2/s1_0/dout_01_carry_i_3__34
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.012 r  adc2/m_filter2/s1_0/dout_01_carry_i_3__29/O
                         net (fo=1, routed)           0.888     3.900    adc2/m_filter2/s2_0/DI[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.407 r  adc2/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    adc2/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.635 r  adc2/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.913     5.548    adc2/m_filter2/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.313     5.861 f  adc2/m_filter2/s1_1/dout_01_carry_i_13__20/O
                         net (fo=1, routed)           1.062     6.923    adc2/m_filter2/s1_0/dout_01_carry_13
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  adc2/m_filter2/s1_0/dout_01_carry_i_2__32/O
                         net (fo=1, routed)           0.730     7.777    adc2/m_filter2/s3_0/dout_01_carry__0_0[2]
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.175 r  adc2/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     8.175    adc2/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.403 r  adc2/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          1.397     9.800    adc2/m_filter2/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.313    10.113 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20/O
                         net (fo=3, routed)           0.801    10.914    adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_3__33/O
                         net (fo=1, routed)           0.502    11.540    adc2/m_filter2/s4_0/dout_01_carry__0_i_10__22[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    12.104 r  adc2/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.209    13.313    adc2/m_filter2/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.623 f  adc2/m_filter2/s1_0/dout_01_carry_i_28__10/O
                         net (fo=2, routed)           0.959    14.582    adc2/m_filter2/s1_1/dout_01_carry_4
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.706 r  adc2/m_filter2/s1_1/dout_01_carry_i_4__34/O
                         net (fo=1, routed)           0.514    15.221    adc2/m_filter2/s5/dout_01_carry__0_0[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.747 r  adc2/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    15.747    adc2/m_filter2/s5/dout_01_carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.975 r  adc2/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.869    16.843    adc2/m_filter2/s1_1/CO[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.313    17.156 r  adc2/m_filter2/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.156    adc2/avg_filter2/S[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.689 r  adc2/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.689    adc2/avg_filter2/d_acc0_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.806 r  adc2/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.806    adc2/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.923 r  adc2/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.923    adc2/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.040 r  adc2/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.040    adc2/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.363 r  adc2/avg_filter2/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    18.363    adc2/avg_filter2/d_acc0_carry__3_n_6
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.440    13.558    adc2/avg_filter2/clk_64mhz
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[17]/C
                         clock pessimism             -0.428    13.130    
                         clock uncertainty           -0.161    12.969    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109    13.078    adc2/avg_filter2/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                         -18.363    
  -------------------------------------------------------------------
                         slack                                 -5.286    

Slack (VIOLATED) :        -5.278ns  (required time - arrival time)
  Source:                 adc2/m_filter2/d_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.744ns  (logic 7.294ns (35.162%)  route 13.450ns (64.838%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 13.558 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.625    -2.388    adc2/m_filter2/clk_64mhz
    SLICE_X59Y53         FDRE                                         r  adc2/m_filter2/d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  adc2/m_filter2/d_reg[2][2]/Q
                         net (fo=12, routed)          1.454    -0.479    adc2/m_filter2/s1_1/Q[2]
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.355 r  adc2/m_filter2/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000    -0.355    adc2/m_filter2/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.195 r  adc2/m_filter2/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     0.195    adc2/m_filter2/s1_1/dout_01_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.423 r  adc2/m_filter2/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.546     1.969    adc2/m_filter2/s1_1/d_reg[2][12][0]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.313     2.282 f  adc2/m_filter2/s1_1/dout_01_carry_i_15__22/O
                         net (fo=8, routed)           0.606     2.888    adc2/m_filter2/s1_0/dout_01_carry_i_3__34
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.012 r  adc2/m_filter2/s1_0/dout_01_carry_i_3__29/O
                         net (fo=1, routed)           0.888     3.900    adc2/m_filter2/s2_0/DI[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.407 r  adc2/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    adc2/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.635 r  adc2/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.913     5.548    adc2/m_filter2/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.313     5.861 f  adc2/m_filter2/s1_1/dout_01_carry_i_13__20/O
                         net (fo=1, routed)           1.062     6.923    adc2/m_filter2/s1_0/dout_01_carry_13
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  adc2/m_filter2/s1_0/dout_01_carry_i_2__32/O
                         net (fo=1, routed)           0.730     7.777    adc2/m_filter2/s3_0/dout_01_carry__0_0[2]
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.175 r  adc2/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     8.175    adc2/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.403 r  adc2/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          1.397     9.800    adc2/m_filter2/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.313    10.113 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20/O
                         net (fo=3, routed)           0.801    10.914    adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_3__33/O
                         net (fo=1, routed)           0.502    11.540    adc2/m_filter2/s4_0/dout_01_carry__0_i_10__22[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    12.104 r  adc2/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.209    13.313    adc2/m_filter2/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.623 f  adc2/m_filter2/s1_0/dout_01_carry_i_28__10/O
                         net (fo=2, routed)           0.959    14.582    adc2/m_filter2/s1_1/dout_01_carry_4
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.706 r  adc2/m_filter2/s1_1/dout_01_carry_i_4__34/O
                         net (fo=1, routed)           0.514    15.221    adc2/m_filter2/s5/dout_01_carry__0_0[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.747 r  adc2/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    15.747    adc2/m_filter2/s5/dout_01_carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.975 r  adc2/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.869    16.843    adc2/m_filter2/s1_1/CO[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.313    17.156 r  adc2/m_filter2/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.156    adc2/avg_filter2/S[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.689 r  adc2/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.689    adc2/avg_filter2/d_acc0_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.806 r  adc2/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.806    adc2/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.923 r  adc2/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.923    adc2/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.040 r  adc2/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.040    adc2/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.355 r  adc2/avg_filter2/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    18.355    adc2/avg_filter2/d_acc0_carry__3_n_4
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.440    13.558    adc2/avg_filter2/clk_64mhz
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[19]/C
                         clock pessimism             -0.428    13.130    
                         clock uncertainty           -0.161    12.969    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109    13.078    adc2/avg_filter2/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                         -18.355    
  -------------------------------------------------------------------
                         slack                                 -5.278    

Slack (VIOLATED) :        -5.202ns  (required time - arrival time)
  Source:                 adc2/m_filter2/d_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/d_acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.668ns  (logic 7.218ns (34.924%)  route 13.450ns (65.076%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 13.558 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.625    -2.388    adc2/m_filter2/clk_64mhz
    SLICE_X59Y53         FDRE                                         r  adc2/m_filter2/d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  adc2/m_filter2/d_reg[2][2]/Q
                         net (fo=12, routed)          1.454    -0.479    adc2/m_filter2/s1_1/Q[2]
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.355 r  adc2/m_filter2/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000    -0.355    adc2/m_filter2/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.195 r  adc2/m_filter2/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     0.195    adc2/m_filter2/s1_1/dout_01_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.423 r  adc2/m_filter2/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.546     1.969    adc2/m_filter2/s1_1/d_reg[2][12][0]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.313     2.282 f  adc2/m_filter2/s1_1/dout_01_carry_i_15__22/O
                         net (fo=8, routed)           0.606     2.888    adc2/m_filter2/s1_0/dout_01_carry_i_3__34
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.012 r  adc2/m_filter2/s1_0/dout_01_carry_i_3__29/O
                         net (fo=1, routed)           0.888     3.900    adc2/m_filter2/s2_0/DI[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.407 r  adc2/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    adc2/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.635 r  adc2/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.913     5.548    adc2/m_filter2/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.313     5.861 f  adc2/m_filter2/s1_1/dout_01_carry_i_13__20/O
                         net (fo=1, routed)           1.062     6.923    adc2/m_filter2/s1_0/dout_01_carry_13
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  adc2/m_filter2/s1_0/dout_01_carry_i_2__32/O
                         net (fo=1, routed)           0.730     7.777    adc2/m_filter2/s3_0/dout_01_carry__0_0[2]
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.175 r  adc2/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     8.175    adc2/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.403 r  adc2/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          1.397     9.800    adc2/m_filter2/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.313    10.113 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20/O
                         net (fo=3, routed)           0.801    10.914    adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_3__33/O
                         net (fo=1, routed)           0.502    11.540    adc2/m_filter2/s4_0/dout_01_carry__0_i_10__22[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    12.104 r  adc2/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.209    13.313    adc2/m_filter2/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.623 f  adc2/m_filter2/s1_0/dout_01_carry_i_28__10/O
                         net (fo=2, routed)           0.959    14.582    adc2/m_filter2/s1_1/dout_01_carry_4
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.706 r  adc2/m_filter2/s1_1/dout_01_carry_i_4__34/O
                         net (fo=1, routed)           0.514    15.221    adc2/m_filter2/s5/dout_01_carry__0_0[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.747 r  adc2/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    15.747    adc2/m_filter2/s5/dout_01_carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.975 r  adc2/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.869    16.843    adc2/m_filter2/s1_1/CO[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.313    17.156 r  adc2/m_filter2/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.156    adc2/avg_filter2/S[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.689 r  adc2/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.689    adc2/avg_filter2/d_acc0_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.806 r  adc2/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.806    adc2/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.923 r  adc2/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.923    adc2/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.040 r  adc2/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.040    adc2/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.279 r  adc2/avg_filter2/d_acc0_carry__3/O[2]
                         net (fo=1, routed)           0.000    18.279    adc2/avg_filter2/d_acc0_carry__3_n_5
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.440    13.558    adc2/avg_filter2/clk_64mhz
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[18]/C
                         clock pessimism             -0.428    13.130    
                         clock uncertainty           -0.161    12.969    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109    13.078    adc2/avg_filter2/d_acc_reg[18]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                         -18.279    
  -------------------------------------------------------------------
                         slack                                 -5.202    

Slack (VIOLATED) :        -5.182ns  (required time - arrival time)
  Source:                 adc2/m_filter2/d_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/d_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.648ns  (logic 7.198ns (34.861%)  route 13.450ns (65.139%))
  Logic Levels:           24  (CARRY4=14 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 13.558 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.625    -2.388    adc2/m_filter2/clk_64mhz
    SLICE_X59Y53         FDRE                                         r  adc2/m_filter2/d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  adc2/m_filter2/d_reg[2][2]/Q
                         net (fo=12, routed)          1.454    -0.479    adc2/m_filter2/s1_1/Q[2]
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.355 r  adc2/m_filter2/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000    -0.355    adc2/m_filter2/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.195 r  adc2/m_filter2/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     0.195    adc2/m_filter2/s1_1/dout_01_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.423 r  adc2/m_filter2/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.546     1.969    adc2/m_filter2/s1_1/d_reg[2][12][0]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.313     2.282 f  adc2/m_filter2/s1_1/dout_01_carry_i_15__22/O
                         net (fo=8, routed)           0.606     2.888    adc2/m_filter2/s1_0/dout_01_carry_i_3__34
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.012 r  adc2/m_filter2/s1_0/dout_01_carry_i_3__29/O
                         net (fo=1, routed)           0.888     3.900    adc2/m_filter2/s2_0/DI[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.407 r  adc2/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    adc2/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.635 r  adc2/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.913     5.548    adc2/m_filter2/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.313     5.861 f  adc2/m_filter2/s1_1/dout_01_carry_i_13__20/O
                         net (fo=1, routed)           1.062     6.923    adc2/m_filter2/s1_0/dout_01_carry_13
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  adc2/m_filter2/s1_0/dout_01_carry_i_2__32/O
                         net (fo=1, routed)           0.730     7.777    adc2/m_filter2/s3_0/dout_01_carry__0_0[2]
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.175 r  adc2/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     8.175    adc2/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.403 r  adc2/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          1.397     9.800    adc2/m_filter2/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.313    10.113 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20/O
                         net (fo=3, routed)           0.801    10.914    adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_3__33/O
                         net (fo=1, routed)           0.502    11.540    adc2/m_filter2/s4_0/dout_01_carry__0_i_10__22[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    12.104 r  adc2/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.209    13.313    adc2/m_filter2/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.623 f  adc2/m_filter2/s1_0/dout_01_carry_i_28__10/O
                         net (fo=2, routed)           0.959    14.582    adc2/m_filter2/s1_1/dout_01_carry_4
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.706 r  adc2/m_filter2/s1_1/dout_01_carry_i_4__34/O
                         net (fo=1, routed)           0.514    15.221    adc2/m_filter2/s5/dout_01_carry__0_0[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.747 r  adc2/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    15.747    adc2/m_filter2/s5/dout_01_carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.975 r  adc2/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.869    16.843    adc2/m_filter2/s1_1/CO[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.313    17.156 r  adc2/m_filter2/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.156    adc2/avg_filter2/S[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.689 r  adc2/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.689    adc2/avg_filter2/d_acc0_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.806 r  adc2/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.806    adc2/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.923 r  adc2/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.923    adc2/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.040 r  adc2/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.040    adc2/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.259 r  adc2/avg_filter2/d_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000    18.259    adc2/avg_filter2/d_acc0_carry__3_n_7
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.440    13.558    adc2/avg_filter2/clk_64mhz
    SLICE_X54Y59         FDRE                                         r  adc2/avg_filter2/d_acc_reg[16]/C
                         clock pessimism             -0.428    13.130    
                         clock uncertainty           -0.161    12.969    
    SLICE_X54Y59         FDRE (Setup_fdre_C_D)        0.109    13.078    adc2/avg_filter2/d_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                         -18.259    
  -------------------------------------------------------------------
                         slack                                 -5.182    

Slack (VIOLATED) :        -5.180ns  (required time - arrival time)
  Source:                 adc1/m_filter2/d_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter2/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.603ns  (logic 6.135ns (29.777%)  route 14.468ns (70.223%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 13.557 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.620    -2.393    adc1/m_filter2/clk_64mhz
    SLICE_X6Y61          FDRE                                         r  adc1/m_filter2/d_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  adc1/m_filter2/d_reg[1][12]/Q
                         net (fo=11, routed)          1.629    -0.246    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__14_0[12]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.154    -0.092 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000    -0.092    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__10_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318     0.226 r  adc1/m_filter2/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         1.480     1.705    adc1/m_filter2/s1_0/CO[0]
    SLICE_X7Y63          LUT3 (Prop_lut3_I2_O)        0.313     2.018 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_12__9/O
                         net (fo=7, routed)           0.611     2.629    adc1/m_filter2/s1_0/d_reg[0][11]
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.753 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_2__11/O
                         net (fo=1, routed)           0.645     3.398    adc1/m_filter2/s2_0/dout_01_carry__0_i_29__0[1]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520     3.918 r  adc1/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.278     5.196    adc1/m_filter2/s1_0/dout_01_carry__0_i_12__7[0]
    SLICE_X8Y61          LUT5 (Prop_lut5_I4_O)        0.313     5.509 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_11__8/O
                         net (fo=5, routed)           1.235     6.744    adc1/m_filter2/s1_0/d_reg[0][10]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000     6.868    adc1/m_filter2/s3_1/dout_01_carry__0_i_9__9_0[1]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.442 r  adc1/m_filter2/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.391     8.833    adc1/m_filter2/s1_1/d_acc0_carry__2_i_7__0_3[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I4_O)        0.310     9.143 f  adc1/m_filter2/s1_1/dout_01_carry_i_10__9/O
                         net (fo=3, routed)           0.818     9.961    adc1/m_filter2/s1_1/dout_01_carry_i_10__9_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.085 r  adc1/m_filter2/s1_1/dout_01_carry_i_1__15/O
                         net (fo=1, routed)           0.659    10.744    adc1/m_filter2/s4_0/dout_01_carry__0_0[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.140 r  adc1/m_filter2/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    11.140    adc1/m_filter2/s4_0/dout_01_carry_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.369 f  adc1/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.192    12.561    adc1/m_filter2/s1_1/d_acc_reg[3]_0[0]
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.310    12.871 f  adc1/m_filter2/s1_1/dout_01_carry__0_i_13__5/O
                         net (fo=2, routed)           1.276    14.147    adc1/m_filter2/s1_1/dout_01_carry__0_i_13__5_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.271 r  adc1/m_filter2/s1_1/dout_01_carry__0_i_2__16/O
                         net (fo=1, routed)           0.609    14.880    adc1/m_filter2/s5/d_acc0_carry__2_i_3__0[1]
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    15.413 r  adc1/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          1.038    16.451    adc1/m_filter2/s1_1/CO[0]
    SLICE_X11Y61         LUT5 (Prop_lut5_I4_O)        0.310    16.761 r  adc1/m_filter2/s1_1/d_acc0_carry__2_i_3__0/O
                         net (fo=1, routed)           0.607    17.369    adc1/avg_filter2/d_acc_reg[15]_0[0]
    SLICE_X11Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.876 r  adc1/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.876    adc1/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.210 r  adc1/avg_filter2/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    18.210    adc1/avg_filter2/d_acc0_carry__3_n_6
    SLICE_X11Y60         FDRE                                         r  adc1/avg_filter2/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.439    13.557    adc1/avg_filter2/clk_64mhz
    SLICE_X11Y60         FDRE                                         r  adc1/avg_filter2/d_acc_reg[17]/C
                         clock pessimism             -0.428    13.129    
                         clock uncertainty           -0.161    12.968    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    13.030    adc1/avg_filter2/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -5.180    

Slack (VIOLATED) :        -5.168ns  (required time - arrival time)
  Source:                 adc2/m_filter2/d_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/d_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.635ns  (logic 7.185ns (34.820%)  route 13.450ns (65.180%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 13.559 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.625    -2.388    adc2/m_filter2/clk_64mhz
    SLICE_X59Y53         FDRE                                         r  adc2/m_filter2/d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  adc2/m_filter2/d_reg[2][2]/Q
                         net (fo=12, routed)          1.454    -0.479    adc2/m_filter2/s1_1/Q[2]
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.355 r  adc2/m_filter2/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000    -0.355    adc2/m_filter2/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.195 r  adc2/m_filter2/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     0.195    adc2/m_filter2/s1_1/dout_01_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.423 r  adc2/m_filter2/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.546     1.969    adc2/m_filter2/s1_1/d_reg[2][12][0]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.313     2.282 f  adc2/m_filter2/s1_1/dout_01_carry_i_15__22/O
                         net (fo=8, routed)           0.606     2.888    adc2/m_filter2/s1_0/dout_01_carry_i_3__34
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.012 r  adc2/m_filter2/s1_0/dout_01_carry_i_3__29/O
                         net (fo=1, routed)           0.888     3.900    adc2/m_filter2/s2_0/DI[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.407 r  adc2/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    adc2/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.635 r  adc2/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.913     5.548    adc2/m_filter2/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.313     5.861 f  adc2/m_filter2/s1_1/dout_01_carry_i_13__20/O
                         net (fo=1, routed)           1.062     6.923    adc2/m_filter2/s1_0/dout_01_carry_13
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  adc2/m_filter2/s1_0/dout_01_carry_i_2__32/O
                         net (fo=1, routed)           0.730     7.777    adc2/m_filter2/s3_0/dout_01_carry__0_0[2]
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.175 r  adc2/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     8.175    adc2/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.403 r  adc2/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          1.397     9.800    adc2/m_filter2/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.313    10.113 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20/O
                         net (fo=3, routed)           0.801    10.914    adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_3__33/O
                         net (fo=1, routed)           0.502    11.540    adc2/m_filter2/s4_0/dout_01_carry__0_i_10__22[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    12.104 r  adc2/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.209    13.313    adc2/m_filter2/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.623 f  adc2/m_filter2/s1_0/dout_01_carry_i_28__10/O
                         net (fo=2, routed)           0.959    14.582    adc2/m_filter2/s1_1/dout_01_carry_4
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.706 r  adc2/m_filter2/s1_1/dout_01_carry_i_4__34/O
                         net (fo=1, routed)           0.514    15.221    adc2/m_filter2/s5/dout_01_carry__0_0[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.747 r  adc2/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    15.747    adc2/m_filter2/s5/dout_01_carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.975 r  adc2/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.869    16.843    adc2/m_filter2/s1_1/CO[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.313    17.156 r  adc2/m_filter2/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.156    adc2/avg_filter2/S[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.689 r  adc2/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.689    adc2/avg_filter2/d_acc0_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.806 r  adc2/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.806    adc2/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.923 r  adc2/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.923    adc2/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.246 r  adc2/avg_filter2/d_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000    18.246    adc2/avg_filter2/d_acc0_carry__2_n_6
    SLICE_X54Y58         FDRE                                         r  adc2/avg_filter2/d_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.441    13.559    adc2/avg_filter2/clk_64mhz
    SLICE_X54Y58         FDRE                                         r  adc2/avg_filter2/d_acc_reg[13]/C
                         clock pessimism             -0.428    13.131    
                         clock uncertainty           -0.161    12.970    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.109    13.079    adc2/avg_filter2/d_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -18.246    
  -------------------------------------------------------------------
                         slack                                 -5.168    

Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 adc2/m_filter2/d_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/d_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.627ns  (logic 7.177ns (34.795%)  route 13.450ns (65.205%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 13.559 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.625    -2.388    adc2/m_filter2/clk_64mhz
    SLICE_X59Y53         FDRE                                         r  adc2/m_filter2/d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  adc2/m_filter2/d_reg[2][2]/Q
                         net (fo=12, routed)          1.454    -0.479    adc2/m_filter2/s1_1/Q[2]
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.355 r  adc2/m_filter2/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000    -0.355    adc2/m_filter2/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.195 r  adc2/m_filter2/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     0.195    adc2/m_filter2/s1_1/dout_01_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.423 r  adc2/m_filter2/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.546     1.969    adc2/m_filter2/s1_1/d_reg[2][12][0]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.313     2.282 f  adc2/m_filter2/s1_1/dout_01_carry_i_15__22/O
                         net (fo=8, routed)           0.606     2.888    adc2/m_filter2/s1_0/dout_01_carry_i_3__34
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.012 r  adc2/m_filter2/s1_0/dout_01_carry_i_3__29/O
                         net (fo=1, routed)           0.888     3.900    adc2/m_filter2/s2_0/DI[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.407 r  adc2/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    adc2/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.635 r  adc2/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.913     5.548    adc2/m_filter2/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.313     5.861 f  adc2/m_filter2/s1_1/dout_01_carry_i_13__20/O
                         net (fo=1, routed)           1.062     6.923    adc2/m_filter2/s1_0/dout_01_carry_13
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  adc2/m_filter2/s1_0/dout_01_carry_i_2__32/O
                         net (fo=1, routed)           0.730     7.777    adc2/m_filter2/s3_0/dout_01_carry__0_0[2]
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.175 r  adc2/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     8.175    adc2/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.403 r  adc2/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          1.397     9.800    adc2/m_filter2/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.313    10.113 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20/O
                         net (fo=3, routed)           0.801    10.914    adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_3__33/O
                         net (fo=1, routed)           0.502    11.540    adc2/m_filter2/s4_0/dout_01_carry__0_i_10__22[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    12.104 r  adc2/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.209    13.313    adc2/m_filter2/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.623 f  adc2/m_filter2/s1_0/dout_01_carry_i_28__10/O
                         net (fo=2, routed)           0.959    14.582    adc2/m_filter2/s1_1/dout_01_carry_4
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.706 r  adc2/m_filter2/s1_1/dout_01_carry_i_4__34/O
                         net (fo=1, routed)           0.514    15.221    adc2/m_filter2/s5/dout_01_carry__0_0[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.747 r  adc2/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    15.747    adc2/m_filter2/s5/dout_01_carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.975 r  adc2/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.869    16.843    adc2/m_filter2/s1_1/CO[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.313    17.156 r  adc2/m_filter2/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.156    adc2/avg_filter2/S[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.689 r  adc2/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.689    adc2/avg_filter2/d_acc0_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.806 r  adc2/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.806    adc2/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.923 r  adc2/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.923    adc2/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.238 r  adc2/avg_filter2/d_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000    18.238    adc2/avg_filter2/d_acc0_carry__2_n_4
    SLICE_X54Y58         FDRE                                         r  adc2/avg_filter2/d_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.441    13.559    adc2/avg_filter2/clk_64mhz
    SLICE_X54Y58         FDRE                                         r  adc2/avg_filter2/d_acc_reg[15]/C
                         clock pessimism             -0.428    13.131    
                         clock uncertainty           -0.161    12.970    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.109    13.079    adc2/avg_filter2/d_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -18.238    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -5.159ns  (required time - arrival time)
  Source:                 adc1/m_filter2/d_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter2/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.582ns  (logic 6.114ns (29.706%)  route 14.468ns (70.294%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 13.557 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.620    -2.393    adc1/m_filter2/clk_64mhz
    SLICE_X6Y61          FDRE                                         r  adc1/m_filter2/d_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  adc1/m_filter2/d_reg[1][12]/Q
                         net (fo=11, routed)          1.629    -0.246    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__14_0[12]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.154    -0.092 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000    -0.092    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__10_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318     0.226 r  adc1/m_filter2/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         1.480     1.705    adc1/m_filter2/s1_0/CO[0]
    SLICE_X7Y63          LUT3 (Prop_lut3_I2_O)        0.313     2.018 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_12__9/O
                         net (fo=7, routed)           0.611     2.629    adc1/m_filter2/s1_0/d_reg[0][11]
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.753 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_2__11/O
                         net (fo=1, routed)           0.645     3.398    adc1/m_filter2/s2_0/dout_01_carry__0_i_29__0[1]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520     3.918 r  adc1/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.278     5.196    adc1/m_filter2/s1_0/dout_01_carry__0_i_12__7[0]
    SLICE_X8Y61          LUT5 (Prop_lut5_I4_O)        0.313     5.509 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_11__8/O
                         net (fo=5, routed)           1.235     6.744    adc1/m_filter2/s1_0/d_reg[0][10]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000     6.868    adc1/m_filter2/s3_1/dout_01_carry__0_i_9__9_0[1]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.442 r  adc1/m_filter2/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.391     8.833    adc1/m_filter2/s1_1/d_acc0_carry__2_i_7__0_3[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I4_O)        0.310     9.143 f  adc1/m_filter2/s1_1/dout_01_carry_i_10__9/O
                         net (fo=3, routed)           0.818     9.961    adc1/m_filter2/s1_1/dout_01_carry_i_10__9_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.085 r  adc1/m_filter2/s1_1/dout_01_carry_i_1__15/O
                         net (fo=1, routed)           0.659    10.744    adc1/m_filter2/s4_0/dout_01_carry__0_0[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.140 r  adc1/m_filter2/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    11.140    adc1/m_filter2/s4_0/dout_01_carry_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.369 f  adc1/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.192    12.561    adc1/m_filter2/s1_1/d_acc_reg[3]_0[0]
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.310    12.871 f  adc1/m_filter2/s1_1/dout_01_carry__0_i_13__5/O
                         net (fo=2, routed)           1.276    14.147    adc1/m_filter2/s1_1/dout_01_carry__0_i_13__5_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.271 r  adc1/m_filter2/s1_1/dout_01_carry__0_i_2__16/O
                         net (fo=1, routed)           0.609    14.880    adc1/m_filter2/s5/d_acc0_carry__2_i_3__0[1]
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    15.413 r  adc1/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          1.038    16.451    adc1/m_filter2/s1_1/CO[0]
    SLICE_X11Y61         LUT5 (Prop_lut5_I4_O)        0.310    16.761 r  adc1/m_filter2/s1_1/d_acc0_carry__2_i_3__0/O
                         net (fo=1, routed)           0.607    17.369    adc1/avg_filter2/d_acc_reg[15]_0[0]
    SLICE_X11Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.876 r  adc1/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.876    adc1/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.189 r  adc1/avg_filter2/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    18.189    adc1/avg_filter2/d_acc0_carry__3_n_4
    SLICE_X11Y60         FDRE                                         r  adc1/avg_filter2/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.439    13.557    adc1/avg_filter2/clk_64mhz
    SLICE_X11Y60         FDRE                                         r  adc1/avg_filter2/d_acc_reg[19]/C
                         clock pessimism             -0.428    13.129    
                         clock uncertainty           -0.161    12.968    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    13.030    adc1/avg_filter2/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -18.189    
  -------------------------------------------------------------------
                         slack                                 -5.159    

Slack (VIOLATED) :        -5.085ns  (required time - arrival time)
  Source:                 adc1/m_filter2/d_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter2/d_acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.508ns  (logic 6.040ns (29.452%)  route 14.468ns (70.548%))
  Logic Levels:           18  (CARRY4=8 LUT3=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 13.557 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.620    -2.393    adc1/m_filter2/clk_64mhz
    SLICE_X6Y61          FDRE                                         r  adc1/m_filter2/d_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  adc1/m_filter2/d_reg[1][12]/Q
                         net (fo=11, routed)          1.629    -0.246    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__14_0[12]
    SLICE_X7Y57          LUT4 (Prop_lut4_I1_O)        0.154    -0.092 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000    -0.092    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__10_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318     0.226 r  adc1/m_filter2/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         1.480     1.705    adc1/m_filter2/s1_0/CO[0]
    SLICE_X7Y63          LUT3 (Prop_lut3_I2_O)        0.313     2.018 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_12__9/O
                         net (fo=7, routed)           0.611     2.629    adc1/m_filter2/s1_0/d_reg[0][11]
    SLICE_X5Y61          LUT6 (Prop_lut6_I5_O)        0.124     2.753 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_2__11/O
                         net (fo=1, routed)           0.645     3.398    adc1/m_filter2/s2_0/dout_01_carry__0_i_29__0[1]
    SLICE_X5Y58          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520     3.918 r  adc1/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.278     5.196    adc1/m_filter2/s1_0/dout_01_carry__0_i_12__7[0]
    SLICE_X8Y61          LUT5 (Prop_lut5_I4_O)        0.313     5.509 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_11__8/O
                         net (fo=5, routed)           1.235     6.744    adc1/m_filter2/s1_0/d_reg[0][10]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.868 r  adc1/m_filter2/s1_0/dout_01_carry__0_i_5__12/O
                         net (fo=1, routed)           0.000     6.868    adc1/m_filter2/s3_1/dout_01_carry__0_i_9__9_0[1]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.442 r  adc1/m_filter2/s3_1/dout_01_carry__0/CO[2]
                         net (fo=84, routed)          1.391     8.833    adc1/m_filter2/s1_1/d_acc0_carry__2_i_7__0_3[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I4_O)        0.310     9.143 f  adc1/m_filter2/s1_1/dout_01_carry_i_10__9/O
                         net (fo=3, routed)           0.818     9.961    adc1/m_filter2/s1_1/dout_01_carry_i_10__9_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.085 r  adc1/m_filter2/s1_1/dout_01_carry_i_1__15/O
                         net (fo=1, routed)           0.659    10.744    adc1/m_filter2/s4_0/dout_01_carry__0_0[3]
    SLICE_X10Y58         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.140 r  adc1/m_filter2/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    11.140    adc1/m_filter2/s4_0/dout_01_carry_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.369 f  adc1/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.192    12.561    adc1/m_filter2/s1_1/d_acc_reg[3]_0[0]
    SLICE_X11Y54         LUT6 (Prop_lut6_I0_O)        0.310    12.871 f  adc1/m_filter2/s1_1/dout_01_carry__0_i_13__5/O
                         net (fo=2, routed)           1.276    14.147    adc1/m_filter2/s1_1/dout_01_carry__0_i_13__5_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.271 r  adc1/m_filter2/s1_1/dout_01_carry__0_i_2__16/O
                         net (fo=1, routed)           0.609    14.880    adc1/m_filter2/s5/d_acc0_carry__2_i_3__0[1]
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    15.413 r  adc1/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          1.038    16.451    adc1/m_filter2/s1_1/CO[0]
    SLICE_X11Y61         LUT5 (Prop_lut5_I4_O)        0.310    16.761 r  adc1/m_filter2/s1_1/d_acc0_carry__2_i_3__0/O
                         net (fo=1, routed)           0.607    17.369    adc1/avg_filter2/d_acc_reg[15]_0[0]
    SLICE_X11Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.876 r  adc1/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.876    adc1/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.115 r  adc1/avg_filter2/d_acc0_carry__3/O[2]
                         net (fo=1, routed)           0.000    18.115    adc1/avg_filter2/d_acc0_carry__3_n_5
    SLICE_X11Y60         FDRE                                         r  adc1/avg_filter2/d_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.439    13.557    adc1/avg_filter2/clk_64mhz
    SLICE_X11Y60         FDRE                                         r  adc1/avg_filter2/d_acc_reg[18]/C
                         clock pessimism             -0.428    13.129    
                         clock uncertainty           -0.161    12.968    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    13.030    adc1/avg_filter2/d_acc_reg[18]
  -------------------------------------------------------------------
                         required time                         13.030    
                         arrival time                         -18.115    
  -------------------------------------------------------------------
                         slack                                 -5.085    

Slack (VIOLATED) :        -5.084ns  (required time - arrival time)
  Source:                 adc2/m_filter2/d_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/avg_filter2/d_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        20.551ns  (logic 7.101ns (34.554%)  route 13.450ns (65.446%))
  Logic Levels:           23  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 13.559 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.625    -2.388    adc2/m_filter2/clk_64mhz
    SLICE_X59Y53         FDRE                                         r  adc2/m_filter2/d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  adc2/m_filter2/d_reg[2][2]/Q
                         net (fo=12, routed)          1.454    -0.479    adc2/m_filter2/s1_1/Q[2]
    SLICE_X61Y54         LUT4 (Prop_lut4_I0_O)        0.124    -0.355 r  adc2/m_filter2/s1_1/dout_01_carry_i_7__26/O
                         net (fo=1, routed)           0.000    -0.355    adc2/m_filter2/s1_1/dout_01_carry_i_7__26_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.195 r  adc2/m_filter2/s1_1/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     0.195    adc2/m_filter2/s1_1/dout_01_carry_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     0.423 r  adc2/m_filter2/s1_1/dout_01_carry__0/CO[2]
                         net (fo=112, routed)         1.546     1.969    adc2/m_filter2/s1_1/d_reg[2][12][0]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.313     2.282 f  adc2/m_filter2/s1_1/dout_01_carry_i_15__22/O
                         net (fo=8, routed)           0.606     2.888    adc2/m_filter2/s1_0/dout_01_carry_i_3__34
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     3.012 r  adc2/m_filter2/s1_0/dout_01_carry_i_3__29/O
                         net (fo=1, routed)           0.888     3.900    adc2/m_filter2/s2_0/DI[1]
    SLICE_X59Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.407 r  adc2/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     4.407    adc2/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.635 r  adc2/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.913     5.548    adc2/m_filter2/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.313     5.861 f  adc2/m_filter2/s1_1/dout_01_carry_i_13__20/O
                         net (fo=1, routed)           1.062     6.923    adc2/m_filter2/s1_0/dout_01_carry_13
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.047 r  adc2/m_filter2/s1_0/dout_01_carry_i_2__32/O
                         net (fo=1, routed)           0.730     7.777    adc2/m_filter2/s3_0/dout_01_carry__0_0[2]
    SLICE_X57Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.175 r  adc2/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     8.175    adc2/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.403 r  adc2/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          1.397     9.800    adc2/m_filter2/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X58Y57         LUT6 (Prop_lut6_I5_O)        0.313    10.113 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20/O
                         net (fo=3, routed)           0.801    10.914    adc2/m_filter2/s1_1/dout_01_carry__0_i_13__20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  adc2/m_filter2/s1_1/dout_01_carry__0_i_3__33/O
                         net (fo=1, routed)           0.502    11.540    adc2/m_filter2/s4_0/dout_01_carry__0_i_10__22[0]
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    12.104 r  adc2/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          1.209    13.313    adc2/m_filter2/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X55Y53         LUT6 (Prop_lut6_I5_O)        0.310    13.623 f  adc2/m_filter2/s1_0/dout_01_carry_i_28__10/O
                         net (fo=2, routed)           0.959    14.582    adc2/m_filter2/s1_1/dout_01_carry_4
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.706 r  adc2/m_filter2/s1_1/dout_01_carry_i_4__34/O
                         net (fo=1, routed)           0.514    15.221    adc2/m_filter2/s5/dout_01_carry__0_0[0]
    SLICE_X55Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.747 r  adc2/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    15.747    adc2/m_filter2/s5/dout_01_carry_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.975 r  adc2/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.869    16.843    adc2/m_filter2/s1_1/CO[0]
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.313    17.156 r  adc2/m_filter2/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    17.156    adc2/avg_filter2/S[1]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.689 r  adc2/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.689    adc2/avg_filter2/d_acc0_carry_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.806 r  adc2/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.806    adc2/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.923 r  adc2/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.923    adc2/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.162 r  adc2/avg_filter2/d_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000    18.162    adc2/avg_filter2/d_acc0_carry__2_n_5
    SLICE_X54Y58         FDRE                                         r  adc2/avg_filter2/d_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.441    13.559    adc2/avg_filter2/clk_64mhz
    SLICE_X54Y58         FDRE                                         r  adc2/avg_filter2/d_acc_reg[14]/C
                         clock pessimism             -0.428    13.131    
                         clock uncertainty           -0.161    12.970    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.109    13.079    adc2/avg_filter2/d_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -5.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.421ns  (arrival time - required time)
  Source:                 D_2[2]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 1.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    K6                                                0.000    -3.180 r  D_2[2] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[2]
    K6                   IBUF (Prop_ibuf_I_O)         1.368    -1.812 r  adc2/adc/inst/pins[2].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.812    adc2/adc/inst/data_in_from_pins_int[2]
    ILOGIC_X1Y49         IDDR                                         r  adc2/adc/inst/pins[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y49         IDDR                                         r  adc2/adc/inst/pins[2].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[2].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.812    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.400ns  (arrival time - required time)
  Source:                 D_2[13]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[13].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 1.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    U8                                                0.000    -3.180 r  D_2[13] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[13]
    U8                   IBUF (Prop_ibuf_I_O)         1.389    -1.791 r  adc2/adc/inst/pins[13].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.791    adc2/adc/inst/data_in_from_pins_int[13]
    ILOGIC_X1Y0          IDDR                                         r  adc2/adc/inst/pins[13].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y0          IDDR                                         r  adc2/adc/inst/pins[13].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y0          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[13].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.396ns  (arrival time - required time)
  Source:                 D_2[1]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 1.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.338ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    N6                                                0.000    -3.180 r  D_2[1] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[1]
    N6                   IBUF (Prop_ibuf_I_O)         1.387    -1.793 r  adc2/adc/inst/pins[1].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.793    adc2/adc/inst/data_in_from_pins_int[1]
    ILOGIC_X1Y13         IDDR                                         r  adc2/adc/inst/pins[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.675    -2.338    adc2/adc/inst/clk_in
    ILOGIC_X1Y13         IDDR                                         r  adc2/adc/inst/pins[1].iddr_inst/C
                         clock pessimism              0.590    -1.749    
                         clock uncertainty            0.161    -1.588    
    ILOGIC_X1Y13         IDDR (Hold_iddr_C_D)         0.191    -1.397    adc2/adc/inst/pins[1].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.395ns  (arrival time - required time)
  Source:                 OTR_1
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/adc/inst/pins[14].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 1.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.346ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    K16                                               0.000    -3.180 r  OTR_1 (IN)
                         net (fo=0)                   0.000    -3.180    adc1/adc/inst/data_in_from_pins[14]
    K16                  IBUF (Prop_ibuf_I_O)         1.380    -1.799 r  adc1/adc/inst/pins[14].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.799    adc1/adc/inst/data_in_from_pins_int[14]
    ILOGIC_X0Y50         IDDR                                         r  adc1/adc/inst/pins[14].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.667    -2.346    adc1/adc/inst/clk_in
    ILOGIC_X0Y50         IDDR                                         r  adc1/adc/inst/pins[14].iddr_inst/C
                         clock pessimism              0.590    -1.756    
                         clock uncertainty            0.161    -1.595    
    ILOGIC_X0Y50         IDDR (Hold_iddr_C_D)         0.191    -1.404    adc1/adc/inst/pins[14].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.404    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.393ns  (arrival time - required time)
  Source:                 D_2[10]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[10].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 1.397ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    T8                                                0.000    -3.180 r  D_2[10] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[10]
    T8                   IBUF (Prop_ibuf_I_O)         1.397    -1.783 r  adc2/adc/inst/pins[10].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.783    adc2/adc/inst/data_in_from_pins_int[10]
    ILOGIC_X1Y1          IDDR                                         r  adc2/adc/inst/pins[10].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y1          IDDR                                         r  adc2/adc/inst/pins[10].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y1          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[10].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.391ns  (arrival time - required time)
  Source:                 D_2[0]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 1.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.338ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    M6                                                0.000    -3.180 r  D_2[0] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[0]
    M6                   IBUF (Prop_ibuf_I_O)         1.392    -1.788 r  adc2/adc/inst/pins[0].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.788    adc2/adc/inst/data_in_from_pins_int[0]
    ILOGIC_X1Y14         IDDR                                         r  adc2/adc/inst/pins[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.675    -2.338    adc2/adc/inst/clk_in
    ILOGIC_X1Y14         IDDR                                         r  adc2/adc/inst/pins[0].iddr_inst/C
                         clock pessimism              0.590    -1.749    
                         clock uncertainty            0.161    -1.588    
    ILOGIC_X1Y14         IDDR (Hold_iddr_C_D)         0.191    -1.397    adc2/adc/inst/pins[0].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.388ns  (arrival time - required time)
  Source:                 D_2[9]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[9].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 1.401ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R8                                                0.000    -3.180 r  D_2[9] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[9]
    R8                   IBUF (Prop_ibuf_I_O)         1.401    -1.779 r  adc2/adc/inst/pins[9].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.779    adc2/adc/inst/data_in_from_pins_int[9]
    ILOGIC_X1Y2          IDDR                                         r  adc2/adc/inst/pins[9].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y2          IDDR                                         r  adc2/adc/inst/pins[9].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y2          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[9].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.388ns  (arrival time - required time)
  Source:                 D_2[5]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[5].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 1.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.335ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R5                                                0.000    -3.180 r  D_2[5] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[5]
    R5                   IBUF (Prop_ibuf_I_O)         1.398    -1.782 r  adc2/adc/inst/pins[5].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.782    adc2/adc/inst/data_in_from_pins_int[5]
    ILOGIC_X1Y11         IDDR                                         r  adc2/adc/inst/pins[5].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.678    -2.335    adc2/adc/inst/clk_in
    ILOGIC_X1Y11         IDDR                                         r  adc2/adc/inst/pins[5].iddr_inst/C
                         clock pessimism              0.590    -1.746    
                         clock uncertainty            0.161    -1.585    
    ILOGIC_X1Y11         IDDR (Hold_iddr_C_D)         0.191    -1.394    adc2/adc/inst/pins[5].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.394    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.384ns  (arrival time - required time)
  Source:                 D_2[6]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[6].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 1.402ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.335ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R6                                                0.000    -3.180 r  D_2[6] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[6]
    R6                   IBUF (Prop_ibuf_I_O)         1.402    -1.778 r  adc2/adc/inst/pins[6].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.778    adc2/adc/inst/data_in_from_pins_int[6]
    ILOGIC_X1Y12         IDDR                                         r  adc2/adc/inst/pins[6].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.678    -2.335    adc2/adc/inst/clk_in
    ILOGIC_X1Y12         IDDR                                         r  adc2/adc/inst/pins[6].iddr_inst/C
                         clock pessimism              0.590    -1.746    
                         clock uncertainty            0.161    -1.585    
    ILOGIC_X1Y12         IDDR (Hold_iddr_C_D)         0.191    -1.394    adc2/adc/inst/pins[6].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.394    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.380ns  (arrival time - required time)
  Source:                 D_2[7]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[7].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.333ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    T6                                                0.000    -3.180 r  D_2[7] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[7]
    T6                   IBUF (Prop_ibuf_I_O)         1.408    -1.772 r  adc2/adc/inst/pins[7].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.772    adc2/adc/inst/data_in_from_pins_int[7]
    ILOGIC_X1Y3          IDDR                                         r  adc2/adc/inst/pins[7].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.680    -2.333    adc2/adc/inst/clk_in
    ILOGIC_X1Y3          IDDR                                         r  adc2/adc/inst/pins[7].iddr_inst/C
                         clock pessimism              0.590    -1.744    
                         clock uncertainty            0.161    -1.583    
    ILOGIC_X1Y3          IDDR (Hold_iddr_C_D)         0.191    -1.392    adc2/adc/inst/pins[7].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.392    
                         arrival time                          -1.772    
  -------------------------------------------------------------------
                         slack                                 -0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_clk_pll
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y20    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y20    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y21    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y21    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y22    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y22    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y23    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y23    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   clk_gen/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         15.625      14.151     ILOGIC_X0Y59    adc1/adc/inst/pins[0].iddr_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.625      144.375    PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y114   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y120   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y114   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X34Y109   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X34Y109   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y120   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X18Y119   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X18Y119   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         7.813       7.313      SLICE_X18Y120   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X14Y112   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y114   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y114   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y120   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X34Y109   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X34Y109   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y120   slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X15Y62    q_clk_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X15Y62    q_clk_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X15Y62    q_clk_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X15Y62    q_clk_gen/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_d_clk
  To Clock:  adc_d_clk

Setup :            0  Failing Endpoints,  Worst Slack      994.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             994.631ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.980ns (20.499%)  route 3.801ns (79.501%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 1000.461 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.693     5.135    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.433  1000.461    trigger/CLK
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[13]/C
                         clock pessimism             -0.121  1000.340    
                         clock uncertainty           -0.161  1000.179    
    SLICE_X45Y63         FDRE (Setup_fdre_C_CE)      -0.413   999.766    trigger/t_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        999.766    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                994.631    

Slack (MET) :             994.631ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.980ns (20.499%)  route 3.801ns (79.501%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 1000.461 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.693     5.135    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.433  1000.461    trigger/CLK
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[14]/C
                         clock pessimism             -0.121  1000.340    
                         clock uncertainty           -0.161  1000.179    
    SLICE_X45Y63         FDRE (Setup_fdre_C_CE)      -0.413   999.766    trigger/t_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        999.766    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                994.631    

Slack (MET) :             994.631ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.980ns (20.499%)  route 3.801ns (79.501%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 1000.461 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.693     5.135    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.433  1000.461    trigger/CLK
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[15]/C
                         clock pessimism             -0.121  1000.340    
                         clock uncertainty           -0.161  1000.179    
    SLICE_X45Y63         FDRE (Setup_fdre_C_CE)      -0.413   999.766    trigger/t_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        999.766    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                994.631    

Slack (MET) :             994.771ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.980ns (21.107%)  route 3.663ns (78.893%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 1000.463 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.555     4.997    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.435  1000.463    trigger/CLK
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[5]/C
                         clock pessimism             -0.121  1000.342    
                         clock uncertainty           -0.161  1000.181    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.413   999.768    trigger/t_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        999.768    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                994.771    

Slack (MET) :             994.771ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.980ns (21.107%)  route 3.663ns (78.893%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 1000.463 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.555     4.997    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.435  1000.463    trigger/CLK
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[7]/C
                         clock pessimism             -0.121  1000.342    
                         clock uncertainty           -0.161  1000.181    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.413   999.768    trigger/t_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        999.768    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                994.771    

Slack (MET) :             994.771ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.980ns (21.107%)  route 3.663ns (78.893%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.451ns = ( 1000.463 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.555     4.997    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.435  1000.463    trigger/CLK
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[8]/C
                         clock pessimism             -0.121  1000.342    
                         clock uncertainty           -0.161  1000.181    
    SLICE_X45Y61         FDRE (Setup_fdre_C_CE)      -0.413   999.768    trigger/t_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        999.768    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                994.771    

Slack (MET) :             994.812ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.980ns (21.289%)  route 3.623ns (78.711%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.516     4.957    trigger/t_counter[15]_i_2_n_0
    SLICE_X44Y60         FDRE                                         r  trigger/t_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X44Y60         FDRE                                         r  trigger/t_counter_reg[0]/C
                         clock pessimism             -0.121  1000.343    
                         clock uncertainty           -0.161  1000.182    
    SLICE_X44Y60         FDRE (Setup_fdre_C_CE)      -0.413   999.769    trigger/t_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        999.769    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                994.812    

Slack (MET) :             994.812ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.980ns (21.289%)  route 3.623ns (78.711%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.516     4.957    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[1]/C
                         clock pessimism             -0.121  1000.343    
                         clock uncertainty           -0.161  1000.182    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.413   999.769    trigger/t_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        999.769    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                994.812    

Slack (MET) :             994.812ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.980ns (21.289%)  route 3.623ns (78.711%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.516     4.957    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[2]/C
                         clock pessimism             -0.121  1000.343    
                         clock uncertainty           -0.161  1000.182    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.413   999.769    trigger/t_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        999.769    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                994.812    

Slack (MET) :             994.812ns  (required time - arrival time)
  Source:                 trigger/t_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/t_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.980ns (21.289%)  route 3.623ns (78.711%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     0.810 r  trigger/t_counter_reg[12]/Q
                         net (fo=3, routed)           0.837     1.647    trigger/t_counter_reg_n_0_[12]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     1.771 r  trigger/t_counter[15]_i_58/O
                         net (fo=1, routed)           0.646     2.418    trigger/t_counter[15]_i_58_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.124     2.542 r  trigger/t_counter[15]_i_29/O
                         net (fo=1, routed)           0.802     3.344    trigger/t_counter[15]_i_29_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.468 r  trigger/t_counter[15]_i_8/O
                         net (fo=3, routed)           0.822     4.290    trigger/t_counter[15]_i_8_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I0_O)        0.152     4.442 r  trigger/t_counter[15]_i_2/O
                         net (fo=15, routed)          0.516     4.957    trigger/t_counter[15]_i_2_n_0
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[3]/C
                         clock pessimism             -0.121  1000.343    
                         clock uncertainty           -0.161  1000.182    
    SLICE_X45Y60         FDRE (Setup_fdre_C_CE)      -0.413   999.769    trigger/t_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        999.769    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                994.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.699%)  route 0.143ns (50.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     0.567 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.143     0.710    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X37Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.828     0.996    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.557     0.439    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.070     0.509    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.896%)  route 0.124ns (43.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y58         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     0.590 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.124     0.714    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X41Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.555     0.442    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.070     0.512    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.937%)  route 0.124ns (43.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y58         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     0.590 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.124     0.714    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X41Y58         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y58         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.555     0.442    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.066     0.508    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.694%)  route 0.115ns (41.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     0.590 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.115     0.705    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X43Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X43Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.558     0.439    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.057     0.496    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.200%)  route 0.557ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     0.567 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=6, routed)           0.557     1.124    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[8]
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.035    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.307     0.728    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.911    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.173%)  route 0.558ns (79.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y59         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     0.567 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=6, routed)           0.558     1.125    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[6]
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.035    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.307     0.728    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.911    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.098%)  route 0.561ns (79.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y57         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     0.567 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=6, routed)           0.561     1.127    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[4]
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.035    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.307     0.728    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.911    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 trigger/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X46Y62         FDRE                                         r  trigger/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.164     0.589 r  trigger/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.146     0.735    trigger/h_counter_reg_n_0_[0]
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.780 r  trigger/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.780    trigger/p_0_in[5]
    SLICE_X46Y61         FDRE                                         r  trigger/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/CLK
    SLICE_X46Y61         FDRE                                         r  trigger/h_counter_reg[5]/C
                         clock pessimism             -0.555     0.442    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.121     0.563    trigger/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 trigger/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/h_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.480%)  route 0.148ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X46Y62         FDRE                                         r  trigger/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.164     0.589 r  trigger/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.148     0.737    trigger/h_counter_reg_n_0_[0]
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.782 r  trigger/h_counter[6]_i_2/O
                         net (fo=1, routed)           0.000     0.782    trigger/p_0_in[6]
    SLICE_X46Y61         FDRE                                         r  trigger/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/CLK
    SLICE_X46Y61         FDRE                                         r  trigger/h_counter_reg[6]/C
                         clock pessimism             -0.555     0.442    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.121     0.563    trigger/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.915%)  route 0.567ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y58         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     0.567 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=6, routed)           0.567     1.134    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[2]
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.035    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y13         RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.307     0.728    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.911    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_d_clk
Waveform(ns):       { 0.000 500.006 }
Period(ns):         1000.012
Sources:            { adc_d_clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.012    997.436    RAMB18_X1Y24   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.012    997.436    RAMB18_X1Y24   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.012    997.436    RAMB36_X1Y11   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         1000.012    997.436    RAMB36_X1Y11   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y13   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y13   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         1000.012    997.857    BUFGCTRL_X0Y2  adc_d_clk_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         1000.012    999.012    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.012    999.012    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         1000.012    999.012    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X43Y58   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X43Y58   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X41Y58   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X41Y58   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X41Y58   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X41Y59   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X39Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X40Y61   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  out_clk
  To Clock:  out_clk

Setup :            0  Failing Endpoints,  Worst Slack     4981.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     2499.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4981.391ns  (required time - arrival time)
  Source:                 ch1_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch1_q/out_d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        18.204ns  (logic 9.181ns (50.435%)  route 9.023ns (49.565%))
  Logic Levels:           24  (CARRY4=15 LUT2=6 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 5000.740 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.737     0.602    ch1_q/out_clk_BUFG
    SLICE_X29Y105        FDRE                                         r  ch1_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456     1.058 r  ch1_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.882     1.940    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X25Y109        LUT2 (Prop_lut2_I1_O)        0.124     2.064 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.064    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig557_out
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.614 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.614    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.948 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577     3.525    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X26Y108        LUT2 (Prop_lut2_I0_O)        0.303     3.828 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_i_1/O
                         net (fo=1, routed)           0.000     3.828    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_i_1_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.229 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     4.229    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.563 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/O[1]
                         net (fo=1, routed)           0.780     5.343    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[5]
    SLICE_X26Y117        LUT2 (Prop_lut2_I1_O)        0.303     5.646 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.646    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.047 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.047    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.381 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.501     6.882    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X27Y117        LUT2 (Prop_lut2_I0_O)        0.303     7.185 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.185    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_i_3_n_0
    SLICE_X27Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.735    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.702     8.771    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.303     9.074 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     9.074    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.654 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           0.981    10.634    ch1_q/mul2_out[18]
    SLICE_X35Y112        LUT2 (Prop_lut2_I0_O)        0.332    10.966 r  ch1_q/gmult_i_76__3/O
                         net (fo=2, routed)           0.586    11.553    ch1_q/gmult_i_76__3_n_0
    SLICE_X35Y112        LUT4 (Prop_lut4_I3_O)        0.327    11.880 r  ch1_q/gmult_i_80/O
                         net (fo=1, routed)           0.000    11.880    ch1_q/gmult_i_80_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.281 r  ch1_q/gmult_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.281    ch1_q/gmult_i_17_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.615 r  ch1_q/gmult_i_90/O[1]
                         net (fo=2, routed)           0.869    13.484    ch1_q/gmult_i_90_n_6
    SLICE_X36Y115        LUT3 (Prop_lut3_I0_O)        0.332    13.816 r  ch1_q/gmult_i_68/O
                         net (fo=2, routed)           0.648    14.464    ch1_q/gmult_i_68_n_0
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.327    14.791 r  ch1_q/gmult_i_71/O
                         net (fo=1, routed)           0.000    14.791    ch1_q/gmult_i_71_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.192 r  ch1_q/gmult_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.192    ch1_q/gmult_i_16_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.415 r  ch1_q/gmult_i_15/O[0]
                         net (fo=1, routed)           0.756    16.171    ch1_q/gmult_i_15_n_7
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    16.846 r  ch1_q/gmult_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.846    ch1_q/gmult_i_7_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.065 r  ch1_q/gmult_i_6/O[0]
                         net (fo=21, routed)          1.740    18.805    ch1_q/round_out[8]
    SLICE_X28Y108        FDRE                                         r  ch1_q/out_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.610  5000.740    ch1_q/out_clk_BUFG
    SLICE_X28Y108        FDRE                                         r  ch1_q/out_d_reg[8]/C
                         clock pessimism             -0.104  5000.636    
                         clock uncertainty           -0.161  5000.475    
    SLICE_X28Y108        FDRE (Setup_fdre_C_D)       -0.279  5000.196    ch1_q/out_d_reg[8]
  -------------------------------------------------------------------
                         required time                       5000.196    
                         arrival time                         -18.805    
  -------------------------------------------------------------------
                         slack                               4981.391    

Slack (MET) :             4981.583ns  (required time - arrival time)
  Source:                 ch1_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch1_q/out_d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        18.004ns  (logic 9.285ns (51.573%)  route 8.719ns (48.427%))
  Logic Levels:           24  (CARRY4=15 LUT2=6 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 5000.740 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.737     0.602    ch1_q/out_clk_BUFG
    SLICE_X29Y105        FDRE                                         r  ch1_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456     1.058 r  ch1_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.882     1.940    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X25Y109        LUT2 (Prop_lut2_I1_O)        0.124     2.064 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.064    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig557_out
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.614 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.614    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.948 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577     3.525    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X26Y108        LUT2 (Prop_lut2_I0_O)        0.303     3.828 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_i_1/O
                         net (fo=1, routed)           0.000     3.828    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_i_1_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.229 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     4.229    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.563 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/O[1]
                         net (fo=1, routed)           0.780     5.343    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[5]
    SLICE_X26Y117        LUT2 (Prop_lut2_I1_O)        0.303     5.646 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.646    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.047 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.047    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.381 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.501     6.882    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X27Y117        LUT2 (Prop_lut2_I0_O)        0.303     7.185 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.185    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_i_3_n_0
    SLICE_X27Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.735    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.702     8.771    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.303     9.074 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     9.074    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.654 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           0.981    10.634    ch1_q/mul2_out[18]
    SLICE_X35Y112        LUT2 (Prop_lut2_I0_O)        0.332    10.966 r  ch1_q/gmult_i_76__3/O
                         net (fo=2, routed)           0.586    11.553    ch1_q/gmult_i_76__3_n_0
    SLICE_X35Y112        LUT4 (Prop_lut4_I3_O)        0.327    11.880 r  ch1_q/gmult_i_80/O
                         net (fo=1, routed)           0.000    11.880    ch1_q/gmult_i_80_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.281 r  ch1_q/gmult_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.281    ch1_q/gmult_i_17_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.615 r  ch1_q/gmult_i_90/O[1]
                         net (fo=2, routed)           0.869    13.484    ch1_q/gmult_i_90_n_6
    SLICE_X36Y115        LUT3 (Prop_lut3_I0_O)        0.332    13.816 r  ch1_q/gmult_i_68/O
                         net (fo=2, routed)           0.648    14.464    ch1_q/gmult_i_68_n_0
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.327    14.791 r  ch1_q/gmult_i_71/O
                         net (fo=1, routed)           0.000    14.791    ch1_q/gmult_i_71_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.192 r  ch1_q/gmult_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.192    ch1_q/gmult_i_16_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.415 r  ch1_q/gmult_i_15/O[0]
                         net (fo=1, routed)           0.756    16.171    ch1_q/gmult_i_15_n_7
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    16.846 r  ch1_q/gmult_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.846    ch1_q/gmult_i_7_n_0
    SLICE_X30Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.169 r  ch1_q/gmult_i_6/O[1]
                         net (fo=20, routed)          1.437    18.605    ch1_q/round_out[9]
    SLICE_X28Y108        FDRE                                         r  ch1_q/out_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.610  5000.740    ch1_q/out_clk_BUFG
    SLICE_X28Y108        FDRE                                         r  ch1_q/out_d_reg[9]/C
                         clock pessimism             -0.104  5000.636    
                         clock uncertainty           -0.161  5000.475    
    SLICE_X28Y108        FDRE (Setup_fdre_C_D)       -0.287  5000.188    ch1_q/out_d_reg[9]
  -------------------------------------------------------------------
                         required time                       5000.188    
                         arrival time                         -18.605    
  -------------------------------------------------------------------
                         slack                               4981.583    

Slack (MET) :             4982.086ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/out_d_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.929ns  (logic 10.092ns (56.290%)  route 7.837ns (43.710%))
  Logic Levels:           26  (CARRY4=18 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 5000.742 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  ch2_q/gmult_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.885    ch2_q/gmult_i_3__1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.999 r  ch2_q/gmult_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.999    ch2_q/gmult_i_2__1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.347 r  ch2_q/gmult_i_1__1/O[1]
                         net (fo=18, routed)          0.000    18.347    ch2_q/round_out[29]
    SLICE_X29Y103        FDRE                                         r  ch2_q/out_d_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.611  5000.741    ch2_q/out_clk_BUFG
    SLICE_X29Y103        FDRE                                         r  ch2_q/out_d_reg[29]/C
                         clock pessimism             -0.198  5000.543    
                         clock uncertainty           -0.161  5000.382    
    SLICE_X29Y103        FDRE (Setup_fdre_C_D)        0.051  5000.433    ch2_q/out_d_reg[29]
  -------------------------------------------------------------------
                         required time                       5000.433    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                               4982.086    

Slack (MET) :             4982.199ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/out_d_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.816ns  (logic 9.979ns (56.013%)  route 7.837ns (43.987%))
  Logic Levels:           26  (CARRY4=18 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 5000.742 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  ch2_q/gmult_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.885    ch2_q/gmult_i_3__1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.999 r  ch2_q/gmult_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    17.999    ch2_q/gmult_i_2__1_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.234 r  ch2_q/gmult_i_1__1/O[0]
                         net (fo=18, routed)          0.000    18.234    ch2_q/round_out[28]
    SLICE_X29Y103        FDRE                                         r  ch2_q/out_d_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.611  5000.741    ch2_q/out_clk_BUFG
    SLICE_X29Y103        FDRE                                         r  ch2_q/out_d_reg[28]/C
                         clock pessimism             -0.198  5000.543    
                         clock uncertainty           -0.161  5000.382    
    SLICE_X29Y103        FDRE (Setup_fdre_C_D)        0.051  5000.433    ch2_q/out_d_reg[28]
  -------------------------------------------------------------------
                         required time                       5000.433    
                         arrival time                         -18.234    
  -------------------------------------------------------------------
                         slack                               4982.199    

Slack (MET) :             4982.201ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/out_d_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.815ns  (logic 9.978ns (56.010%)  route 7.837ns (43.990%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 5000.743 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  ch2_q/gmult_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.885    ch2_q/gmult_i_3__1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.233 r  ch2_q/gmult_i_2__1/O[1]
                         net (fo=21, routed)          0.000    18.233    ch2_q/round_out[25]
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.612  5000.742    ch2_q/out_clk_BUFG
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[25]/C
                         clock pessimism             -0.198  5000.544    
                         clock uncertainty           -0.161  5000.383    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.051  5000.434    ch2_q/out_d_reg[25]
  -------------------------------------------------------------------
                         required time                       5000.434    
                         arrival time                         -18.233    
  -------------------------------------------------------------------
                         slack                               4982.201    

Slack (MET) :             4982.206ns  (required time - arrival time)
  Source:                 ch1_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch1_q/out_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.383ns  (logic 8.841ns (50.860%)  route 8.542ns (49.140%))
  Logic Levels:           23  (CARRY4=14 LUT2=6 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.680ns = ( 5000.740 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.737     0.602    ch1_q/out_clk_BUFG
    SLICE_X29Y105        FDRE                                         r  ch1_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456     1.058 r  ch1_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.882     1.940    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X25Y109        LUT2 (Prop_lut2_I1_O)        0.124     2.064 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.064    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig557_out
    SLICE_X25Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.614 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.614    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3
    SLICE_X25Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.948 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=2, routed)           0.577     3.525    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[5]
    SLICE_X26Y108        LUT2 (Prop_lut2_I0_O)        0.303     3.828 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_i_1/O
                         net (fo=1, routed)           0.000     3.828    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_i_1_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.229 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     4.229    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry_n_0
    SLICE_X26Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.563 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/O[1]
                         net (fo=1, routed)           0.780     5.343    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[5]
    SLICE_X26Y117        LUT2 (Prop_lut2_I1_O)        0.303     5.646 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.646    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X26Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.047 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.047    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.381 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.501     6.882    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X27Y117        LUT2 (Prop_lut2_I0_O)        0.303     7.185 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.185    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_i_3_n_0
    SLICE_X27Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.735 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.735    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X27Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.069 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.702     8.771    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X29Y113        LUT2 (Prop_lut2_I0_O)        0.303     9.074 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     9.074    ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.654 r  ch1_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           0.981    10.634    ch1_q/mul2_out[18]
    SLICE_X35Y112        LUT2 (Prop_lut2_I0_O)        0.332    10.966 r  ch1_q/gmult_i_76__3/O
                         net (fo=2, routed)           0.586    11.553    ch1_q/gmult_i_76__3_n_0
    SLICE_X35Y112        LUT4 (Prop_lut4_I3_O)        0.327    11.880 r  ch1_q/gmult_i_80/O
                         net (fo=1, routed)           0.000    11.880    ch1_q/gmult_i_80_n_0
    SLICE_X35Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.281 r  ch1_q/gmult_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.281    ch1_q/gmult_i_17_n_0
    SLICE_X35Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.615 r  ch1_q/gmult_i_90/O[1]
                         net (fo=2, routed)           0.869    13.484    ch1_q/gmult_i_90_n_6
    SLICE_X36Y115        LUT3 (Prop_lut3_I0_O)        0.332    13.816 r  ch1_q/gmult_i_68/O
                         net (fo=2, routed)           0.648    14.464    ch1_q/gmult_i_68_n_0
    SLICE_X36Y115        LUT4 (Prop_lut4_I3_O)        0.327    14.791 r  ch1_q/gmult_i_71/O
                         net (fo=1, routed)           0.000    14.791    ch1_q/gmult_i_71_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.192 r  ch1_q/gmult_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.192    ch1_q/gmult_i_16_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.415 r  ch1_q/gmult_i_15/O[0]
                         net (fo=1, routed)           0.756    16.171    ch1_q/gmult_i_15_n_7
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    16.725 r  ch1_q/gmult_i_7/O[3]
                         net (fo=22, routed)          1.260    17.985    ch1_q/round_out[7]
    SLICE_X28Y108        FDRE                                         r  ch1_q/out_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.610  5000.740    ch1_q/out_clk_BUFG
    SLICE_X28Y108        FDRE                                         r  ch1_q/out_d_reg[7]/C
                         clock pessimism             -0.104  5000.636    
                         clock uncertainty           -0.161  5000.475    
    SLICE_X28Y108        FDRE (Setup_fdre_C_D)       -0.284  5000.190    ch1_q/out_d_reg[7]
  -------------------------------------------------------------------
                         required time                       5000.191    
                         arrival time                         -17.985    
  -------------------------------------------------------------------
                         slack                               4982.206    

Slack (MET) :             4982.220ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/out_d_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.796ns  (logic 9.959ns (55.963%)  route 7.837ns (44.037%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 5000.743 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  ch2_q/gmult_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.885    ch2_q/gmult_i_3__1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    18.214 r  ch2_q/gmult_i_2__1/O[3]
                         net (fo=19, routed)          0.000    18.214    ch2_q/round_out[27]
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.612  5000.742    ch2_q/out_clk_BUFG
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[27]/C
                         clock pessimism             -0.198  5000.544    
                         clock uncertainty           -0.161  5000.383    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.051  5000.434    ch2_q/out_d_reg[27]
  -------------------------------------------------------------------
                         required time                       5000.434    
                         arrival time                         -18.214    
  -------------------------------------------------------------------
                         slack                               4982.220    

Slack (MET) :             4982.293ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/out_d_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.723ns  (logic 9.886ns (55.782%)  route 7.837ns (44.218%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 5000.743 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  ch2_q/gmult_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.885    ch2_q/gmult_i_3__1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.141 r  ch2_q/gmult_i_2__1/O[2]
                         net (fo=20, routed)          0.000    18.141    ch2_q/round_out[26]
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.612  5000.742    ch2_q/out_clk_BUFG
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[26]/C
                         clock pessimism             -0.198  5000.544    
                         clock uncertainty           -0.161  5000.383    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.051  5000.434    ch2_q/out_d_reg[26]
  -------------------------------------------------------------------
                         required time                       5000.434    
                         arrival time                         -18.141    
  -------------------------------------------------------------------
                         slack                               4982.293    

Slack (MET) :             4982.314ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/out_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.702ns  (logic 9.865ns (55.729%)  route 7.837ns (44.271%))
  Logic Levels:           25  (CARRY4=17 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 5000.743 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.885 r  ch2_q/gmult_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.885    ch2_q/gmult_i_3__1_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.120 r  ch2_q/gmult_i_2__1/O[0]
                         net (fo=22, routed)          0.000    18.120    ch2_q/round_out[24]
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.612  5000.742    ch2_q/out_clk_BUFG
    SLICE_X29Y102        FDRE                                         r  ch2_q/out_d_reg[24]/C
                         clock pessimism             -0.198  5000.544    
                         clock uncertainty           -0.161  5000.383    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.051  5000.434    ch2_q/out_d_reg[24]
  -------------------------------------------------------------------
                         required time                       5000.434    
                         arrival time                         -18.120    
  -------------------------------------------------------------------
                         slack                               4982.314    

Slack (MET) :             4982.315ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/out_d_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5000.061ns  (out_clk rise@5000.061ns - out_clk rise@0.000ns)
  Data Path Delay:        17.701ns  (logic 9.864ns (55.727%)  route 7.837ns (44.273%))
  Logic Levels:           24  (CARRY4=16 LUT2=4 LUT3=2 LUT4=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.682ns = ( 5000.743 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.119 r  ch2_q/gmult_i_3__1/O[1]
                         net (fo=20, routed)          0.000    18.119    ch2_q/round_out[21]
    SLICE_X29Y101        FDRE                                         r  ch2_q/out_d_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.612  5000.742    ch2_q/out_clk_BUFG
    SLICE_X29Y101        FDRE                                         r  ch2_q/out_d_reg[21]/C
                         clock pessimism             -0.198  5000.544    
                         clock uncertainty           -0.161  5000.383    
    SLICE_X29Y101        FDRE (Setup_fdre_C_D)        0.051  5000.434    ch2_q/out_d_reg[21]
  -------------------------------------------------------------------
                         required time                       5000.434    
                         arrival time                         -18.119    
  -------------------------------------------------------------------
                         slack                               4982.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ch4_q/din_by_minus_2_d_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch4_q/din_by_minus_2_dd_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.459%)  route 0.326ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.567     0.467    ch4_q/out_clk_BUFG
    SLICE_X56Y97         FDRE                                         r  ch4_q/din_by_minus_2_d_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.164     0.631 r  ch4_q/din_by_minus_2_d_reg[24]/Q
                         net (fo=3, routed)           0.326     0.957    ch4_q/din_by_minus_2_d[24]
    SLICE_X54Y101        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.920     1.125    ch4_q/out_clk_BUFG
    SLICE_X54Y101        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[24]/C
                         clock pessimism             -0.310     0.816    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.090     0.906    ch4_q/din_by_minus_2_dd_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ch4_q/din_by_minus_2_d_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch4_q/din_by_minus_2_dd_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.965%)  route 0.319ns (66.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.565     0.465    ch4_q/out_clk_BUFG
    SLICE_X54Y99         FDRE                                         r  ch4_q/din_by_minus_2_d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     0.629 r  ch4_q/din_by_minus_2_d_reg[28]/Q
                         net (fo=3, routed)           0.319     0.948    ch4_q/din_by_minus_2_d[28]
    SLICE_X55Y102        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.920     1.125    ch4_q/out_clk_BUFG
    SLICE_X55Y102        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[28]/C
                         clock pessimism             -0.310     0.816    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.070     0.886    ch4_q/din_by_minus_2_dd_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ch4_q/din_by_minus_2_d_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch4_q/din_by_minus_2_dd_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.396%)  route 0.313ns (65.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.567     0.467    ch4_q/out_clk_BUFG
    SLICE_X56Y99         FDRE                                         r  ch4_q/din_by_minus_2_d_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.631 r  ch4_q/din_by_minus_2_d_reg[33]/Q
                         net (fo=3, routed)           0.313     0.944    ch4_q/din_by_minus_2_d[33]
    SLICE_X55Y103        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.919     1.124    ch4_q/out_clk_BUFG
    SLICE_X55Y103        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[33]/C
                         clock pessimism             -0.310     0.815    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.066     0.881    ch4_q/din_by_minus_2_dd_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ch2_q/din_by_minus_2_d_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/din_by_minus_2_dd_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.035%)  route 0.261ns (64.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.561     0.461    ch2_q/out_clk_BUFG
    SLICE_X36Y93         FDRE                                         r  ch2_q/din_by_minus_2_d_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     0.602 r  ch2_q/din_by_minus_2_d_reg[36]/Q
                         net (fo=3, routed)           0.261     0.864    ch2_q/din_by_minus_2_d[36]
    SLICE_X29Y95         FDRE                                         r  ch2_q/din_by_minus_2_dd_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.831     1.036    ch2_q/out_clk_BUFG
    SLICE_X29Y95         FDRE                                         r  ch2_q/din_by_minus_2_dd_reg[36]/C
                         clock pessimism             -0.310     0.726    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.066     0.792    ch2_q/din_by_minus_2_dd_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ch4_q/din_by_minus_2_d_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch4_q/din_by_minus_2_dd_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.222%)  route 0.361ns (68.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.125ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.567     0.467    ch4_q/out_clk_BUFG
    SLICE_X56Y98         FDRE                                         r  ch4_q/din_by_minus_2_d_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     0.631 r  ch4_q/din_by_minus_2_d_reg[26]/Q
                         net (fo=3, routed)           0.361     0.992    ch4_q/din_by_minus_2_d[26]
    SLICE_X54Y101        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.920     1.125    ch4_q/out_clk_BUFG
    SLICE_X54Y101        FDRE                                         r  ch4_q/din_by_minus_2_dd_reg[26]/C
                         clock pessimism             -0.310     0.816    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.088     0.904    ch4_q/din_by_minus_2_dd_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ch2_q/din_by_minus_2_d_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch2_q/din_by_minus_2_dd_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.679%)  route 0.290ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.561     0.461    ch2_q/out_clk_BUFG
    SLICE_X36Y93         FDRE                                         r  ch2_q/din_by_minus_2_d_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     0.602 r  ch2_q/din_by_minus_2_d_reg[35]/Q
                         net (fo=3, routed)           0.290     0.893    ch2_q/din_by_minus_2_d[35]
    SLICE_X32Y92         FDRE                                         r  ch2_q/din_by_minus_2_dd_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.828     1.034    ch2_q/out_clk_BUFG
    SLICE_X32Y92         FDRE                                         r  ch2_q/din_by_minus_2_dd_reg[35]/C
                         clock pessimism             -0.310     0.724    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.061     0.785    ch2_q/din_by_minus_2_dd_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch1_q/din_by_minus_2_d_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.848%)  route 0.348ns (71.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.641     0.542    ch1_q/out_clk_BUFG
    SLICE_X33Y111        FDRE                                         r  ch1_q/din_by_minus_2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     0.683 r  ch1_q/din_by_minus_2_reg[30]/Q
                         net (fo=3, routed)           0.348     1.030    ch1_q/din_by_minus_2[30]
    SLICE_X37Y117        FDRE                                         r  ch1_q/din_by_minus_2_d_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.908     1.113    ch1_q/out_clk_BUFG
    SLICE_X37Y117        FDRE                                         r  ch1_q/din_by_minus_2_d_reg[30]/C
                         clock pessimism             -0.314     0.799    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.066     0.865    ch1_q/din_by_minus_2_d_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ch1_q/out_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch1_q/out_dd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.340%)  route 0.357ns (71.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.642     0.543    ch1_q/out_clk_BUFG
    SLICE_X31Y107        FDRE                                         r  ch1_q/out_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     0.684 r  ch1_q/out_d_reg[4]/Q
                         net (fo=19, routed)          0.357     1.040    ch1_q/out_d[4]
    SLICE_X41Y108        FDRE                                         r  ch1_q/out_dd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.915     1.120    ch1_q/out_clk_BUFG
    SLICE_X41Y108        FDRE                                         r  ch1_q/out_dd_reg[4]/C
                         clock pessimism             -0.314     0.806    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.066     0.872    ch1_q/out_dd_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_d_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch1_q/din_by_minus_2_dd_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.634     0.535    ch1_q/out_clk_BUFG
    SLICE_X37Y119        FDRE                                         r  ch1_q/din_by_minus_2_d_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.676 r  ch1_q/din_by_minus_2_d_reg[37]/Q
                         net (fo=3, routed)           0.123     0.799    ch1_q/din_by_minus_2_d[37]
    SLICE_X37Y120        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.905     1.110    ch1_q/out_clk_BUFG
    SLICE_X37Y120        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[37]/C
                         clock pessimism             -0.563     0.548    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.070     0.618    ch1_q/din_by_minus_2_dd_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_d_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            ch1_q/din_by_minus_2_dd_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.230%)  route 0.108ns (39.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_d_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_d_reg[29]/Q
                         net (fo=3, routed)           0.108     0.809    ch1_q/din_by_minus_2_d[29]
    SLICE_X37Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.908     1.113    ch1_q/out_clk_BUFG
    SLICE_X37Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[29]/C
                         clock pessimism             -0.563     0.551    
    SLICE_X37Y117        FDRE (Hold_fdre_C_D)         0.072     0.623    ch1_q/din_by_minus_2_dd_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out_clk
Waveform(ns):       { 0.000 2500.030 }
Period(ns):         5000.061
Sources:            { out_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5000.061    4997.905   BUFGCTRL_X0Y1  out_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y142  ch3_i/out_d_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y144  ch3_i/out_d_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y144  ch3_i/out_d_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y145  ch3_i/out_d_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y145  ch3_i/out_d_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y145  ch3_i/out_d_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y145  ch3_i/out_d_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X18Y146  ch3_i/out_d_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5000.061    4999.061   SLICE_X7Y133   ch4_i/out_d_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y138  ch1_i/out_d_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y138  ch1_i/out_d_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y138  ch1_i/out_d_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y138  ch1_i/out_d_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X14Y127  ch1_i/out_dd_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X14Y127  ch1_i/out_dd_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X14Y127  ch1_i/out_dd_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X54Y90   ch4_q/din_by_minus_2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X54Y89   ch4_q/din_by_minus_2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X54Y89   ch4_q/din_by_minus_2_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X43Y131  ch2_i/out_d_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X43Y131  ch2_i/out_d_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X43Y131  ch2_i/out_d_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X43Y131  ch2_i/out_d_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X51Y128  ch2_i/out_dd_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X51Y128  ch2_i/out_dd_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y137  ch1_i/out_d_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y137  ch1_i/out_d_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y137  ch1_i/out_d_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2500.030    2499.530   SLICE_X33Y137  ch1_i/out_d_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         38.462      36.307     BUFGCTRL_X0Y3   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_d_clk
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.842ns (13.725%)  route 5.293ns (86.275%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.603     6.489    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[12]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y114        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.842ns (13.725%)  route 5.293ns (86.275%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.603     6.489    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[13]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y114        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.842ns (13.725%)  route 5.293ns (86.275%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.603     6.489    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[14]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y114        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        6.135ns  (logic 0.842ns (13.725%)  route 5.293ns (86.275%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.603     6.489    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y114        FDRE                                         r  packetizer_inst/seq_cnt_reg[15]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y114        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.842ns (14.045%)  route 5.153ns (85.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.464     6.349    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[10]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y113        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.842ns (14.045%)  route 5.153ns (85.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.464     6.349    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[11]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y113        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.842ns (14.045%)  route 5.153ns (85.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.464     6.349    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[8]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y113        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.842ns (14.045%)  route 5.153ns (85.955%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 13.725 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.464     6.349    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.607    13.725    packetizer_inst/clk_64mhz
    SLICE_X50Y113        FDRE                                         r  packetizer_inst/seq_cnt_reg[9]/C
                         clock pessimism             -0.506    13.219    
                         clock uncertainty           -0.161    13.058    
    SLICE_X50Y113        FDRE (Setup_fdre_C_CE)      -0.169    12.889    packetizer_inst/seq_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.842ns (14.411%)  route 5.001ns (85.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 13.727 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.311     6.197    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y111        FDRE                                         r  packetizer_inst/seq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.609    13.727    packetizer_inst/clk_64mhz
    SLICE_X50Y111        FDRE                                         r  packetizer_inst/seq_cnt_reg[0]/C
                         clock pessimism             -0.506    13.221    
                         clock uncertainty           -0.161    13.060    
    SLICE_X50Y111        FDRE (Setup_fdre_C_CE)      -0.169    12.891    packetizer_inst/seq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.842ns (14.411%)  route 5.001ns (85.589%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 13.727 - 15.625 ) 
    Source Clock Delay      (SCD):    0.354ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564    -2.449    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700    -1.293    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.197 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551     0.354    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     0.773 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518     4.291    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.299     4.590 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.171     4.761    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.124     4.885 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          1.311     6.197    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y111        FDRE                                         r  packetizer_inst/seq_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.609    13.727    packetizer_inst/clk_64mhz
    SLICE_X50Y111        FDRE                                         r  packetizer_inst/seq_cnt_reg[1]/C
                         clock pessimism             -0.506    13.221    
                         clock uncertainty           -0.161    13.060    
    SLICE_X50Y111        FDRE (Setup_fdre_C_CE)      -0.169    12.891    packetizer_inst/seq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  6.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 adc_d_clk_reg/Q
                            (clock source 'adc_d_clk'  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            adc_d_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.071ns (7.480%)  route 0.878ns (92.520%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.616     0.482    adc_d_clk_BUFG
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.527 r  adc_d_clk_i_1/O
                         net (fo=1, routed)           0.000     0.527    adc_d_clk_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  adc_d_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE                                         r  adc_d_clk_reg/C
                         clock pessimism              0.038    -0.294    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092    -0.202    adc_d_clk_reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/out_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.227ns (14.332%)  route 1.357ns (85.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.357     1.910    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.099     2.009 r  packetizer_inst/out_valid_i_1/O
                         net (fo=1, routed)           0.000     2.009    packetizer_inst/out_valid_i_1_n_0
    SLICE_X55Y119        FDRE                                         r  packetizer_inst/out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.909    -0.254    packetizer_inst/clk_64mhz
    SLICE_X55Y119        FDRE                                         r  packetizer_inst/out_valid_reg/C
                         clock pessimism              0.038    -0.215    
    SLICE_X55Y119        FDRE (Hold_fdre_C_D)         0.092    -0.123    packetizer_inst/out_valid_reg
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.134ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/FSM_sequential_main_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.227ns (14.323%)  route 1.358ns (85.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.358     1.911    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.099     2.010 r  packetizer_inst/FSM_sequential_main_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.010    packetizer_inst/FSM_sequential_main_state[2]_i_1_n_0
    SLICE_X55Y119        FDRE                                         r  packetizer_inst/FSM_sequential_main_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.909    -0.254    packetizer_inst/clk_64mhz
    SLICE_X55Y119        FDRE                                         r  packetizer_inst/FSM_sequential_main_state_reg[2]/C
                         clock pessimism              0.038    -0.215    
    SLICE_X55Y119        FDRE (Hold_fdre_C_D)         0.091    -0.124    packetizer_inst/FSM_sequential_main_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.817ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/FSM_sequential_main_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.363ns (15.900%)  route 1.920ns (84.100%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.443     1.996    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.099     2.095 r  packetizer_inst/FSM_sequential_main_state[2]_i_5/O
                         net (fo=1, routed)           0.221     2.316    packetizer_inst/FSM_sequential_main_state[2]_i_5_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.045     2.361 r  packetizer_inst/FSM_sequential_main_state[2]_i_4/O
                         net (fo=1, routed)           0.054     2.415    packetizer_inst/FSM_sequential_main_state[2]_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.460 r  packetizer_inst/FSM_sequential_main_state[2]_i_3/O
                         net (fo=3, routed)           0.202     2.662    packetizer_inst/FSM_sequential_main_state[2]_i_3_n_0
    SLICE_X55Y120        LUT4 (Prop_lut4_I2_O)        0.046     2.708 r  packetizer_inst/FSM_sequential_main_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.708    packetizer_inst/FSM_sequential_main_state[1]_i_1_n_0
    SLICE_X55Y120        FDRE                                         r  packetizer_inst/FSM_sequential_main_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.908    -0.255    packetizer_inst/clk_64mhz
    SLICE_X55Y120        FDRE                                         r  packetizer_inst/FSM_sequential_main_state_reg[1]/C
                         clock pessimism              0.038    -0.216    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.107    -0.109    packetizer_inst/FSM_sequential_main_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             2.832ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/FSM_sequential_main_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.362ns (15.863%)  route 1.920ns (84.137%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.443     1.996    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.099     2.095 r  packetizer_inst/FSM_sequential_main_state[2]_i_5/O
                         net (fo=1, routed)           0.221     2.316    packetizer_inst/FSM_sequential_main_state[2]_i_5_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I0_O)        0.045     2.361 r  packetizer_inst/FSM_sequential_main_state[2]_i_4/O
                         net (fo=1, routed)           0.054     2.415    packetizer_inst/FSM_sequential_main_state[2]_i_4_n_0
    SLICE_X54Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.460 r  packetizer_inst/FSM_sequential_main_state[2]_i_3/O
                         net (fo=3, routed)           0.202     2.662    packetizer_inst/FSM_sequential_main_state[2]_i_3_n_0
    SLICE_X55Y120        LUT4 (Prop_lut4_I2_O)        0.045     2.707 r  packetizer_inst/FSM_sequential_main_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.707    packetizer_inst/FSM_sequential_main_state[0]_i_1_n_0
    SLICE_X55Y120        FDRE                                         r  packetizer_inst/FSM_sequential_main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.908    -0.255    packetizer_inst/clk_64mhz
    SLICE_X55Y120        FDRE                                         r  packetizer_inst/FSM_sequential_main_state_reg[0]/C
                         clock pessimism              0.038    -0.216    
    SLICE_X55Y120        FDRE (Hold_fdre_C_D)         0.091    -0.125    packetizer_inst/FSM_sequential_main_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.272ns (12.385%)  route 1.924ns (87.615%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.510     2.063    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.099     2.162 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.052     2.214    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.045     2.259 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.362     2.621    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.915    -0.248    packetizer_inst/clk_64mhz
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[4]/C
                         clock pessimism              0.038    -0.209    
    SLICE_X50Y112        FDRE (Hold_fdre_C_CE)       -0.016    -0.225    packetizer_inst/seq_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.272ns (12.385%)  route 1.924ns (87.615%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.510     2.063    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.099     2.162 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.052     2.214    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.045     2.259 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.362     2.621    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.915    -0.248    packetizer_inst/clk_64mhz
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[5]/C
                         clock pessimism              0.038    -0.209    
    SLICE_X50Y112        FDRE (Hold_fdre_C_CE)       -0.016    -0.225    packetizer_inst/seq_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.272ns (12.385%)  route 1.924ns (87.615%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.510     2.063    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.099     2.162 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.052     2.214    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.045     2.259 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.362     2.621    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.915    -0.248    packetizer_inst/clk_64mhz
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[6]/C
                         clock pessimism              0.038    -0.209    
    SLICE_X50Y112        FDRE (Hold_fdre_C_CE)       -0.016    -0.225    packetizer_inst/seq_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.272ns (12.385%)  route 1.924ns (87.615%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.510     2.063    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.099     2.162 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.052     2.214    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.045     2.259 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.362     2.621    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.915    -0.248    packetizer_inst/clk_64mhz
    SLICE_X50Y112        FDRE                                         r  packetizer_inst/seq_cnt_reg[7]/C
                         clock pessimism              0.038    -0.209    
    SLICE_X50Y112        FDRE (Hold_fdre_C_CE)       -0.016    -0.225    packetizer_inst/seq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.997ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.272ns (11.581%)  route 2.077ns (88.419%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.559     0.425    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.128     0.553 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           1.510     2.063    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.099     2.162 r  trigger/seq_cnt[0]_i_3/O
                         net (fo=1, routed)           0.052     2.214    packetizer_inst/seq_cnt_reg[0]_0
    SLICE_X54Y118        LUT6 (Prop_lut6_I2_O)        0.045     2.259 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.514     2.773    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X50Y111        FDRE                                         r  packetizer_inst/seq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.917    -0.246    packetizer_inst/clk_64mhz
    SLICE_X50Y111        FDRE                                         r  packetizer_inst/seq_cnt_reg[0]/C
                         clock pessimism              0.038    -0.207    
    SLICE_X50Y111        FDRE (Hold_fdre_C_CE)       -0.016    -0.223    packetizer_inst/seq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  2.997    





---------------------------------------------------------------------------------------------------
From Clock:  out_clk
  To Clock:  clk_64mhz_clk_pll

Setup :          128  Failing Endpoints,  Worst Slack      -12.998ns,  Total Violation    -1410.733ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.998ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.697ns  (logic 14.387ns (55.987%)  route 11.310ns (44.013%))
  Logic Levels:           35  (CARRY4=24 LUT2=6 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 13.722 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.006 r  ch2_q/gmult_i_3__1/O[0]
                         net (fo=21, routed)          1.314    19.320    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[20]
    SLICE_X35Y106        LUT6 (Prop_lut6_I2_O)        0.299    19.619 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b7__2/O
                         net (fo=1, routed)           0.410    20.029    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[37]_INST_0_i_1_0[3]
    SLICE_X33Y107        LUT2 (Prop_lut2_I1_O)        0.124    20.153 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    20.153    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.685 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.685    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.019 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.653    21.672    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/s_i__0[13]
    SLICE_X30Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    22.351 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.351    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.674 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.613    23.286    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[5]
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.306    23.592 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.592    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.125 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    24.125    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.440 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[37]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.924    ch2_q/raw_output[40]
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.781 r  ch2_q/latched_input_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.781    ch2_q/latched_input_reg[91]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.115 r  ch2_q/latched_input_reg[95]_i_1/O[1]
                         net (fo=1, routed)           0.000    26.115    packetizer_inst/D[93]
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.604    13.722    packetizer_inst/clk_64mhz
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[93]/C
                         clock pessimism             -0.506    13.216    
                         clock uncertainty           -0.161    13.055    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)        0.062    13.117    packetizer_inst/latched_input_reg[93]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                -12.998    

Slack (VIOLATED) :        -12.977ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.676ns  (logic 14.366ns (55.951%)  route 11.310ns (44.049%))
  Logic Levels:           35  (CARRY4=24 LUT2=6 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 13.722 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.006 r  ch2_q/gmult_i_3__1/O[0]
                         net (fo=21, routed)          1.314    19.320    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[20]
    SLICE_X35Y106        LUT6 (Prop_lut6_I2_O)        0.299    19.619 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b7__2/O
                         net (fo=1, routed)           0.410    20.029    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[37]_INST_0_i_1_0[3]
    SLICE_X33Y107        LUT2 (Prop_lut2_I1_O)        0.124    20.153 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    20.153    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.685 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.685    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.019 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.653    21.672    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/s_i__0[13]
    SLICE_X30Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    22.351 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.351    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.674 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.613    23.286    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[5]
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.306    23.592 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.592    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.125 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    24.125    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.440 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[37]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.924    ch2_q/raw_output[40]
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.781 r  ch2_q/latched_input_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.781    ch2_q/latched_input_reg[91]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.094 r  ch2_q/latched_input_reg[95]_i_1/O[3]
                         net (fo=1, routed)           0.000    26.094    packetizer_inst/D[95]
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.604    13.722    packetizer_inst/clk_64mhz
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[95]/C
                         clock pessimism             -0.506    13.216    
                         clock uncertainty           -0.161    13.055    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)        0.062    13.117    packetizer_inst/latched_input_reg[95]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -26.094    
  -------------------------------------------------------------------
                         slack                                -12.977    

Slack (VIOLATED) :        -12.903ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.602ns  (logic 14.292ns (55.824%)  route 11.310ns (44.176%))
  Logic Levels:           35  (CARRY4=24 LUT2=6 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 13.722 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.006 r  ch2_q/gmult_i_3__1/O[0]
                         net (fo=21, routed)          1.314    19.320    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[20]
    SLICE_X35Y106        LUT6 (Prop_lut6_I2_O)        0.299    19.619 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b7__2/O
                         net (fo=1, routed)           0.410    20.029    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[37]_INST_0_i_1_0[3]
    SLICE_X33Y107        LUT2 (Prop_lut2_I1_O)        0.124    20.153 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    20.153    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.685 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.685    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.019 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.653    21.672    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/s_i__0[13]
    SLICE_X30Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    22.351 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.351    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.674 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.613    23.286    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[5]
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.306    23.592 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.592    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.125 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    24.125    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.440 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[37]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.924    ch2_q/raw_output[40]
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.781 r  ch2_q/latched_input_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.781    ch2_q/latched_input_reg[91]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.020 r  ch2_q/latched_input_reg[95]_i_1/O[2]
                         net (fo=1, routed)           0.000    26.020    packetizer_inst/D[94]
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.604    13.722    packetizer_inst/clk_64mhz
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[94]/C
                         clock pessimism             -0.506    13.216    
                         clock uncertainty           -0.161    13.055    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)        0.062    13.117    packetizer_inst/latched_input_reg[94]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -26.020    
  -------------------------------------------------------------------
                         slack                                -12.903    

Slack (VIOLATED) :        -12.887ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.586ns  (logic 14.276ns (55.796%)  route 11.310ns (44.204%))
  Logic Levels:           35  (CARRY4=24 LUT2=6 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 13.722 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X28Y96         FDRE                                         r  ch2_q/out_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[1]/Q
                         net (fo=19, routed)          0.972     1.846    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X26Y100        LUT2 (Prop_lut2_I0_O)        0.124     1.970 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     1.970    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig464_out
    SLICE_X26Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.520 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.520    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.854 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.577     3.431    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.303     3.734 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.734    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_i_3_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.284 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.284    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__0_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.618 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__93_carry__1/O[1]
                         net (fo=1, routed)           0.591     5.209    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[9]
    SLICE_X23Y102        LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_i_1_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.913 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.913    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.247 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__2/O[1]
                         net (fo=2, routed)           0.689     6.936    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[13]
    SLICE_X19Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.622 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1_n_0
    SLICE_X19Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__2/O[1]
                         net (fo=2, routed)           0.640     8.596    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[13]
    SLICE_X20Y101        LUT2 (Prop_lut2_I0_O)        0.303     8.899 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.899    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_i_3_n_0
    SLICE_X20Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.449 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.449    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__0_n_0
    SLICE_X20Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.671 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry__1/O[0]
                         net (fo=2, routed)           1.204    10.875    ch2_q/mul2_out[24]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.293    11.168 r  ch2_q/gmult_i_141__0/O
                         net (fo=2, routed)           0.859    12.027    ch2_q/gmult_i_141__0_n_0
    SLICE_X29Y89         LUT4 (Prop_lut4_I3_O)        0.326    12.353 r  ch2_q/gmult_i_145__0/O
                         net (fo=1, routed)           0.000    12.353    ch2_q/gmult_i_145__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.903 r  ch2_q/gmult_i_89__0/CO[3]
                         net (fo=1, routed)           0.000    12.903    ch2_q/gmult_i_89__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.237 r  ch2_q/gmult_i_88__1/O[1]
                         net (fo=2, routed)           0.762    13.999    ch2_q/gmult_i_88__1_n_6
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.332    14.331 r  ch2_q/gmult_i_52__1/O
                         net (fo=2, routed)           0.648    14.979    ch2_q/gmult_i_52__1_n_0
    SLICE_X28Y91         LUT4 (Prop_lut4_I3_O)        0.327    15.306 r  ch2_q/gmult_i_56__0/O
                         net (fo=1, routed)           0.000    15.306    ch2_q/gmult_i_56__0_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.707 r  ch2_q/gmult_i_14__1/CO[3]
                         net (fo=1, routed)           0.000    15.707    ch2_q/gmult_i_14__1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.041 r  ch2_q/gmult_i_13__1/O[1]
                         net (fo=1, routed)           0.895    16.936    ch2_q/gmult_i_13__1_n_6
    SLICE_X29Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    17.771 r  ch2_q/gmult_i_4__1/CO[3]
                         net (fo=1, routed)           0.000    17.771    ch2_q/gmult_i_4__1_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    18.006 r  ch2_q/gmult_i_3__1/O[0]
                         net (fo=21, routed)          1.314    19.320    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[20]
    SLICE_X35Y106        LUT6 (Prop_lut6_I2_O)        0.299    19.619 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b7__2/O
                         net (fo=1, routed)           0.410    20.029    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[37]_INST_0_i_1_0[3]
    SLICE_X33Y107        LUT2 (Prop_lut2_I1_O)        0.124    20.153 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    20.153    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_11_n_0
    SLICE_X33Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.685 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.685    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_6_n_0
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.019 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_6/O[1]
                         net (fo=1, routed)           0.653    21.672    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/s_i__0[13]
    SLICE_X30Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.679    22.351 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.351    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.674 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[33]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.613    23.286    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[5]
    SLICE_X30Y111        LUT2 (Prop_lut2_I0_O)        0.306    23.592 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.592    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_i_4_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.125 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    24.125    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.440 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[37]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.924    ch2_q/raw_output[40]
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.781 r  ch2_q/latched_input_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.781    ch2_q/latched_input_reg[91]_i_1_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.004 r  ch2_q/latched_input_reg[95]_i_1/O[0]
                         net (fo=1, routed)           0.000    26.004    packetizer_inst/D[92]
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.604    13.722    packetizer_inst/clk_64mhz
    SLICE_X31Y113        FDRE                                         r  packetizer_inst/latched_input_reg[92]/C
                         clock pessimism             -0.506    13.216    
                         clock uncertainty           -0.161    13.055    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)        0.062    13.117    packetizer_inst/latched_input_reg[92]
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -26.004    
  -------------------------------------------------------------------
                         slack                                -12.887    

Slack (VIOLATED) :        -12.844ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.543ns  (logic 13.907ns (54.445%)  route 11.636ns (45.555%))
  Logic Levels:           35  (CARRY4=24 LUT2=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.723 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X29Y96         FDRE                                         r  ch2_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.637     1.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.168 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.168    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.481 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.891     3.372    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X27Y101        LUT2 (Prop_lut2_I1_O)        0.306     3.678 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.678    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.079 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.079    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.413 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.602     5.015    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.303     5.318 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.318    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.719 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.053 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.646     6.698    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X19Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.384 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.384    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X19Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.598     8.316    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X20Y100        LUT2 (Prop_lut2_I0_O)        0.303     8.619 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     8.619    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.199 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           1.381    10.580    ch2_q/mul2_out[18]
    SLICE_X29Y87         LUT2 (Prop_lut2_I0_O)        0.331    10.911 r  ch2_q/gmult_i_76__4/O
                         net (fo=2, routed)           0.690    11.600    ch2_q/gmult_i_76__4_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.927 r  ch2_q/gmult_i_80__0/O
                         net (fo=1, routed)           0.000    11.927    ch2_q/gmult_i_80__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.328 r  ch2_q/gmult_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    12.328    ch2_q/gmult_i_17__1_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.662 r  ch2_q/gmult_i_90__0/O[1]
                         net (fo=2, routed)           0.762    13.425    ch2_q/gmult_i_90__0_n_6
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.332    13.757 r  ch2_q/gmult_i_68__1/O
                         net (fo=2, routed)           0.690    14.446    ch2_q/gmult_i_68__1_n_0
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.327    14.773 r  ch2_q/gmult_i_71__0/O
                         net (fo=1, routed)           0.000    14.773    ch2_q/gmult_i_71__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.174 r  ch2_q/gmult_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    15.174    ch2_q/gmult_i_16__1_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.508 r  ch2_q/gmult_i_15__1/O[1]
                         net (fo=1, routed)           0.823    16.331    ch2_q/gmult_i_15__1_n_6
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    17.181 r  ch2_q/gmult_i_6__1/O[2]
                         net (fo=19, routed)          1.014    18.195    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[10]
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.302    18.497 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b5__0/O
                         net (fo=1, routed)           0.714    19.211    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[25]_INST_0_i_4[1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.335 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.335    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.715 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    19.715    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.030 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[17]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.040    21.071    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[5]
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.307    21.378 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.378    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.911    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    22.028    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.145 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[25]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.145    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.468 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.665    23.133    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[1]
    SLICE_X30Y110        LUT2 (Prop_lut2_I0_O)        0.306    23.439 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.439    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.972 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    23.972    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.287 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.771    ch2_q/raw_output[36]
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.628 r  ch2_q/latched_input_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.628    ch2_q/latched_input_reg[87]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.962 r  ch2_q/latched_input_reg[91]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.962    packetizer_inst/D[89]
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.605    13.723    packetizer_inst/clk_64mhz
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[89]/C
                         clock pessimism             -0.506    13.217    
                         clock uncertainty           -0.161    13.056    
    SLICE_X31Y112        FDRE (Setup_fdre_C_D)        0.062    13.118    packetizer_inst/latched_input_reg[89]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -25.962    
  -------------------------------------------------------------------
                         slack                                -12.844    

Slack (VIOLATED) :        -12.823ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.522ns  (logic 13.886ns (54.407%)  route 11.636ns (45.593%))
  Logic Levels:           35  (CARRY4=24 LUT2=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.723 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X29Y96         FDRE                                         r  ch2_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.637     1.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.168 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.168    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.481 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.891     3.372    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X27Y101        LUT2 (Prop_lut2_I1_O)        0.306     3.678 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.678    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.079 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.079    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.413 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.602     5.015    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.303     5.318 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.318    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.719 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.053 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.646     6.698    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X19Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.384 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.384    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X19Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.598     8.316    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X20Y100        LUT2 (Prop_lut2_I0_O)        0.303     8.619 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     8.619    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.199 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           1.381    10.580    ch2_q/mul2_out[18]
    SLICE_X29Y87         LUT2 (Prop_lut2_I0_O)        0.331    10.911 r  ch2_q/gmult_i_76__4/O
                         net (fo=2, routed)           0.690    11.600    ch2_q/gmult_i_76__4_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.927 r  ch2_q/gmult_i_80__0/O
                         net (fo=1, routed)           0.000    11.927    ch2_q/gmult_i_80__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.328 r  ch2_q/gmult_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    12.328    ch2_q/gmult_i_17__1_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.662 r  ch2_q/gmult_i_90__0/O[1]
                         net (fo=2, routed)           0.762    13.425    ch2_q/gmult_i_90__0_n_6
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.332    13.757 r  ch2_q/gmult_i_68__1/O
                         net (fo=2, routed)           0.690    14.446    ch2_q/gmult_i_68__1_n_0
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.327    14.773 r  ch2_q/gmult_i_71__0/O
                         net (fo=1, routed)           0.000    14.773    ch2_q/gmult_i_71__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.174 r  ch2_q/gmult_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    15.174    ch2_q/gmult_i_16__1_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.508 r  ch2_q/gmult_i_15__1/O[1]
                         net (fo=1, routed)           0.823    16.331    ch2_q/gmult_i_15__1_n_6
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    17.181 r  ch2_q/gmult_i_6__1/O[2]
                         net (fo=19, routed)          1.014    18.195    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[10]
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.302    18.497 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b5__0/O
                         net (fo=1, routed)           0.714    19.211    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[25]_INST_0_i_4[1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.335 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.335    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.715 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    19.715    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.030 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[17]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.040    21.071    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[5]
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.307    21.378 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.378    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.911    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    22.028    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.145 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[25]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.145    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.468 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.665    23.133    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[1]
    SLICE_X30Y110        LUT2 (Prop_lut2_I0_O)        0.306    23.439 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.439    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.972 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    23.972    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.287 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.771    ch2_q/raw_output[36]
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.628 r  ch2_q/latched_input_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.628    ch2_q/latched_input_reg[87]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.941 r  ch2_q/latched_input_reg[91]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.941    packetizer_inst/D[91]
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.605    13.723    packetizer_inst/clk_64mhz
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[91]/C
                         clock pessimism             -0.506    13.217    
                         clock uncertainty           -0.161    13.056    
    SLICE_X31Y112        FDRE (Setup_fdre_C_D)        0.062    13.118    packetizer_inst/latched_input_reg[91]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -25.941    
  -------------------------------------------------------------------
                         slack                                -12.823    

Slack (VIOLATED) :        -12.749ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.448ns  (logic 13.812ns (54.275%)  route 11.636ns (45.725%))
  Logic Levels:           35  (CARRY4=24 LUT2=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.723 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X29Y96         FDRE                                         r  ch2_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.637     1.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.168 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.168    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.481 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.891     3.372    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X27Y101        LUT2 (Prop_lut2_I1_O)        0.306     3.678 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.678    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.079 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.079    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.413 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.602     5.015    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.303     5.318 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.318    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.719 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.053 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.646     6.698    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X19Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.384 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.384    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X19Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.598     8.316    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X20Y100        LUT2 (Prop_lut2_I0_O)        0.303     8.619 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     8.619    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.199 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           1.381    10.580    ch2_q/mul2_out[18]
    SLICE_X29Y87         LUT2 (Prop_lut2_I0_O)        0.331    10.911 r  ch2_q/gmult_i_76__4/O
                         net (fo=2, routed)           0.690    11.600    ch2_q/gmult_i_76__4_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.927 r  ch2_q/gmult_i_80__0/O
                         net (fo=1, routed)           0.000    11.927    ch2_q/gmult_i_80__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.328 r  ch2_q/gmult_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    12.328    ch2_q/gmult_i_17__1_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.662 r  ch2_q/gmult_i_90__0/O[1]
                         net (fo=2, routed)           0.762    13.425    ch2_q/gmult_i_90__0_n_6
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.332    13.757 r  ch2_q/gmult_i_68__1/O
                         net (fo=2, routed)           0.690    14.446    ch2_q/gmult_i_68__1_n_0
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.327    14.773 r  ch2_q/gmult_i_71__0/O
                         net (fo=1, routed)           0.000    14.773    ch2_q/gmult_i_71__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.174 r  ch2_q/gmult_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    15.174    ch2_q/gmult_i_16__1_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.508 r  ch2_q/gmult_i_15__1/O[1]
                         net (fo=1, routed)           0.823    16.331    ch2_q/gmult_i_15__1_n_6
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    17.181 r  ch2_q/gmult_i_6__1/O[2]
                         net (fo=19, routed)          1.014    18.195    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[10]
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.302    18.497 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b5__0/O
                         net (fo=1, routed)           0.714    19.211    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[25]_INST_0_i_4[1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.335 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.335    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.715 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    19.715    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.030 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[17]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.040    21.071    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[5]
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.307    21.378 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.378    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.911    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    22.028    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.145 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[25]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.145    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.468 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.665    23.133    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[1]
    SLICE_X30Y110        LUT2 (Prop_lut2_I0_O)        0.306    23.439 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.439    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.972 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    23.972    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.287 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.771    ch2_q/raw_output[36]
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.628 r  ch2_q/latched_input_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.628    ch2_q/latched_input_reg[87]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.867 r  ch2_q/latched_input_reg[91]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.867    packetizer_inst/D[90]
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.605    13.723    packetizer_inst/clk_64mhz
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[90]/C
                         clock pessimism             -0.506    13.217    
                         clock uncertainty           -0.161    13.056    
    SLICE_X31Y112        FDRE (Setup_fdre_C_D)        0.062    13.118    packetizer_inst/latched_input_reg[90]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -25.867    
  -------------------------------------------------------------------
                         slack                                -12.749    

Slack (VIOLATED) :        -12.733ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.432ns  (logic 13.796ns (54.246%)  route 11.636ns (45.754%))
  Logic Levels:           35  (CARRY4=24 LUT2=7 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.723 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X29Y96         FDRE                                         r  ch2_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.637     1.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.168 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.168    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.481 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.891     3.372    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X27Y101        LUT2 (Prop_lut2_I1_O)        0.306     3.678 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.678    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.079 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.079    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.413 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.602     5.015    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.303     5.318 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.318    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.719 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.053 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.646     6.698    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X19Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.384 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.384    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X19Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.598     8.316    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X20Y100        LUT2 (Prop_lut2_I0_O)        0.303     8.619 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     8.619    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.199 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           1.381    10.580    ch2_q/mul2_out[18]
    SLICE_X29Y87         LUT2 (Prop_lut2_I0_O)        0.331    10.911 r  ch2_q/gmult_i_76__4/O
                         net (fo=2, routed)           0.690    11.600    ch2_q/gmult_i_76__4_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.927 r  ch2_q/gmult_i_80__0/O
                         net (fo=1, routed)           0.000    11.927    ch2_q/gmult_i_80__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.328 r  ch2_q/gmult_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    12.328    ch2_q/gmult_i_17__1_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.662 r  ch2_q/gmult_i_90__0/O[1]
                         net (fo=2, routed)           0.762    13.425    ch2_q/gmult_i_90__0_n_6
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.332    13.757 r  ch2_q/gmult_i_68__1/O
                         net (fo=2, routed)           0.690    14.446    ch2_q/gmult_i_68__1_n_0
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.327    14.773 r  ch2_q/gmult_i_71__0/O
                         net (fo=1, routed)           0.000    14.773    ch2_q/gmult_i_71__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.174 r  ch2_q/gmult_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    15.174    ch2_q/gmult_i_16__1_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.508 r  ch2_q/gmult_i_15__1/O[1]
                         net (fo=1, routed)           0.823    16.331    ch2_q/gmult_i_15__1_n_6
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    17.181 r  ch2_q/gmult_i_6__1/O[2]
                         net (fo=19, routed)          1.014    18.195    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[10]
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.302    18.497 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b5__0/O
                         net (fo=1, routed)           0.714    19.211    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[25]_INST_0_i_4[1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.335 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.335    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.715 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    19.715    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.030 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[17]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.040    21.071    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[5]
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.307    21.378 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.378    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.911    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    22.028    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.145 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[25]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.145    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.468 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/P[29]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.665    23.133    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__1[1]
    SLICE_X30Y110        LUT2 (Prop_lut2_I0_O)        0.306    23.439 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.439    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_i_4_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.972 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    23.972    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0_n_0
    SLICE_X30Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.287 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[33]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.771    ch2_q/raw_output[36]
    SLICE_X31Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.628 r  ch2_q/latched_input_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.628    ch2_q/latched_input_reg[87]_i_1_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.851 r  ch2_q/latched_input_reg[91]_i_1/O[0]
                         net (fo=1, routed)           0.000    25.851    packetizer_inst/D[88]
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.605    13.723    packetizer_inst/clk_64mhz
    SLICE_X31Y112        FDRE                                         r  packetizer_inst/latched_input_reg[88]/C
                         clock pessimism             -0.506    13.217    
                         clock uncertainty           -0.161    13.056    
    SLICE_X31Y112        FDRE (Setup_fdre_C_D)        0.062    13.118    packetizer_inst/latched_input_reg[88]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                         -25.851    
  -------------------------------------------------------------------
                         slack                                -12.733    

Slack (VIOLATED) :        -12.726ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.426ns  (logic 13.790ns (54.235%)  route 11.636ns (45.765%))
  Logic Levels:           34  (CARRY4=23 LUT2=6 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 13.724 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X29Y96         FDRE                                         r  ch2_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.637     1.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.168 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.168    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.481 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.891     3.372    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X27Y101        LUT2 (Prop_lut2_I1_O)        0.306     3.678 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.678    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.079 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.079    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.413 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.602     5.015    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.303     5.318 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.318    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.719 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.053 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.646     6.698    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X19Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.384 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.384    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X19Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.598     8.316    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X20Y100        LUT2 (Prop_lut2_I0_O)        0.303     8.619 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     8.619    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.199 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           1.381    10.580    ch2_q/mul2_out[18]
    SLICE_X29Y87         LUT2 (Prop_lut2_I0_O)        0.331    10.911 r  ch2_q/gmult_i_76__4/O
                         net (fo=2, routed)           0.690    11.600    ch2_q/gmult_i_76__4_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.927 r  ch2_q/gmult_i_80__0/O
                         net (fo=1, routed)           0.000    11.927    ch2_q/gmult_i_80__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.328 r  ch2_q/gmult_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    12.328    ch2_q/gmult_i_17__1_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.662 r  ch2_q/gmult_i_90__0/O[1]
                         net (fo=2, routed)           0.762    13.425    ch2_q/gmult_i_90__0_n_6
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.332    13.757 r  ch2_q/gmult_i_68__1/O
                         net (fo=2, routed)           0.690    14.446    ch2_q/gmult_i_68__1_n_0
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.327    14.773 r  ch2_q/gmult_i_71__0/O
                         net (fo=1, routed)           0.000    14.773    ch2_q/gmult_i_71__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.174 r  ch2_q/gmult_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    15.174    ch2_q/gmult_i_16__1_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.508 r  ch2_q/gmult_i_15__1/O[1]
                         net (fo=1, routed)           0.823    16.331    ch2_q/gmult_i_15__1_n_6
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    17.181 r  ch2_q/gmult_i_6__1/O[2]
                         net (fo=19, routed)          1.014    18.195    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[10]
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.302    18.497 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b5__0/O
                         net (fo=1, routed)           0.714    19.211    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[25]_INST_0_i_4[1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.335 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.335    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.715 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    19.715    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.030 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[17]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.040    21.071    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[5]
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.307    21.378 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.378    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.911    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    22.028    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.351 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[25]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.665    23.016    ch2_q/gmult/U0/i_mult/s_i[13]
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.306    23.322 r  ch2_q/gmult/U0/i_mult/g0_b0__3/O
                         net (fo=1, routed)           0.000    23.322    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/S[0]
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.855 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    23.855    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[25]_INST_0_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.170 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.654    ch2_q/raw_output[32]
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.511 r  ch2_q/latched_input_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.511    ch2_q/latched_input_reg[83]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.845 r  ch2_q/latched_input_reg[87]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.845    packetizer_inst/D[85]
    SLICE_X31Y111        FDRE                                         r  packetizer_inst/latched_input_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.606    13.724    packetizer_inst/clk_64mhz
    SLICE_X31Y111        FDRE                                         r  packetizer_inst/latched_input_reg[85]/C
                         clock pessimism             -0.506    13.218    
                         clock uncertainty           -0.161    13.057    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)        0.062    13.119    packetizer_inst/latched_input_reg[85]
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                         -25.845    
  -------------------------------------------------------------------
                         slack                                -12.726    

Slack (VIOLATED) :        -12.705ns  (required time - arrival time)
  Source:                 ch2_q/out_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - out_clk rise@0.000ns)
  Data Path Delay:        25.405ns  (logic 13.769ns (54.197%)  route 11.636ns (45.803%))
  Logic Levels:           34  (CARRY4=23 LUT2=6 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -2.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 13.724 - 15.625 ) 
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  out_clk_reg/Q
                         net (fo=2, routed)           0.760    -1.232    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.136 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.554     0.418    ch2_q/out_clk_BUFG
    SLICE_X29Y96         FDRE                                         r  ch2_q/out_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     0.874 r  ch2_q/out_d_reg[0]/Q
                         net (fo=23, routed)          0.637     1.512    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X28Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.168 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.168    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.481 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[3]
                         net (fo=1, routed)           0.891     3.372    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[7]
    SLICE_X27Y101        LUT2 (Prop_lut2_I1_O)        0.306     3.678 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.678    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_1_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.079 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.079    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.413 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1/O[1]
                         net (fo=2, routed)           0.602     5.015    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[9]
    SLICE_X23Y101        LUT2 (Prop_lut2_I0_O)        0.303     5.318 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.318    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_i_1_n_0
    SLICE_X23Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.719 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.719    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__0_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.053 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__187_carry__1/O[1]
                         net (fo=2, routed)           0.646     6.698    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[9]
    SLICE_X19Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     7.384 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.384    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__0_n_0
    SLICE_X19Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__579_carry__1/O[1]
                         net (fo=2, routed)           0.598     8.316    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[9]
    SLICE_X20Y100        LUT2 (Prop_lut2_I0_O)        0.303     8.619 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3/O
                         net (fo=1, routed)           0.000     8.619    ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry_i_3_n_0
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.199 r  ch2_q/mul_minus_a1/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__696_carry/O[2]
                         net (fo=2, routed)           1.381    10.580    ch2_q/mul2_out[18]
    SLICE_X29Y87         LUT2 (Prop_lut2_I0_O)        0.331    10.911 r  ch2_q/gmult_i_76__4/O
                         net (fo=2, routed)           0.690    11.600    ch2_q/gmult_i_76__4_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.327    11.927 r  ch2_q/gmult_i_80__0/O
                         net (fo=1, routed)           0.000    11.927    ch2_q/gmult_i_80__0_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.328 r  ch2_q/gmult_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    12.328    ch2_q/gmult_i_17__1_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.662 r  ch2_q/gmult_i_90__0/O[1]
                         net (fo=2, routed)           0.762    13.425    ch2_q/gmult_i_90__0_n_6
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.332    13.757 r  ch2_q/gmult_i_68__1/O
                         net (fo=2, routed)           0.690    14.446    ch2_q/gmult_i_68__1_n_0
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.327    14.773 r  ch2_q/gmult_i_71__0/O
                         net (fo=1, routed)           0.000    14.773    ch2_q/gmult_i_71__0_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.174 r  ch2_q/gmult_i_16__1/CO[3]
                         net (fo=1, routed)           0.000    15.174    ch2_q/gmult_i_16__1_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.508 r  ch2_q/gmult_i_15__1/O[1]
                         net (fo=1, routed)           0.823    16.331    ch2_q/gmult_i_15__1_n_6
    SLICE_X29Y98         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    17.181 r  ch2_q/gmult_i_6__1/O[2]
                         net (fo=19, routed)          1.014    18.195    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/A[10]
    SLICE_X30Y92         LUT6 (Prop_lut6_I4_O)        0.302    18.497 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b5__0/O
                         net (fo=1, routed)           0.714    19.211    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[25]_INST_0_i_4[1]
    SLICE_X30Y87         LUT2 (Prop_lut2_I1_O)        0.124    19.335 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.335    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.715 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    19.715    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[11]_INST_0_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.030 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/P[17]_INST_0_i_1/O[3]
                         net (fo=2, routed)           1.040    21.071    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[5]
    SLICE_X30Y102        LUT2 (Prop_lut2_I0_O)        0.307    21.378 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    21.378    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_i_4_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    21.911    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[17]_INST_0_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    22.028    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[21]_INST_0_n_0
    SLICE_X30Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.351 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/P[25]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.665    23.016    ch2_q/gmult/U0/i_mult/s_i[13]
    SLICE_X30Y109        LUT3 (Prop_lut3_I2_O)        0.306    23.322 r  ch2_q/gmult/U0/i_mult/g0_b0__3/O
                         net (fo=1, routed)           0.000    23.322    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/S[0]
    SLICE_X30Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.855 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[25]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    23.855    ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[25]_INST_0_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.170 r  ch2_q/gmult/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/P[29]_INST_0/O[3]
                         net (fo=1, routed)           0.484    24.654    ch2_q/raw_output[32]
    SLICE_X31Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    25.511 r  ch2_q/latched_input_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.511    ch2_q/latched_input_reg[83]_i_1_n_0
    SLICE_X31Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.824 r  ch2_q/latched_input_reg[87]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.824    packetizer_inst/D[87]
    SLICE_X31Y111        FDRE                                         r  packetizer_inst/latched_input_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.606    13.724    packetizer_inst/clk_64mhz
    SLICE_X31Y111        FDRE                                         r  packetizer_inst/latched_input_reg[87]/C
                         clock pessimism             -0.506    13.218    
                         clock uncertainty           -0.161    13.057    
    SLICE_X31Y111        FDRE (Setup_fdre_C_D)        0.062    13.119    packetizer_inst/latched_input_reg[87]
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                         -25.824    
  -------------------------------------------------------------------
                         slack                                -12.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 out_clk_reg/Q
                            (clock source 'out_clk'  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.045ns (8.780%)  route 0.468ns (91.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.468     0.047    out_clk
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.045     0.092 r  out_clk_i_1/O
                         net (fo=1, routed)           0.000     0.092    out_clk_i_1_n_0
    SLICE_X37Y43         FDRE                                         r  out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE                                         r  out_clk_reg/C
                         clock pessimism              0.038    -0.293    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.091    -0.202    out_clk_reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 out_clk_reg/Q
                            (clock source 'out_clk'  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/in_strb_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.026ns (2.363%)  route 1.074ns (97.637%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.779     0.679    packetizer_inst/out_clk_BUFG
    SLICE_X51Y113        FDRE                                         r  packetizer_inst/in_strb_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.914    -0.249    packetizer_inst/clk_64mhz
    SLICE_X51Y113        FDRE                                         r  packetizer_inst/in_strb_d_reg/C
                         clock pessimism              0.038    -0.210    
    SLICE_X51Y113        FDRE (Hold_fdre_C_D)         0.059    -0.151    packetizer_inst/in_strb_d_reg
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             1.534ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.452ns (51.170%)  route 0.431ns (48.830%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.420 r  ch1_q/latched_input_reg[115]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.420    packetizer_inst/D[112]
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.905    -0.258    packetizer_inst/clk_64mhz
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[112]/C
                         clock pessimism              0.038    -0.219    
    SLICE_X31Y120        FDRE (Hold_fdre_C_D)         0.105    -0.114    packetizer_inst/latched_input_reg[112]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.570ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.488ns (53.082%)  route 0.431ns (46.918%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.456 r  ch1_q/latched_input_reg[115]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.456    packetizer_inst/D[113]
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.905    -0.258    packetizer_inst/clk_64mhz
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[113]/C
                         clock pessimism              0.038    -0.219    
    SLICE_X31Y120        FDRE (Hold_fdre_C_D)         0.105    -0.114    packetizer_inst/latched_input_reg[113]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.528ns (55.038%)  route 0.431ns (44.962%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.496 r  ch1_q/latched_input_reg[115]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.496    packetizer_inst/D[114]
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.905    -0.258    packetizer_inst/clk_64mhz
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[114]/C
                         clock pessimism              0.038    -0.219    
    SLICE_X31Y120        FDRE (Hold_fdre_C_D)         0.105    -0.114    packetizer_inst/latched_input_reg[114]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.630ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.548ns (55.956%)  route 0.431ns (44.044%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.516 r  ch1_q/latched_input_reg[115]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.516    packetizer_inst/D[115]
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.905    -0.258    packetizer_inst/clk_64mhz
    SLICE_X31Y120        FDRE                                         r  packetizer_inst/latched_input_reg[115]/C
                         clock pessimism              0.038    -0.219    
    SLICE_X31Y120        FDRE (Hold_fdre_C_D)         0.105    -0.114    packetizer_inst/latched_input_reg[115]
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.588ns (57.685%)  route 0.431ns (42.315%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.502 r  ch1_q/latched_input_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.502    ch1_q/latched_input_reg[115]_i_1_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.556 r  ch1_q/latched_input_reg[119]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.556    packetizer_inst/D[116]
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.904    -0.259    packetizer_inst/clk_64mhz
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[116]/C
                         clock pessimism              0.038    -0.220    
    SLICE_X31Y121        FDRE (Hold_fdre_C_D)         0.105    -0.115    packetizer_inst/latched_input_reg[116]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.599ns (58.136%)  route 0.431ns (41.864%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.502 r  ch1_q/latched_input_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.502    ch1_q/latched_input_reg[115]_i_1_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.567 r  ch1_q/latched_input_reg[119]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.567    packetizer_inst/D[118]
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.904    -0.259    packetizer_inst/clk_64mhz
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[118]/C
                         clock pessimism              0.038    -0.220    
    SLICE_X31Y121        FDRE (Hold_fdre_C_D)         0.105    -0.115    packetizer_inst/latched_input_reg[118]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.624ns (59.128%)  route 0.431ns (40.872%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.502 r  ch1_q/latched_input_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.502    ch1_q/latched_input_reg[115]_i_1_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.592 r  ch1_q/latched_input_reg[119]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.592    packetizer_inst/D[117]
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.904    -0.259    packetizer_inst/clk_64mhz
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[117]/C
                         clock pessimism              0.038    -0.220    
    SLICE_X31Y121        FDRE (Hold_fdre_C_D)         0.105    -0.115    packetizer_inst/latched_input_reg[117]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 ch1_q/din_by_minus_2_dd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Destination:            packetizer_inst/latched_input_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - out_clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.624ns (59.128%)  route 0.431ns (40.872%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  out_clk_reg/Q
                         net (fo=2, routed)           0.295    -0.125    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.099 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.636     0.537    ch1_q/out_clk_BUFG
    SLICE_X38Y117        FDRE                                         r  ch1_q/din_by_minus_2_dd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y117        FDRE (Prop_fdre_C_Q)         0.164     0.701 r  ch1_q/din_by_minus_2_dd_reg[31]/Q
                         net (fo=2, routed)           0.181     0.882    ch1_q/din_by_minus_2_dd[31]
    SLICE_X36Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.927 r  ch1_q/gmult_i_56/O
                         net (fo=1, routed)           0.000     0.927    ch1_q/gmult_i_56_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.990 r  ch1_q/gmult_i_14/O[3]
                         net (fo=2, routed)           0.250     1.240    ch1_q/p_0_in
    SLICE_X31Y120        LUT2 (Prop_lut2_I1_O)        0.110     1.350 r  ch1_q/latched_input[115]_i_2/O
                         net (fo=1, routed)           0.000     1.350    ch1_q/latched_input[115]_i_2_n_0
    SLICE_X31Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.502 r  ch1_q/latched_input_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.502    ch1_q/latched_input_reg[115]_i_1_n_0
    SLICE_X31Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.592 r  ch1_q/latched_input_reg[119]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.592    packetizer_inst/D[119]
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.904    -0.259    packetizer_inst/clk_64mhz
    SLICE_X31Y121        FDRE                                         r  packetizer_inst/latched_input_reg[119]/C
                         clock pessimism              0.038    -0.220    
    SLICE_X31Y121        FDRE (Hold_fdre_C_D)         0.105    -0.115    packetizer_inst/latched_input_reg[119]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  1.707    





---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  adc_d_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.780ns  (logic 1.774ns (18.140%)  route 8.006ns (81.860%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 1000.461 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.809   991.712    trigger/SR[0]
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.433  1000.461    trigger/CLK
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[13]/C
                         clock pessimism             -0.506   999.955    
                         clock uncertainty           -0.161   999.794    
    SLICE_X45Y63         FDRE (Setup_fdre_C_R)       -0.429   999.365    trigger/t_counter_reg[13]
  -------------------------------------------------------------------
                         required time                        999.365    
                         arrival time                        -991.712    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.780ns  (logic 1.774ns (18.140%)  route 8.006ns (81.860%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 1000.461 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.809   991.712    trigger/SR[0]
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.433  1000.461    trigger/CLK
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[14]/C
                         clock pessimism             -0.506   999.955    
                         clock uncertainty           -0.161   999.794    
    SLICE_X45Y63         FDRE (Setup_fdre_C_R)       -0.429   999.365    trigger/t_counter_reg[14]
  -------------------------------------------------------------------
                         required time                        999.365    
                         arrival time                        -991.712    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.780ns  (logic 1.774ns (18.140%)  route 8.006ns (81.860%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.449ns = ( 1000.461 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.809   991.712    trigger/SR[0]
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.433  1000.461    trigger/CLK
    SLICE_X45Y63         FDRE                                         r  trigger/t_counter_reg[15]/C
                         clock pessimism             -0.506   999.955    
                         clock uncertainty           -0.161   999.794    
    SLICE_X45Y63         FDRE (Setup_fdre_C_R)       -0.429   999.365    trigger/t_counter_reg[15]
  -------------------------------------------------------------------
                         required time                        999.365    
                         arrival time                        -991.712    
  -------------------------------------------------------------------
                         slack                                  7.653    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.777ns  (logic 1.774ns (18.145%)  route 8.003ns (81.855%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.807   991.709    trigger/SR[0]
    SLICE_X44Y60         FDRE                                         r  trigger/t_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X44Y60         FDRE                                         r  trigger/t_counter_reg[0]/C
                         clock pessimism             -0.506   999.958    
                         clock uncertainty           -0.161   999.797    
    SLICE_X44Y60         FDRE (Setup_fdre_C_R)       -0.429   999.368    trigger/t_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        999.368    
                         arrival time                        -991.709    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.772ns  (logic 1.774ns (18.153%)  route 7.998ns (81.847%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.802   991.705    trigger/SR[0]
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[1]/C
                         clock pessimism             -0.506   999.958    
                         clock uncertainty           -0.161   999.797    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429   999.368    trigger/t_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        999.368    
                         arrival time                        -991.705    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.772ns  (logic 1.774ns (18.153%)  route 7.998ns (81.847%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.802   991.705    trigger/SR[0]
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[2]/C
                         clock pessimism             -0.506   999.958    
                         clock uncertainty           -0.161   999.797    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429   999.368    trigger/t_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        999.368    
                         arrival time                        -991.705    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.772ns  (logic 1.774ns (18.153%)  route 7.998ns (81.847%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.802   991.705    trigger/SR[0]
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[3]/C
                         clock pessimism             -0.506   999.958    
                         clock uncertainty           -0.161   999.797    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429   999.368    trigger/t_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        999.368    
                         arrival time                        -991.705    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.772ns  (logic 1.774ns (18.153%)  route 7.998ns (81.847%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.452ns = ( 1000.464 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.802   991.705    trigger/SR[0]
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.436  1000.464    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[4]/C
                         clock pessimism             -0.506   999.958    
                         clock uncertainty           -0.161   999.797    
    SLICE_X45Y60         FDRE (Setup_fdre_C_R)       -0.429   999.368    trigger/t_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        999.368    
                         arrival time                        -991.705    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.641ns  (logic 1.774ns (18.400%)  route 7.867ns (81.600%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.450ns = ( 1000.462 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.671   991.574    trigger/SR[0]
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.434  1000.462    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[10]/C
                         clock pessimism             -0.506   999.956    
                         clock uncertainty           -0.161   999.795    
    SLICE_X45Y62         FDRE (Setup_fdre_C_R)       -0.429   999.366    trigger/t_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        999.366    
                         arrival time                        -991.574    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        9.641ns  (logic 1.774ns (18.400%)  route 7.867ns (81.600%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.450ns = ( 1000.462 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.454ns = ( 981.933 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.559   981.933    adc2/avg_filter2/clk_64mhz
    SLICE_X50Y56         FDRE                                         r  adc2/avg_filter2/d_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518   982.451 f  adc2/avg_filter2/d_out_reg[1]/Q
                         net (fo=4, routed)           6.293   988.743    adc2/avg_filter2/Q[1]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.124   988.867 r  adc2/avg_filter2/t_counter[15]_i_79/O
                         net (fo=1, routed)           0.000   988.867    adc2/avg_filter2/t_counter[15]_i_79_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   989.399 r  adc2/avg_filter2/t_counter_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000   989.399    adc2/avg_filter2/t_counter_reg[15]_i_37_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   989.513 r  adc2/avg_filter2/t_counter_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000   989.513    adc2/avg_filter2/t_counter_reg[15]_i_16_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   989.670 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.904   990.574    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I2_O)        0.329   990.903 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.671   991.574    trigger/SR[0]
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.444   997.950    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367   998.317 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.621   998.937    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   999.028 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.434  1000.462    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[11]/C
                         clock pessimism             -0.506   999.956    
                         clock uncertainty           -0.161   999.795    
    SLICE_X45Y62         FDRE (Setup_fdre_C_R)       -0.429   999.366    trigger/t_counter_reg[11]
  -------------------------------------------------------------------
                         required time                        999.366    
                         arrival time                        -991.574    
  -------------------------------------------------------------------
                         slack                                  7.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/trigged_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.637ns (35.944%)  route 1.135ns (64.056%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=3)
  Clock Path Skew:        1.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    adc2/avg_filter2/clk_64mhz
    SLICE_X52Y59         FDRE                                         r  adc2/avg_filter2/d_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.398 f  adc2/avg_filter2/d_out_reg[19]/Q
                         net (fo=15, routed)          0.371    -0.026    adc2/avg_filter2/Q[19]
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.019 r  adc2/avg_filter2/t_counter[15]_i_82/O
                         net (fo=1, routed)           0.000     0.019    adc2/avg_filter2/t_counter[15]_i_82_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.085 r  adc2/avg_filter2/t_counter_reg[15]_i_42/O[2]
                         net (fo=2, routed)           0.216     0.300    adc2/avg_filter2/t_counter_reg[15]_i_42_n_5
    SLICE_X48Y61         LUT4 (Prop_lut4_I1_O)        0.106     0.406 r  adc2/avg_filter2/t_counter[15]_i_17/O
                         net (fo=1, routed)           0.000     0.406    adc2/avg_filter2/t_counter[15]_i_17_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.502 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.414     0.916    adc1/avg_filter1/t_counter_reg[0][0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.114     1.030 r  adc1/avg_filter1/trigged_i_2/O
                         net (fo=1, routed)           0.135     1.165    trigger/trigged_reg_2
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.046     1.211 r  trigger/trigged_i_1/O
                         net (fo=1, routed)           0.000     1.211    trigger/trigged_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.829     0.996    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
                         clock pessimism              0.038     1.035    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107     1.142    trigger/trigged_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.605ns (36.622%)  route 1.047ns (63.378%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.195     1.088    trigger/SR[0]
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/CLK
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[5]/C
                         clock pessimism              0.038     1.036    
    SLICE_X45Y61         FDRE (Hold_fdre_C_R)        -0.018     1.018    trigger/t_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.605ns (36.622%)  route 1.047ns (63.378%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.195     1.088    trigger/SR[0]
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/CLK
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[7]/C
                         clock pessimism              0.038     1.036    
    SLICE_X45Y61         FDRE (Hold_fdre_C_R)        -0.018     1.018    trigger/t_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.605ns (36.622%)  route 1.047ns (63.378%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.195     1.088    trigger/SR[0]
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/CLK
    SLICE_X45Y61         FDRE                                         r  trigger/t_counter_reg[8]/C
                         clock pessimism              0.038     1.036    
    SLICE_X45Y61         FDRE (Hold_fdre_C_R)        -0.018     1.018    trigger/t_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.703ns (38.573%)  route 1.119ns (61.427%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.563    -0.562    adc2/avg_filter2/clk_64mhz
    SLICE_X52Y59         FDRE                                         r  adc2/avg_filter2/d_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.398 f  adc2/avg_filter2/d_out_reg[19]/Q
                         net (fo=15, routed)          0.371    -0.026    adc2/avg_filter2/Q[19]
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.019 r  adc2/avg_filter2/t_counter[15]_i_82/O
                         net (fo=1, routed)           0.000     0.019    adc2/avg_filter2/t_counter[15]_i_82_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.085 r  adc2/avg_filter2/t_counter_reg[15]_i_42/O[2]
                         net (fo=2, routed)           0.216     0.300    adc2/avg_filter2/t_counter_reg[15]_i_42_n_5
    SLICE_X48Y61         LUT4 (Prop_lut4_I1_O)        0.106     0.406 r  adc2/avg_filter2/t_counter[15]_i_17/O
                         net (fo=1, routed)           0.000     0.406    adc2/avg_filter2/t_counter[15]_i_17_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.502 r  adc2/avg_filter2/t_counter_reg[15]_i_5/CO[1]
                         net (fo=3, routed)           0.414     0.916    adc1/avg_filter2/CO[0]
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.114     1.030 r  adc1/avg_filter2/t_counter[6]_i_2/O
                         net (fo=1, routed)           0.119     1.149    trigger/t_counter_reg[6]_0
    SLICE_X44Y61         LUT5 (Prop_lut5_I3_O)        0.112     1.261 r  trigger/t_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.261    trigger/t_counter[6]_i_1_n_0
    SLICE_X44Y61         FDRE                                         r  trigger/t_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/CLK
    SLICE_X44Y61         FDRE                                         r  trigger/t_counter_reg[6]/C
                         clock pessimism              0.038     1.036    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.091     1.127    trigger/t_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.605ns (35.271%)  route 1.110ns (64.729%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.258     1.152    trigger/SR[0]
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.827     0.995    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[10]/C
                         clock pessimism              0.038     1.034    
    SLICE_X45Y62         FDRE (Hold_fdre_C_R)        -0.018     1.016    trigger/t_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.605ns (35.271%)  route 1.110ns (64.729%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.258     1.152    trigger/SR[0]
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.827     0.995    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[11]/C
                         clock pessimism              0.038     1.034    
    SLICE_X45Y62         FDRE (Hold_fdre_C_R)        -0.018     1.016    trigger/t_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.605ns (35.271%)  route 1.110ns (64.729%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.258     1.152    trigger/SR[0]
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.827     0.995    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[12]/C
                         clock pessimism              0.038     1.034    
    SLICE_X45Y62         FDRE (Hold_fdre_C_R)        -0.018     1.016    trigger/t_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.605ns (35.271%)  route 1.110ns (64.729%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.258     1.152    trigger/SR[0]
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.827     0.995    trigger/CLK
    SLICE_X45Y62         FDRE                                         r  trigger/t_counter_reg[9]/C
                         clock pessimism              0.038     1.034    
    SLICE_X45Y62         FDRE (Hold_fdre_C_R)        -0.018     1.016    trigger/t_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/t_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.605ns (34.287%)  route 1.160ns (65.713%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.561    -0.564    adc2/avg_filter1/clk_64mhz
    SLICE_X43Y56         FDRE                                         r  adc2/avg_filter1/d_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  adc2/avg_filter1/d_out_reg[17]/Q
                         net (fo=3, routed)           0.508     0.085    adc2/avg_filter1/Q[17]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.130 r  adc2/avg_filter1/t_counter[15]_i_99/O
                         net (fo=1, routed)           0.000     0.130    adc2/avg_filter1/t_counter[15]_i_99_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.200 r  adc2/avg_filter1/t_counter_reg[15]_i_49/O[0]
                         net (fo=1, routed)           0.120     0.320    adc2/avg_filter1/trigger/out0[17]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.107     0.427 r  adc2/avg_filter1/t_counter[15]_i_23/O
                         net (fo=1, routed)           0.000     0.427    adc2/avg_filter1/t_counter[15]_i_23_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.555 r  adc2/avg_filter1/t_counter_reg[15]_i_6/CO[1]
                         net (fo=3, routed)           0.224     0.780    adc1/avg_filter1/t_counter_reg[0]_0[0]
    SLICE_X43Y61         LUT6 (Prop_lut6_I3_O)        0.114     0.894 r  adc1/avg_filter1/t_counter[15]_i_1/O
                         net (fo=15, routed)          0.307     1.201    trigger/SR[0]
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.831    -0.332    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.157 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.296     0.139    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.168 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.830     0.997    trigger/CLK
    SLICE_X45Y60         FDRE                                         r  trigger/t_counter_reg[1]/C
                         clock pessimism              0.038     1.036    
    SLICE_X45Y60         FDRE (Hold_fdre_C_R)        -0.018     1.018    trigger/t_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  out_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.836ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.120ns  (logic 0.580ns (9.478%)  route 5.540ns (90.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.499ns = ( 5000.559 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.540  4987.960    trigger/i_clk
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.124  4988.084 r  trigger/u2/din_by_minus_2[23]_i_1/O
                         net (fo=1, routed)           0.000  4988.084    ch2_q/din_by_minus_2_reg[23]_0
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.429  5000.559    ch2_q/out_clk_BUFG
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[23]/C
                         clock pessimism             -0.506  5000.052    
                         clock uncertainty           -0.161  4999.891    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.029  4999.920    ch2_q/din_by_minus_2_reg[23]
  -------------------------------------------------------------------
                         required time                       4999.920    
                         arrival time                       -4988.084    
  -------------------------------------------------------------------
                         slack                                 11.836    

Slack (MET) :             11.856ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.146ns  (logic 0.606ns (9.861%)  route 5.540ns (90.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.499ns = ( 5000.559 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.540  4987.960    trigger/i_clk
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.150  4988.110 r  trigger/u2/din_by_minus_2[25]_i_1/O
                         net (fo=1, routed)           0.000  4988.110    ch2_q/din_by_minus_2_reg[25]_0
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.429  5000.559    ch2_q/out_clk_BUFG
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[25]/C
                         clock pessimism             -0.506  5000.052    
                         clock uncertainty           -0.161  4999.891    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.075  4999.966    ch2_q/din_by_minus_2_reg[25]
  -------------------------------------------------------------------
                         required time                       4999.966    
                         arrival time                       -4988.110    
  -------------------------------------------------------------------
                         slack                                 11.856    

Slack (MET) :             11.915ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.040ns  (logic 0.580ns (9.602%)  route 5.460ns (90.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.460  4987.881    trigger/i_clk
    SLICE_X29Y81         LUT3 (Prop_lut3_I2_O)        0.124  4988.005 r  trigger/u2/din_by_minus_2[31]_i_1/O
                         net (fo=1, routed)           0.000  4988.005    ch2_q/din_by_minus_2_reg[31]_0
    SLICE_X29Y81         FDRE                                         r  ch2_q/din_by_minus_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch2_q/out_clk_BUFG
    SLICE_X29Y81         FDRE                                         r  ch2_q/din_by_minus_2_reg[31]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X29Y81         FDRE (Setup_fdre_C_D)        0.031  4999.920    ch2_q/din_by_minus_2_reg[31]
  -------------------------------------------------------------------
                         required time                       4999.920    
                         arrival time                       -4988.005    
  -------------------------------------------------------------------
                         slack                                 11.915    

Slack (MET) :             11.918ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.040ns  (logic 0.580ns (9.603%)  route 5.460ns (90.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.499ns = ( 5000.559 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.460  4987.880    trigger/i_clk
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.124  4988.004 r  trigger/u2/din_by_minus_2[29]_i_1/O
                         net (fo=1, routed)           0.000  4988.004    ch2_q/din_by_minus_2_reg[29]_0
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.429  5000.559    ch2_q/out_clk_BUFG
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[29]/C
                         clock pessimism             -0.506  5000.052    
                         clock uncertainty           -0.161  4999.891    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.031  4999.922    ch2_q/din_by_minus_2_reg[29]
  -------------------------------------------------------------------
                         required time                       4999.922    
                         arrival time                       -4988.005    
  -------------------------------------------------------------------
                         slack                                 11.918    

Slack (MET) :             11.923ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.023ns  (logic 0.580ns (9.629%)  route 5.443ns (90.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.490ns = ( 5000.550 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.443  4987.864    trigger/i_clk
    SLICE_X28Y74         LUT3 (Prop_lut3_I2_O)        0.124  4987.988 r  trigger/u2/din_by_minus_2[37]_i_1/O
                         net (fo=1, routed)           0.000  4987.988    ch2_q/din_by_minus_2_reg[37]_0
    SLICE_X28Y74         FDRE                                         r  ch2_q/din_by_minus_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.420  5000.550    ch2_q/out_clk_BUFG
    SLICE_X28Y74         FDRE                                         r  ch2_q/din_by_minus_2_reg[37]/C
                         clock pessimism             -0.506  5000.043    
                         clock uncertainty           -0.161  4999.882    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.029  4999.911    ch2_q/din_by_minus_2_reg[37]
  -------------------------------------------------------------------
                         required time                       4999.912    
                         arrival time                       -4987.988    
  -------------------------------------------------------------------
                         slack                                 11.923    

Slack (MET) :             11.931ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.068ns  (logic 0.608ns (10.019%)  route 5.460ns (89.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.460  4987.881    trigger/i_clk
    SLICE_X29Y81         LUT3 (Prop_lut3_I2_O)        0.152  4988.033 r  trigger/u2/din_by_minus_2[32]_i_1/O
                         net (fo=1, routed)           0.000  4988.033    ch2_q/din_by_minus_2_reg[32]_0
    SLICE_X29Y81         FDRE                                         r  ch2_q/din_by_minus_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch2_q/out_clk_BUFG
    SLICE_X29Y81         FDRE                                         r  ch2_q/din_by_minus_2_reg[32]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X29Y81         FDRE (Setup_fdre_C_D)        0.075  4999.964    ch2_q/din_by_minus_2_reg[32]
  -------------------------------------------------------------------
                         required time                       4999.964    
                         arrival time                       -4988.033    
  -------------------------------------------------------------------
                         slack                                 11.931    

Slack (MET) :             11.941ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.051ns  (logic 0.608ns (10.048%)  route 5.443ns (89.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.490ns = ( 5000.550 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.443  4987.864    trigger/i_clk
    SLICE_X28Y74         LUT3 (Prop_lut3_I2_O)        0.152  4988.016 r  trigger/u2/din_by_minus_2[38]_i_1/O
                         net (fo=1, routed)           0.000  4988.016    ch2_q/din_by_minus_2_reg[38]_0
    SLICE_X28Y74         FDRE                                         r  ch2_q/din_by_minus_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.420  5000.550    ch2_q/out_clk_BUFG
    SLICE_X28Y74         FDRE                                         r  ch2_q/din_by_minus_2_reg[38]/C
                         clock pessimism             -0.506  5000.043    
                         clock uncertainty           -0.161  4999.882    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.075  4999.958    ch2_q/din_by_minus_2_reg[38]
  -------------------------------------------------------------------
                         required time                       4999.958    
                         arrival time                       -4988.017    
  -------------------------------------------------------------------
                         slack                                 11.941    

Slack (MET) :             11.967ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        6.035ns  (logic 0.575ns (9.528%)  route 5.460ns (90.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.499ns = ( 5000.559 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.460  4987.880    trigger/i_clk
    SLICE_X29Y82         LUT3 (Prop_lut3_I2_O)        0.119  4988.000 r  trigger/u2/din_by_minus_2[30]_i_1/O
                         net (fo=1, routed)           0.000  4988.000    ch2_q/din_by_minus_2_reg[30]_0
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.429  5000.559    ch2_q/out_clk_BUFG
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[30]/C
                         clock pessimism             -0.506  5000.052    
                         clock uncertainty           -0.161  4999.891    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.075  4999.966    ch2_q/din_by_minus_2_reg[30]
  -------------------------------------------------------------------
                         required time                       4999.966    
                         arrival time                       -4988.000    
  -------------------------------------------------------------------
                         slack                                 11.967    

Slack (MET) :             12.021ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        5.931ns  (logic 0.580ns (9.779%)  route 5.351ns (90.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 5000.556 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.351  4987.771    trigger/i_clk
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.124  4987.896 r  trigger/u2/din_by_minus_2[21]_i_1/O
                         net (fo=1, routed)           0.000  4987.896    ch2_q/din_by_minus_2_reg[21]_0
    SLICE_X29Y79         FDRE                                         r  ch2_q/din_by_minus_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.426  5000.556    ch2_q/out_clk_BUFG
    SLICE_X29Y79         FDRE                                         r  ch2_q/din_by_minus_2_reg[21]/C
                         clock pessimism             -0.506  5000.049    
                         clock uncertainty           -0.161  4999.888    
    SLICE_X29Y79         FDRE (Setup_fdre_C_D)        0.029  4999.917    ch2_q/din_by_minus_2_reg[21]
  -------------------------------------------------------------------
                         required time                       4999.917    
                         arrival time                       -4987.896    
  -------------------------------------------------------------------
                         slack                                 12.021    

Slack (MET) :             12.073ns  (required time - arrival time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch2_q/din_by_minus_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (out_clk rise@5000.061ns - clk_64mhz_clk_pll rise@4984.435ns)
  Data Path Delay:        5.925ns  (logic 0.574ns (9.687%)  route 5.351ns (90.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 5000.556 - 5000.061 ) 
    Source Clock Delay      (SCD):    -2.470ns = ( 4981.965 - 4984.435 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                   4984.435  4984.435 r  
    P15                                               0.000  4984.435 r  clk_in (IN)
                         net (fo=0)                   0.000  4984.435    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4985.898 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4987.151    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  4978.665 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  4980.325    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  4980.421 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.543  4981.964    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456  4982.420 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          5.351  4987.771    trigger/i_clk
    SLICE_X29Y79         LUT3 (Prop_lut3_I2_O)        0.118  4987.890 r  trigger/u2/din_by_minus_2[22]_i_1/O
                         net (fo=1, routed)           0.000  4987.890    ch2_q/din_by_minus_2_reg[22]_0
    SLICE_X29Y79         FDRE                                         r  ch2_q/din_by_minus_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.426  5000.556    ch2_q/out_clk_BUFG
    SLICE_X29Y79         FDRE                                         r  ch2_q/din_by_minus_2_reg[22]/C
                         clock pessimism             -0.506  5000.049    
                         clock uncertainty           -0.161  4999.888    
    SLICE_X29Y79         FDRE (Setup_fdre_C_D)        0.075  4999.963    ch2_q/din_by_minus_2_reg[22]
  -------------------------------------------------------------------
                         required time                       4999.963    
                         arrival time                       -4987.891    
  -------------------------------------------------------------------
                         slack                                 12.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch1_q/din_by_minus_2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.185ns (9.446%)  route 1.773ns (90.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.773     1.344    trigger/i_clk
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.044     1.388 r  trigger/u1/din_by_minus_2[35]_i_1/O
                         net (fo=1, routed)           0.000     1.388    ch1_q/i_signal[14]
    SLICE_X37Y118        FDRE                                         r  ch1_q/din_by_minus_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.907     1.112    ch1_q/out_clk_BUFG
    SLICE_X37Y118        FDRE                                         r  ch1_q/din_by_minus_2_reg[35]/C
                         clock pessimism              0.038     1.151    
    SLICE_X37Y118        FDRE (Hold_fdre_C_D)         0.107     1.258    ch1_q/din_by_minus_2_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch1_q/din_by_minus_2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.186ns (9.492%)  route 1.773ns (90.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.773     1.344    trigger/i_clk
    SLICE_X37Y118        LUT3 (Prop_lut3_I2_O)        0.045     1.389 r  trigger/u1/din_by_minus_2[34]_i_1/O
                         net (fo=1, routed)           0.000     1.389    ch1_q/i_signal[13]
    SLICE_X37Y118        FDRE                                         r  ch1_q/din_by_minus_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.907     1.112    ch1_q/out_clk_BUFG
    SLICE_X37Y118        FDRE                                         r  ch1_q/din_by_minus_2_reg[34]/C
                         clock pessimism              0.038     1.151    
    SLICE_X37Y118        FDRE (Hold_fdre_C_D)         0.091     1.242    ch1_q/din_by_minus_2_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch4_q/din_by_minus_2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.185ns (9.780%)  route 1.707ns (90.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.707     1.277    trigger/i_clk
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.044     1.321 r  trigger/u4/din_by_minus_2[47]_i_1/O
                         net (fo=1, routed)           0.000     1.321    ch4_q/din_by_minus_2_reg[47]_1
    SLICE_X51Y77         FDRE                                         r  ch4_q/din_by_minus_2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.821     1.027    ch4_q/out_clk_BUFG
    SLICE_X51Y77         FDRE                                         r  ch4_q/din_by_minus_2_reg[47]/C
                         clock pessimism              0.038     1.065    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.107     1.172    ch4_q/din_by_minus_2_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch3_q/din_by_minus_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.185ns (9.729%)  route 1.717ns (90.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.717     1.287    trigger/i_clk
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.044     1.331 r  trigger/u3/din_by_minus_2[23]_i_1/O
                         net (fo=1, routed)           0.000     1.331    ch3_q/din_by_minus_2_reg[23]_0
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.818     1.024    ch3_q/out_clk_BUFG
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[23]/C
                         clock pessimism              0.038     1.062    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.107     1.169    ch3_q/din_by_minus_2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch3_q/din_by_minus_2_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.186ns (9.781%)  route 1.716ns (90.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.716     1.286    trigger/i_clk
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.331 r  trigger/u3/din_by_minus_2[33]_i_1/O
                         net (fo=1, routed)           0.000     1.331    ch3_q/din_by_minus_2_reg[33]_0
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.818     1.024    ch3_q/out_clk_BUFG
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[33]/C
                         clock pessimism              0.038     1.062    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.107     1.169    ch3_q/din_by_minus_2_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch3_q/din_by_minus_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.186ns (9.828%)  route 1.707ns (90.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.707     1.277    trigger/i_clk
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  trigger/u3/din_by_minus_2[21]_i_1/O
                         net (fo=1, routed)           0.000     1.322    ch3_q/din_by_minus_2_reg[21]_0
    SLICE_X51Y77         FDRE                                         r  ch3_q/din_by_minus_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.821     1.027    ch3_q/out_clk_BUFG
    SLICE_X51Y77         FDRE                                         r  ch3_q/din_by_minus_2_reg[21]/C
                         clock pessimism              0.038     1.065    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.091     1.156    ch3_q/din_by_minus_2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch3_q/din_by_minus_2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.186ns (9.781%)  route 1.716ns (90.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.716     1.286    trigger/i_clk
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.331 r  trigger/u3/din_by_minus_2[32]_i_1/O
                         net (fo=1, routed)           0.000     1.331    ch3_q/din_by_minus_2_reg[32]_0
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.818     1.024    ch3_q/out_clk_BUFG
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[32]/C
                         clock pessimism              0.038     1.062    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.092     1.154    ch3_q/din_by_minus_2_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch3_q/din_by_minus_2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.186ns (9.776%)  route 1.717ns (90.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.717     1.287    trigger/i_clk
    SLICE_X51Y75         LUT3 (Prop_lut3_I2_O)        0.045     1.332 r  trigger/u3/din_by_minus_2[22]_i_1/O
                         net (fo=1, routed)           0.000     1.332    ch3_q/din_by_minus_2_reg[22]_0
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.818     1.024    ch3_q/out_clk_BUFG
    SLICE_X51Y75         FDRE                                         r  ch3_q/din_by_minus_2_reg[22]/C
                         clock pessimism              0.038     1.062    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.091     1.153    ch3_q/din_by_minus_2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch4_q/din_by_minus_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.186ns (9.500%)  route 1.772ns (90.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.772     1.342    trigger/i_clk
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.387 r  trigger/u4/din_by_minus_2[31]_i_1/O
                         net (fo=1, routed)           0.000     1.387    ch4_q/din_by_minus_2_reg[31]_0
    SLICE_X56Y88         FDRE                                         r  ch4_q/din_by_minus_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.832     1.038    ch4_q/out_clk_BUFG
    SLICE_X56Y88         FDRE                                         r  ch4_q/din_by_minus_2_reg[31]/C
                         clock pessimism              0.038     1.076    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.131     1.207    ch4_q/din_by_minus_2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 q_clk_gen/i_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ch3_q/din_by_minus_2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.183ns (9.500%)  route 1.743ns (90.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.554    -0.571    q_clk_gen/clk_64mhz
    SLICE_X28Y68         FDRE                                         r  q_clk_gen/i_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  q_clk_gen/i_clk_reg/Q
                         net (fo=78, routed)          1.743     1.314    trigger/i_clk
    SLICE_X49Y76         LUT3 (Prop_lut3_I2_O)        0.042     1.356 r  trigger/u3/din_by_minus_2[27]_i_1/O
                         net (fo=1, routed)           0.000     1.356    ch3_q/din_by_minus_2_reg[27]_0
    SLICE_X49Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.818     1.024    ch3_q/out_clk_BUFG
    SLICE_X49Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[27]/C
                         clock pessimism              0.038     1.062    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.107     1.169    ch3_q/din_by_minus_2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  adc_d_clk
  To Clock:  out_clk

Setup :            0  Failing Endpoints,  Worst Slack      989.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             989.608ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.227ns  (logic 0.746ns (8.085%)  route 8.481ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 5000.558 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.963  4009.629    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y77         FDRE                                         r  ch3_q/din_by_minus_2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.428  5000.558    ch3_q/out_clk_BUFG
    SLICE_X51Y77         FDRE                                         r  ch3_q/din_by_minus_2_reg[21]/C
                         clock pessimism             -0.506  5000.051    
                         clock uncertainty           -0.161  4999.890    
    SLICE_X51Y77         FDRE (Setup_fdre_C_R)       -0.653  4999.237    ch3_q/din_by_minus_2_reg[21]
  -------------------------------------------------------------------
                         required time                       4999.238    
                         arrival time                       -4009.629    
  -------------------------------------------------------------------
                         slack                                989.608    

Slack (MET) :             989.608ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch4_q/din_by_minus_2_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.227ns  (logic 0.746ns (8.085%)  route 8.481ns (91.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.498ns = ( 5000.558 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.963  4009.629    ch4_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y77         FDRE                                         r  ch4_q/din_by_minus_2_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.428  5000.558    ch4_q/out_clk_BUFG
    SLICE_X51Y77         FDRE                                         r  ch4_q/din_by_minus_2_reg[47]/C
                         clock pessimism             -0.506  5000.051    
                         clock uncertainty           -0.161  4999.890    
    SLICE_X51Y77         FDRE (Setup_fdre_C_R)       -0.653  4999.237    ch4_q/din_by_minus_2_reg[47]
  -------------------------------------------------------------------
                         required time                       4999.238    
                         arrival time                       -4009.629    
  -------------------------------------------------------------------
                         slack                                989.608    

Slack (MET) :             989.746ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.089ns  (logic 0.746ns (8.208%)  route 8.343ns (91.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.824  4009.491    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch3_q/out_clk_BUFG
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[24]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.236    ch3_q/din_by_minus_2_reg[24]
  -------------------------------------------------------------------
                         required time                       4999.236    
                         arrival time                       -4009.491    
  -------------------------------------------------------------------
                         slack                                989.746    

Slack (MET) :             989.746ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.089ns  (logic 0.746ns (8.208%)  route 8.343ns (91.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.824  4009.491    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch3_q/out_clk_BUFG
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[25]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.236    ch3_q/din_by_minus_2_reg[25]
  -------------------------------------------------------------------
                         required time                       4999.236    
                         arrival time                       -4009.491    
  -------------------------------------------------------------------
                         slack                                989.746    

Slack (MET) :             989.746ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.089ns  (logic 0.746ns (8.208%)  route 8.343ns (91.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.824  4009.491    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch3_q/out_clk_BUFG
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[28]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.236    ch3_q/din_by_minus_2_reg[28]
  -------------------------------------------------------------------
                         required time                       4999.236    
                         arrival time                       -4009.491    
  -------------------------------------------------------------------
                         slack                                989.746    

Slack (MET) :             989.746ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.089ns  (logic 0.746ns (8.208%)  route 8.343ns (91.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.824  4009.491    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch3_q/out_clk_BUFG
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[29]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.236    ch3_q/din_by_minus_2_reg[29]
  -------------------------------------------------------------------
                         required time                       4999.236    
                         arrival time                       -4009.491    
  -------------------------------------------------------------------
                         slack                                989.746    

Slack (MET) :             989.746ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.089ns  (logic 0.746ns (8.208%)  route 8.343ns (91.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.824  4009.491    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch3_q/out_clk_BUFG
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[30]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.236    ch3_q/din_by_minus_2_reg[30]
  -------------------------------------------------------------------
                         required time                       4999.236    
                         arrival time                       -4009.491    
  -------------------------------------------------------------------
                         slack                                989.746    

Slack (MET) :             989.746ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.089ns  (logic 0.746ns (8.208%)  route 8.343ns (91.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.497ns = ( 5000.557 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.824  4009.491    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.427  5000.557    ch3_q/out_clk_BUFG
    SLICE_X51Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[31]/C
                         clock pessimism             -0.506  5000.050    
                         clock uncertainty           -0.161  4999.889    
    SLICE_X51Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.236    ch3_q/din_by_minus_2_reg[31]
  -------------------------------------------------------------------
                         required time                       4999.236    
                         arrival time                       -4009.491    
  -------------------------------------------------------------------
                         slack                                989.746    

Slack (MET) :             989.818ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.016ns  (logic 0.746ns (8.275%)  route 8.270ns (91.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 5000.556 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.751  4009.418    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X49Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.426  5000.556    ch3_q/out_clk_BUFG
    SLICE_X49Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[26]/C
                         clock pessimism             -0.506  5000.049    
                         clock uncertainty           -0.161  4999.888    
    SLICE_X49Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.235    ch3_q/din_by_minus_2_reg[26]
  -------------------------------------------------------------------
                         required time                       4999.235    
                         arrival time                       -4009.418    
  -------------------------------------------------------------------
                         slack                                989.818    

Slack (MET) :             989.818ns  (required time - arrival time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (out_clk rise@5000.061ns - adc_d_clk rise@4000.048ns)
  Data Path Delay:        9.016ns  (logic 0.746ns (8.275%)  route 8.270ns (91.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.496ns = ( 5000.556 - 5000.061 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 4000.402 - 4000.048 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                   4000.048  4000.048 r  
    P15                                               0.000  4000.048 r  clk_in (IN)
                         net (fo=0)                   0.000  4000.048    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463  4001.511 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  4002.764    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  3994.279 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  3995.939    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3996.035 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.564  3997.599    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456  3998.055 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.700  3998.755    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  3998.851 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         1.551  4000.402    trigger/CLK
    SLICE_X43Y61         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419  4000.821 f  trigger/trigged_reg/Q
                         net (fo=7, routed)           3.518  4004.340    trigger/LED_YELLOW_2_OBUF
    SLICE_X54Y118        LUT1 (Prop_lut1_I0_O)        0.327  4004.667 r  trigger/din_by_minus_2[47]_i_1/O
                         net (fo=80, routed)          4.751  4009.418    ch3_q/din_by_minus_2_reg[47]_0
    SLICE_X49Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge) 5000.061  5000.061 r  
    P15                                               0.000  5000.061 r  clk_in (IN)
                         net (fo=0)                   0.000  5000.061    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  5001.453 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  5002.634    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  4994.880 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  4996.462    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4996.553 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        1.445  4997.999    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.367  4998.366 r  out_clk_reg/Q
                         net (fo=2, routed)           0.673  4999.039    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  4999.130 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         1.426  5000.556    ch3_q/out_clk_BUFG
    SLICE_X49Y76         FDRE                                         r  ch3_q/din_by_minus_2_reg[27]/C
                         clock pessimism             -0.506  5000.049    
                         clock uncertainty           -0.161  4999.888    
    SLICE_X49Y76         FDRE (Setup_fdre_C_R)       -0.653  4999.235    ch3_q/din_by_minus_2_reg[27]
  -------------------------------------------------------------------
                         required time                       4999.235    
                         arrival time                       -4009.418    
  -------------------------------------------------------------------
                         slack                                989.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch1_q/din_by_minus_2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.184ns (21.656%)  route 0.666ns (78.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.420ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.554     0.420    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X15Y72         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.141     0.561 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[65]/Q
                         net (fo=2, routed)           0.666     1.226    trigger/trigged_out[65]
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.043     1.269 r  trigger/u1/din_by_minus_2[25]_i_1/O
                         net (fo=1, routed)           0.000     1.269    ch1_q/i_signal[4]
    SLICE_X38Y93         FDRE                                         r  ch1_q/din_by_minus_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.829     1.035    ch1_q/out_clk_BUFG
    SLICE_X38Y93         FDRE                                         r  ch1_q/din_by_minus_2_reg[25]/C
                         clock pessimism              0.038     1.073    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.131     1.204    ch1_q/din_by_minus_2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch4_q/din_by_minus_2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.190ns (22.194%)  route 0.666ns (77.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.427ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.561     0.427    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X51Y62         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     0.568 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/Q
                         net (fo=2, routed)           0.666     1.234    trigger/trigged_out[16]
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.049     1.283 r  trigger/u4/din_by_minus_2[36]_i_1/O
                         net (fo=1, routed)           0.000     1.283    ch4_q/din_by_minus_2_reg[36]_0
    SLICE_X54Y89         FDRE                                         r  ch4_q/din_by_minus_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.832     1.038    ch4_q/out_clk_BUFG
    SLICE_X54Y89         FDRE                                         r  ch4_q/din_by_minus_2_reg[36]/C
                         clock pessimism              0.038     1.076    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.131     1.207    ch4_q/din_by_minus_2_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch4_q/din_by_minus_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.711%)  route 0.637ns (75.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.427ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.561     0.427    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X50Y62         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.164     0.591 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=2, routed)           0.637     1.228    trigger/trigged_out[1]
    SLICE_X54Y89         LUT3 (Prop_lut3_I0_O)        0.045     1.273 r  trigger/u4/din_by_minus_2[21]_i_1/O
                         net (fo=1, routed)           0.000     1.273    ch4_q/din_by_minus_2_reg[21]_0
    SLICE_X54Y89         FDRE                                         r  ch4_q/din_by_minus_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.832     1.038    ch4_q/out_clk_BUFG
    SLICE_X54Y89         FDRE                                         r  ch4_q/din_by_minus_2_reg[21]/C
                         clock pessimism              0.038     1.076    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.120     1.196    ch4_q/din_by_minus_2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch4_q/din_by_minus_2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.185ns (22.465%)  route 0.639ns (77.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X49Y64         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     0.567 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/Q
                         net (fo=2, routed)           0.639     1.205    trigger/trigged_out[19]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.044     1.249 r  trigger/u4/din_by_minus_2[47]_i_1/O
                         net (fo=1, routed)           0.000     1.249    ch4_q/din_by_minus_2_reg[47]_1
    SLICE_X51Y77         FDRE                                         r  ch4_q/din_by_minus_2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.821     1.027    ch4_q/out_clk_BUFG
    SLICE_X51Y77         FDRE                                         r  ch4_q/din_by_minus_2_reg[47]/C
                         clock pessimism              0.038     1.065    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.107     1.172    ch4_q/din_by_minus_2_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch1_q/din_by_minus_2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.397%)  route 0.648ns (75.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.035ns
    Source Clock Delay      (SCD):    0.420ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.554     0.420    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X10Y72         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.584 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[64]/Q
                         net (fo=2, routed)           0.648     1.231    trigger/trigged_out[64]
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.276 r  trigger/u1/din_by_minus_2[24]_i_1/O
                         net (fo=1, routed)           0.000     1.276    ch1_q/i_signal[3]
    SLICE_X38Y93         FDRE                                         r  ch1_q/din_by_minus_2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.829     1.035    ch1_q/out_clk_BUFG
    SLICE_X38Y93         FDRE                                         r  ch1_q/din_by_minus_2_reg[24]/C
                         clock pessimism              0.038     1.073    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120     1.193    ch1_q/din_by_minus_2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch2_q/din_by_minus_2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.703%)  route 0.633ns (77.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns
    Source Clock Delay      (SCD):    0.422ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.556     0.422    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X35Y65         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     0.563 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[43]/Q
                         net (fo=2, routed)           0.633     1.196    trigger/trigged_out[43]
    SLICE_X29Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.241 r  trigger/u2/din_by_minus_2[23]_i_1/O
                         net (fo=1, routed)           0.000     1.241    ch2_q/din_by_minus_2_reg[23]_0
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.822     1.028    ch2_q/out_clk_BUFG
    SLICE_X29Y82         FDRE                                         r  ch2_q/din_by_minus_2_reg[23]/C
                         clock pessimism              0.038     1.066    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.091     1.157    ch2_q/din_by_minus_2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch4_q/din_by_minus_2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.189ns (21.774%)  route 0.679ns (78.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X49Y64         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     0.567 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/Q
                         net (fo=2, routed)           0.679     1.246    trigger/trigged_out[18]
    SLICE_X56Y88         LUT3 (Prop_lut3_I0_O)        0.048     1.294 r  trigger/u4/din_by_minus_2[38]_i_1/O
                         net (fo=1, routed)           0.000     1.294    ch4_q/din_by_minus_2_reg[38]_0
    SLICE_X56Y88         FDRE                                         r  ch4_q/din_by_minus_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.832     1.038    ch4_q/out_clk_BUFG
    SLICE_X56Y88         FDRE                                         r  ch4_q/din_by_minus_2_reg[38]/C
                         clock pessimism              0.038     1.076    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.131     1.207    ch4_q/din_by_minus_2_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.233ns (27.257%)  route 0.622ns (72.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.426ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.560     0.426    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X48Y63         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.128     0.554 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/Q
                         net (fo=2, routed)           0.622     1.176    trigger/trigged_out[39]
    SLICE_X51Y88         LUT3 (Prop_lut3_I0_O)        0.105     1.281 r  trigger/u3/din_by_minus_2[47]_i_1/O
                         net (fo=1, routed)           0.000     1.281    ch3_q/din_by_minus_2_reg[47]_1
    SLICE_X51Y88         FDRE                                         r  ch3_q/din_by_minus_2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.832     1.038    ch3_q/out_clk_BUFG
    SLICE_X51Y88         FDRE                                         r  ch3_q/din_by_minus_2_reg[47]/C
                         clock pessimism              0.038     1.076    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.107     1.183    ch3_q/din_by_minus_2_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch3_q/din_by_minus_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.368%)  route 0.646ns (77.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.027ns
    Source Clock Delay      (SCD):    0.428ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.562     0.428    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X49Y60         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     0.569 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/Q
                         net (fo=2, routed)           0.646     1.214    trigger/trigged_out[21]
    SLICE_X51Y77         LUT3 (Prop_lut3_I0_O)        0.045     1.259 r  trigger/u3/din_by_minus_2[21]_i_1/O
                         net (fo=1, routed)           0.000     1.259    ch3_q/din_by_minus_2_reg[21]_0
    SLICE_X51Y77         FDRE                                         r  ch3_q/din_by_minus_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.821     1.027    ch3_q/out_clk_BUFG
    SLICE_X51Y77         FDRE                                         r  ch3_q/din_by_minus_2_reg[21]/C
                         clock pessimism              0.038     1.065    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.091     1.156    ch3_q/din_by_minus_2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            ch2_q/din_by_minus_2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by out_clk  {rise@0.000ns fall@2500.030ns period=5000.061ns})
  Path Group:             out_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.183ns (19.216%)  route 0.769ns (80.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.420ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.562    -0.563    ifclk_out_OBUF
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.262    -0.160    adc_d_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.134 r  adc_d_clk_BUFG_inst/O
                         net (fo=165, routed)         0.554     0.420    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y72         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     0.561 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[59]/Q
                         net (fo=2, routed)           0.769     1.330    trigger/trigged_out[59]
    SLICE_X35Y103        LUT3 (Prop_lut3_I0_O)        0.042     1.372 r  trigger/u2/din_by_minus_2[47]_i_1/O
                         net (fo=1, routed)           0.000     1.372    ch2_q/din_by_minus_2_reg[47]_1
    SLICE_X35Y103        FDRE                                         r  ch2_q/din_by_minus_2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock out_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1129, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  out_clk_reg/Q
                         net (fo=2, routed)           0.332     0.176    out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.205 r  out_clk_BUFG_inst/O
                         net (fo=721, routed)         0.916     1.121    ch2_q/out_clk_BUFG
    SLICE_X35Y103        FDRE                                         r  ch2_q/din_by_minus_2_reg[47]/C
                         clock pessimism              0.038     1.160    
    SLICE_X35Y103        FDRE (Hold_fdre_C_D)         0.107     1.267    ch2_q/din_by_minus_2_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.106    





