

================================================================
== Vitis HLS Report for 'needwun_Pipeline_trace'
================================================================
* Date:           Sat Apr  5 08:32:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.943 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- trace   |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      227|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|      223|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      223|      327|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln64_1_fu_231_p2   |         +|   0|  0|  16|          15|          15|
    |add_ln64_fu_237_p2     |         +|   0|  0|  16|          15|          15|
    |add_ln66_fu_258_p2     |         +|   0|  0|  71|          64|           1|
    |grp_fu_162_p2          |         +|   0|  0|  39|          32|           2|
    |grp_fu_167_p2          |         +|   0|  0|  39|          32|           2|
    |ap_condition_164       |       and|   0|  0|   2|           1|           1|
    |icmp_ln62_1_fu_199_p2  |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln62_fu_193_p2    |      icmp|   0|  0|  20|          32|           1|
    |or_ln62_fu_205_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 227|         225|          41|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |SEQA_address0             |  14|          3|    7|         21|
    |SEQB_address0             |  14|          3|    7|         21|
    |a_idx_fu_58               |   9|          2|   32|         64|
    |a_str_idx_fu_50           |   9|          2|   64|        128|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_idx_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_b_idx_1  |   9|          2|   32|         64|
    |b_idx_fu_54               |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 100|         22|  209|        432|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_idx_1_reg_337                   |  32|   0|   32|          0|
    |a_idx_fu_58                       |  32|   0|   32|          0|
    |a_str_idx_fu_50                   |  64|   0|   64|          0|
    |alignedA_addr_reg_355             |   8|   0|    8|          0|
    |alignedB_addr_reg_360             |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |b_idx_1_reg_332                   |  32|   0|   32|          0|
    |b_idx_fu_54                       |  32|   0|   32|          0|
    |or_ln62_reg_342                   |   1|   0|    1|          0|
    |ptr_load_reg_351                  |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 223|   0|  223|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_trace|  return value|
|SEQA_address0           |  out|    7|   ap_memory|                    SEQA|         array|
|SEQA_ce0                |  out|    1|   ap_memory|                    SEQA|         array|
|SEQA_q0                 |   in|    8|   ap_memory|                    SEQA|         array|
|SEQB_address0           |  out|    7|   ap_memory|                    SEQB|         array|
|SEQB_ce0                |  out|    1|   ap_memory|                    SEQB|         array|
|SEQB_q0                 |   in|    8|   ap_memory|                    SEQB|         array|
|ptr_address0            |  out|   15|   ap_memory|                     ptr|         array|
|ptr_ce0                 |  out|    1|   ap_memory|                     ptr|         array|
|ptr_q0                  |   in|    8|   ap_memory|                     ptr|         array|
|alignedA_address0       |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_ce0            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_we0            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_d0             |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_address1       |  out|    8|   ap_memory|                alignedA|         array|
|alignedA_ce1            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_we1            |  out|    1|   ap_memory|                alignedA|         array|
|alignedA_d1             |  out|    8|   ap_memory|                alignedA|         array|
|alignedB_address0       |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_ce0            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_we0            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_d0             |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_address1       |  out|    8|   ap_memory|                alignedB|         array|
|alignedB_ce1            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_we1            |  out|    1|   ap_memory|                alignedB|         array|
|alignedB_d1             |  out|    8|   ap_memory|                alignedB|         array|
|b_str_idx_2_out         |  out|   32|      ap_vld|         b_str_idx_2_out|       pointer|
|b_str_idx_2_out_ap_vld  |  out|    1|      ap_vld|         b_str_idx_2_out|       pointer|
+------------------------+-----+-----+------------+------------------------+--------------+

