{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598904030057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598904030067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 16:00:29 2020 " "Processing started: Mon Aug 31 16:00:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598904030067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598904030067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline_project -c pipeline_project " "Command: quartus_sta pipeline_project -c pipeline_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598904030067 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598904030351 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1598904031730 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1598904031730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1598904032307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1598904032307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904032382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904032382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1598904033015 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline_project.sdc " "Synopsys Design Constraints File file not found: 'pipeline_project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1598904033263 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904033264 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598904033300 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598904033300 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598904033300 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904033300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904033300 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst31\|clock_1Khz_reg clk_div:inst31\|clock_1Khz_reg " "create_clock -period 1.000 -name clk_div:inst31\|clock_1Khz_reg clk_div:inst31\|clock_1Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst31\|clock_10Khz_reg clk_div:inst31\|clock_10Khz_reg " "create_clock -period 1.000 -name clk_div:inst31\|clock_10Khz_reg clk_div:inst31\|clock_10Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst31\|clock_100Khz_reg clk_div:inst31\|clock_100Khz_reg " "create_clock -period 1.000 -name clk_div:inst31\|clock_100Khz_reg clk_div:inst31\|clock_100Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst31\|clock_1Mhz_reg clk_div:inst31\|clock_1Mhz_reg " "create_clock -period 1.000 -name clk_div:inst31\|clock_1Mhz_reg clk_div:inst31\|clock_1Mhz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst31\|clock_10Hz_reg clk_div:inst31\|clock_10Hz_reg " "create_clock -period 1.000 -name clk_div:inst31\|clock_10Hz_reg clk_div:inst31\|clock_10Hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst31\|clock_100hz_reg clk_div:inst31\|clock_100hz_reg " "create_clock -period 1.000 -name clk_div:inst31\|clock_100hz_reg clk_div:inst31\|clock_100hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EX:inst6\|alu_code_out\[0\] ID_EX:inst6\|alu_code_out\[0\] " "create_clock -period 1.000 -name ID_EX:inst6\|alu_code_out\[0\] ID_EX:inst6\|alu_code_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID:inst4\|ins_out\[0\] IF_ID:inst4\|ins_out\[0\] " "create_clock -period 1.000 -name IF_ID:inst4\|ins_out\[0\] IF_ID:inst4\|ins_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID:inst4\|ins_out\[26\] IF_ID:inst4\|ins_out\[26\] " "create_clock -period 1.000 -name IF_ID:inst4\|ins_out\[26\] IF_ID:inst4\|ins_out\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1598904033309 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904033309 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|jr~0  from: dataf  to: combout " "Cell: inst14\|jr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904033356 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout " "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904033356 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904033356 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904033356 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904033356 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1598904033356 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1598904033384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904043638 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598904043641 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598904043659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598904044261 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598904044261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.392 " "Worst-case setup slack is -18.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.392             -74.669 IF_ID:inst4\|ins_out\[0\]  " "  -18.392             -74.669 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.148             -86.162 IF_ID:inst4\|ins_out\[26\]  " "  -18.148             -86.162 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.024            -515.600 ID_EX:inst6\|alu_code_out\[0\]  " "  -18.024            -515.600 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.566           -9593.271 SW\[0\]  " "  -14.566           -9593.271 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.965            -711.482 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.965            -711.482 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120             -23.427 CLOCK_50  " "   -3.120             -23.427 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.590              -9.474 clk_div:inst31\|clock_100Khz_reg  " "   -1.590              -9.474 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488              -8.111 clk_div:inst31\|clock_1Khz_reg  " "   -1.488              -8.111 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334             -10.472 clk_div:inst31\|clock_1Mhz_reg  " "   -1.334             -10.472 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330              -7.873 clk_div:inst31\|clock_10Khz_reg  " "   -1.330              -7.873 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -9.079 clk_div:inst31\|clock_10Hz_reg  " "   -1.327              -9.079 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307              -7.747 clk_div:inst31\|clock_100hz_reg  " "   -1.307              -7.747 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904044270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.200 " "Worst-case hold slack is -4.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.200             -29.045 SW\[0\]  " "   -4.200             -29.045 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136              -2.300 IF_ID:inst4\|ins_out\[0\]  " "   -2.136              -2.300 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591              -1.591 IF_ID:inst4\|ins_out\[26\]  " "   -1.591              -1.591 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 ID_EX:inst6\|alu_code_out\[0\]  " "    0.107               0.000 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.267               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 CLOCK_50  " "    0.331               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 clk_div:inst31\|clock_10Khz_reg  " "    0.622               0.000 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 clk_div:inst31\|clock_100hz_reg  " "    0.706               0.000 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.739               0.000 clk_div:inst31\|clock_10Hz_reg  " "    0.739               0.000 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 clk_div:inst31\|clock_1Khz_reg  " "    0.783               0.000 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.855               0.000 clk_div:inst31\|clock_1Mhz_reg  " "    0.855               0.000 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 clk_div:inst31\|clock_100Khz_reg  " "    0.890               0.000 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904044387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904044390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904044393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2294.986 SW\[0\]  " "   -2.636           -2294.986 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260             -16.344 IF_ID:inst4\|ins_out\[0\]  " "   -1.260             -16.344 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.266 clk_div:inst31\|clock_1Khz_reg  " "   -0.538              -6.266 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.148 clk_div:inst31\|clock_1Mhz_reg  " "   -0.538              -6.148 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.395 clk_div:inst31\|clock_10Hz_reg  " "   -0.538              -5.395 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.379 clk_div:inst31\|clock_100Khz_reg  " "   -0.538              -5.379 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.828 clk_div:inst31\|clock_10Khz_reg  " "   -0.538              -4.828 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.612 clk_div:inst31\|clock_100hz_reg  " "   -0.538              -4.612 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.107 IF_ID:inst4\|ins_out\[26\]  " "   -0.084              -0.107 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 ID_EX:inst6\|alu_code_out\[0\]  " "    0.127               0.000 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.085               0.000 CLOCK_50  " "    9.085               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.499               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.499               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904044398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904044398 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904044538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904044538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904044538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904044538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.688 ns " "Worst Case Available Settling Time: 18.688 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904044538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904044538 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904044538 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598904044550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598904044616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598904053250 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|jr~0  from: dataf  to: combout " "Cell: inst14\|jr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904053730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout " "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904053730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904053730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904053730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904053730 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1598904053730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904063805 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598904064024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598904064024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.989 " "Worst-case setup slack is -17.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.989             -73.220 IF_ID:inst4\|ins_out\[0\]  " "  -17.989             -73.220 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.577             -83.573 IF_ID:inst4\|ins_out\[26\]  " "  -17.577             -83.573 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.548            -503.207 ID_EX:inst6\|alu_code_out\[0\]  " "  -17.548            -503.207 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.079           -9176.356 SW\[0\]  " "  -14.079           -9176.356 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.408            -683.913 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -13.408            -683.913 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.908             -21.701 CLOCK_50  " "   -2.908             -21.701 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646              -9.667 clk_div:inst31\|clock_100Khz_reg  " "   -1.646              -9.667 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544              -8.091 clk_div:inst31\|clock_1Khz_reg  " "   -1.544              -8.091 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.358             -10.606 clk_div:inst31\|clock_1Mhz_reg  " "   -1.358             -10.606 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343              -7.962 clk_div:inst31\|clock_10Khz_reg  " "   -1.343              -7.962 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323              -9.108 clk_div:inst31\|clock_10Hz_reg  " "   -1.323              -9.108 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311              -7.782 clk_div:inst31\|clock_100hz_reg  " "   -1.311              -7.782 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904064033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.045 " "Worst-case hold slack is -4.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.045             -27.569 SW\[0\]  " "   -4.045             -27.569 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.113              -2.218 IF_ID:inst4\|ins_out\[0\]  " "   -2.113              -2.218 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.689              -1.689 IF_ID:inst4\|ins_out\[26\]  " "   -1.689              -1.689 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 ID_EX:inst6\|alu_code_out\[0\]  " "    0.010               0.000 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 CLOCK_50  " "    0.125               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.255               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 clk_div:inst31\|clock_10Khz_reg  " "    0.574               0.000 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 clk_div:inst31\|clock_100hz_reg  " "    0.647               0.000 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 clk_div:inst31\|clock_10Hz_reg  " "    0.681               0.000 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 clk_div:inst31\|clock_1Khz_reg  " "    0.717               0.000 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 clk_div:inst31\|clock_1Mhz_reg  " "    0.796               0.000 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.823               0.000 clk_div:inst31\|clock_100Khz_reg  " "    0.823               0.000 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904064145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904064150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904064155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2511.895 SW\[0\]  " "   -2.636           -2511.895 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266             -15.675 IF_ID:inst4\|ins_out\[0\]  " "   -1.266             -15.675 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -6.490 clk_div:inst31\|clock_1Khz_reg  " "   -0.546              -6.490 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.160 clk_div:inst31\|clock_1Mhz_reg  " "   -0.538              -6.160 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.407 clk_div:inst31\|clock_10Hz_reg  " "   -0.538              -5.407 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.384 clk_div:inst31\|clock_100Khz_reg  " "   -0.538              -5.384 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.812 clk_div:inst31\|clock_10Khz_reg  " "   -0.538              -4.812 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.626 clk_div:inst31\|clock_100hz_reg  " "   -0.538              -4.626 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.291 IF_ID:inst4\|ins_out\[26\]  " "   -0.160              -0.291 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 ID_EX:inst6\|alu_code_out\[0\]  " "    0.128               0.000 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.078               0.000 CLOCK_50  " "    9.078               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.455               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.455               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904064162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904064162 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904064310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904064310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904064310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904064310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.669 ns " "Worst Case Available Settling Time: 18.669 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904064310 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904064310 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904064310 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598904064322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598904064599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598904073163 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|jr~0  from: dataf  to: combout " "Cell: inst14\|jr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904073646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout " "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904073646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904073646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904073646 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904073646 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1598904073646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904083955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598904084027 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598904084027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.781 " "Worst-case setup slack is -9.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.781             -44.696 IF_ID:inst4\|ins_out\[26\]  " "   -9.781             -44.696 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.647             -37.749 IF_ID:inst4\|ins_out\[0\]  " "   -9.647             -37.749 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.129            -248.294 ID_EX:inst6\|alu_code_out\[0\]  " "   -9.129            -248.294 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.178           -5199.947 SW\[0\]  " "   -8.178           -5199.947 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.563            -383.200 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.563            -383.200 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285             -15.233 CLOCK_50  " "   -2.285             -15.233 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461              -2.542 clk_div:inst31\|clock_100Khz_reg  " "   -0.461              -2.542 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -2.283 clk_div:inst31\|clock_1Khz_reg  " "   -0.424              -2.283 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -2.900 clk_div:inst31\|clock_1Mhz_reg  " "   -0.392              -2.900 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -2.153 clk_div:inst31\|clock_10Khz_reg  " "   -0.389              -2.153 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -2.204 clk_div:inst31\|clock_100hz_reg  " "   -0.386              -2.204 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -2.562 clk_div:inst31\|clock_10Hz_reg  " "   -0.378              -2.562 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904084036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.096 " "Worst-case hold slack is -2.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096             -22.029 SW\[0\]  " "   -2.096             -22.029 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184              -1.198 IF_ID:inst4\|ins_out\[0\]  " "   -1.184              -1.198 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764              -0.764 IF_ID:inst4\|ins_out\[26\]  " "   -0.764              -0.764 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196              -0.606 ID_EX:inst6\|alu_code_out\[0\]  " "   -0.196              -0.606 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.133               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLOCK_50  " "    0.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 clk_div:inst31\|clock_10Khz_reg  " "    0.261               0.000 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk_div:inst31\|clock_100hz_reg  " "    0.290               0.000 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_div:inst31\|clock_10Hz_reg  " "    0.306               0.000 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clk_div:inst31\|clock_1Khz_reg  " "    0.307               0.000 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clk_div:inst31\|clock_100Khz_reg  " "    0.365               0.000 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clk_div:inst31\|clock_1Mhz_reg  " "    0.367               0.000 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904084149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904084153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904084157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1920.039 SW\[0\]  " "   -2.174           -1920.039 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -2.848 IF_ID:inst4\|ins_out\[0\]  " "   -0.519              -2.848 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.766 clk_div:inst31\|clock_1Khz_reg  " "   -0.128              -0.766 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 IF_ID:inst4\|ins_out\[26\]  " "   -0.002              -0.002 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 clk_div:inst31\|clock_10Khz_reg  " "    0.081               0.000 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk_div:inst31\|clock_10Hz_reg  " "    0.124               0.000 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst31\|clock_1Mhz_reg  " "    0.143               0.000 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst31\|clock_100hz_reg  " "    0.144               0.000 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div:inst31\|clock_100Khz_reg  " "    0.145               0.000 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 ID_EX:inst6\|alu_code_out\[0\]  " "    0.165               0.000 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.109               0.000 CLOCK_50  " "    9.109               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.790               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.790               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904084169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904084169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904084319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904084319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904084319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904084319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.267 ns " "Worst Case Available Settling Time: 19.267 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904084319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904084319 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904084319 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598904084332 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|jr~0  from: dataf  to: combout " "Cell: inst14\|jr~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904084771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout " "Cell: inst32\|LPM_MUX_component\|auto_generated\|l2_w0_n0_mux_dataout  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904084771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904084771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904084771 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1598904084771 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1598904084771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904095270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1598904095343 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1598904095343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.653 " "Worst-case setup slack is -8.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.653             -39.744 IF_ID:inst4\|ins_out\[26\]  " "   -8.653             -39.744 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.586             -33.864 IF_ID:inst4\|ins_out\[0\]  " "   -8.586             -33.864 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.114            -221.549 ID_EX:inst6\|alu_code_out\[0\]  " "   -8.114            -221.549 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.136           -4446.661 SW\[0\]  " "   -7.136           -4446.661 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.883            -343.929 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.883            -343.929 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780             -11.757 CLOCK_50  " "   -1.780             -11.757 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -2.092 clk_div:inst31\|clock_100Khz_reg  " "   -0.399              -2.092 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -1.877 clk_div:inst31\|clock_1Khz_reg  " "   -0.366              -1.877 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -2.364 clk_div:inst31\|clock_1Mhz_reg  " "   -0.321              -2.364 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -1.789 clk_div:inst31\|clock_10Khz_reg  " "   -0.321              -1.789 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -2.090 clk_div:inst31\|clock_10Hz_reg  " "   -0.307              -2.090 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -1.762 clk_div:inst31\|clock_100hz_reg  " "   -0.304              -1.762 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904095353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.945 " "Worst-case hold slack is -1.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945             -21.632 SW\[0\]  " "   -1.945             -21.632 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.045              -1.045 IF_ID:inst4\|ins_out\[0\]  " "   -1.045              -1.045 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -0.710 IF_ID:inst4\|ins_out\[26\]  " "   -0.710              -0.710 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -0.396 ID_EX:inst6\|alu_code_out\[0\]  " "   -0.140              -0.396 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -0.107 CLOCK_50  " "   -0.107              -0.107 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.121               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 clk_div:inst31\|clock_10Khz_reg  " "    0.219               0.000 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clk_div:inst31\|clock_100hz_reg  " "    0.244               0.000 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 clk_div:inst31\|clock_10Hz_reg  " "    0.256               0.000 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk_div:inst31\|clock_1Khz_reg  " "    0.260               0.000 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_div:inst31\|clock_1Mhz_reg  " "    0.311               0.000 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_div:inst31\|clock_100Khz_reg  " "    0.312               0.000 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904095456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904095461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1598904095465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1807.345 SW\[0\]  " "   -2.174           -1807.345 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -1.676 IF_ID:inst4\|ins_out\[0\]  " "   -0.390              -1.676 IF_ID:inst4\|ins_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.532 clk_div:inst31\|clock_1Khz_reg  " "   -0.089              -0.532 clk_div:inst31\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 IF_ID:inst4\|ins_out\[26\]  " "    0.072               0.000 IF_ID:inst4\|ins_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 clk_div:inst31\|clock_10Khz_reg  " "    0.092               0.000 clk_div:inst31\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk_div:inst31\|clock_10Hz_reg  " "    0.126               0.000 clk_div:inst31\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst31\|clock_1Mhz_reg  " "    0.143               0.000 clk_div:inst31\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div:inst31\|clock_100hz_reg  " "    0.145               0.000 clk_div:inst31\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk_div:inst31\|clock_100Khz_reg  " "    0.146               0.000 clk_div:inst31\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 ID_EX:inst6\|alu_code_out\[0\]  " "    0.233               0.000 ID_EX:inst6\|alu_code_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.124               0.000 CLOCK_50  " "    9.124               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.791               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.791               0.000 inst\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598904095474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598904095474 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904095601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904095601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904095601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904095601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.294 ns " "Worst Case Available Settling Time: 19.294 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904095601 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598904095601 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598904095601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598904097407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598904097411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5190 " "Peak virtual memory: 5190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598904097566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 16:01:37 2020 " "Processing ended: Mon Aug 31 16:01:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598904097566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598904097566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598904097566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598904097566 ""}
