// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SlowDown(	// ventus/src/pipeline/ibuffer.scala:135:9
  input         clock,	// ventus/src/pipeline/ibuffer.scala:135:9
                reset,	// ventus/src/pipeline/ibuffer.scala:135:9
  output        io_in_ready,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_valid,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [31:0] io_in_bits_control_0_inst,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [2:0]  io_in_bits_control_0_wid,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_fp,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_0_branch,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_simt_stack,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_barrier,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_0_csr,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_reverse,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_0_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_isvec,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_0_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_mask,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [3:0]  io_in_bits_control_0_sel_imm,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_0_mem_whb,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [5:0]  io_in_bits_control_0_alu_fn,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_is_vls12,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_mem,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_mul,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_tc,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_disable_mask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_0_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_mop,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [7:0]  io_in_bits_control_0_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_wvd,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_fence,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_sfu,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_readmask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_writemask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_wxd,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [31:0] io_in_bits_control_0_pc,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [6:0]  io_in_bits_control_0_imm_ext,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [7:0]  io_in_bits_control_0_spike_info_sm_id,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [31:0] io_in_bits_control_0_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_0_atomic,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_aq,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_0_rl,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [31:0] io_in_bits_control_1_inst,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [2:0]  io_in_bits_control_1_wid,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_fp,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_1_branch,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_simt_stack,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_barrier,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_1_csr,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_reverse,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_1_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_isvec,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_1_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_mask,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [3:0]  io_in_bits_control_1_sel_imm,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_1_mem_whb,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [5:0]  io_in_bits_control_1_alu_fn,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_is_vls12,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_mem,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_mul,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_tc,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_disable_mask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [1:0]  io_in_bits_control_1_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_mop,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [7:0]  io_in_bits_control_1_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_wvd,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_fence,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_sfu,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_readmask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_writemask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_wxd,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [31:0] io_in_bits_control_1_pc,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [6:0]  io_in_bits_control_1_imm_ext,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [7:0]  io_in_bits_control_1_spike_info_sm_id,	// ventus/src/pipeline/ibuffer.scala:136:16
  input  [31:0] io_in_bits_control_1_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:136:16
  input         io_in_bits_control_1_atomic,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_aq,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_1_rl,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_mask_0,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_in_bits_control_mask_1,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_flush,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_ready,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_valid,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [31:0] io_out_bits_inst,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [2:0]  io_out_bits_wid,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_fp,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [1:0]  io_out_bits_branch,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_simt_stack,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_simt_stack_op,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_barrier,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [1:0]  io_out_bits_csr,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_reverse,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [1:0]  io_out_bits_sel_alu2,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_sel_alu1,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_isvec,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [1:0]  io_out_bits_sel_alu3,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_mask,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [3:0]  io_out_bits_sel_imm,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [1:0]  io_out_bits_mem_whb,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_mem_unsigned,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [5:0]  io_out_bits_alu_fn,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_force_rm_rtz,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_is_vls12,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_mem,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_mul,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_tc,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_disable_mask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_custom_signal_0,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [1:0]  io_out_bits_mem_cmd,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_mop,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [7:0]  io_out_bits_reg_idx1,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_reg_idx2,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_reg_idx3,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_reg_idxw,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_wvd,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_fence,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_sfu,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_readmask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_writemask,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_wxd,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [31:0] io_out_bits_pc,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [6:0]  io_out_bits_imm_ext,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [7:0]  io_out_bits_spike_info_sm_id,	// ventus/src/pipeline/ibuffer.scala:136:16
  output [31:0] io_out_bits_spike_info_pc,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_spike_info_inst,	// ventus/src/pipeline/ibuffer.scala:136:16
  output        io_out_bits_atomic,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_aq,	// ventus/src/pipeline/ibuffer.scala:136:16
                io_out_bits_rl	// ventus/src/pipeline/ibuffer.scala:136:16
);

  reg  [31:0] control_reg_0_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [2:0]  control_reg_0_wid;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_fp;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_branch;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_simt_stack;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_barrier;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_csr;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_reverse;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_isvec;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_mask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [3:0]  control_reg_0_sel_imm;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_mem_whb;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [5:0]  control_reg_0_alu_fn;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_is_vls12;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_mem;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_mul;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_tc;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_disable_mask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_0_mop;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_0_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_0_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_0_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_0_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_wvd;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_fence;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_sfu;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_readmask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_writemask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_wxd;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [31:0] control_reg_0_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [6:0]  control_reg_0_imm_ext;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_0_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [31:0] control_reg_0_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [31:0] control_reg_0_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_atomic;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_aq;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_0_rl;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [31:0] control_reg_1_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [2:0]  control_reg_1_wid;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_fp;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_branch;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_simt_stack;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_simt_stack_op;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_barrier;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_csr;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_reverse;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_isvec;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_mask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [3:0]  control_reg_1_sel_imm;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_mem_whb;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_mem_unsigned;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [5:0]  control_reg_1_alu_fn;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_force_rm_rtz;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_is_vls12;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_mem;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_mul;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_tc;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_disable_mask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_custom_signal_0;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  control_reg_1_mop;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_1_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_1_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_1_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_1_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_wvd;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_fence;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_sfu;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_readmask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_writemask;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_wxd;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [31:0] control_reg_1_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [6:0]  control_reg_1_imm_ext;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [7:0]  control_reg_1_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [31:0] control_reg_1_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [31:0] control_reg_1_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_atomic;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_aq;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg         control_reg_1_rl;	// ventus/src/pipeline/ibuffer.scala:145:30
  reg  [1:0]  mask_reg;	// ventus/src/pipeline/ibuffer.scala:146:27
  wire [1:0]  _mask_next_T_1 = 2'h1 << ~(mask_reg[0]);	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:145:43, :146:27, :149:39
  wire        io_in_ready_0 = (mask_reg & ~_mask_next_T_1) == 2'h0 & io_out_ready;	// ventus/src/pipeline/ibuffer.scala:145:43, :146:27, :149:{30,33,39}, :162:{30,38}
  always @(posedge clock) begin	// ventus/src/pipeline/ibuffer.scala:135:9
    if (reset) begin	// ventus/src/pipeline/ibuffer.scala:135:9
      control_reg_0_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_wid <= 3'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_fp <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_branch <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_simt_stack <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_simt_stack_op <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_barrier <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_csr <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_reverse <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_sel_alu2 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_sel_alu1 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_isvec <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_sel_alu3 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_mask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_sel_imm <= 4'h0;	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
      control_reg_0_mem_whb <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_mem_unsigned <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_alu_fn <= 6'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_force_rm_rtz <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_is_vls12 <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_mem <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_mul <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_tc <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_disable_mask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_custom_signal_0 <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_mem_cmd <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_mop <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_reg_idx1 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_reg_idx2 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_reg_idx3 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_reg_idxw <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_wvd <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_fence <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_sfu <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_readmask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_writemask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_wxd <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_imm_ext <= 7'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_spike_info_sm_id <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_spike_info_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_spike_info_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_atomic <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_aq <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_0_rl <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_wid <= 3'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_fp <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_branch <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_simt_stack <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_simt_stack_op <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_barrier <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_csr <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_reverse <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_sel_alu2 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_sel_alu1 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_isvec <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_sel_alu3 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_mask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_sel_imm <= 4'h0;	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
      control_reg_1_mem_whb <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_mem_unsigned <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_alu_fn <= 6'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_force_rm_rtz <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_is_vls12 <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_mem <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_mul <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_tc <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_disable_mask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_custom_signal_0 <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_mem_cmd <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_mop <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_reg_idx1 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_reg_idx2 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_reg_idx3 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_reg_idxw <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_wvd <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_fence <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_sfu <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_readmask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_writemask <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_wxd <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_imm_ext <= 7'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_spike_info_sm_id <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_spike_info_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_spike_info_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_atomic <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_aq <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      control_reg_1_rl <= 1'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
      mask_reg <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:43, :146:27
    end
    else begin	// ventus/src/pipeline/ibuffer.scala:135:9
      automatic logic _GEN;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _GEN = io_in_ready_0 & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:162:38
      if (io_flush) begin	// ventus/src/pipeline/ibuffer.scala:136:16
        control_reg_0_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_wid <= 3'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_branch <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_csr <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_sel_alu2 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_sel_alu1 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_sel_alu3 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_sel_imm <= 4'h0;	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mem_whb <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_alu_fn <= 6'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_mem_cmd <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_mop <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_reg_idx1 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_reg_idx2 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_reg_idx3 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_reg_idxw <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_imm_ext <= 7'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_spike_info_sm_id <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_spike_info_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_0_spike_info_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_wid <= 3'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_branch <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_csr <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_sel_alu2 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_sel_alu1 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_sel_alu3 <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_sel_imm <= 4'h0;	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mem_whb <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_alu_fn <= 6'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_mem_cmd <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_mop <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_reg_idx1 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_reg_idx2 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_reg_idx3 <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_reg_idxw <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_imm_ext <= 7'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_spike_info_sm_id <= 8'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_spike_info_pc <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        control_reg_1_spike_info_inst <= 32'h0;	// ventus/src/pipeline/ibuffer.scala:145:{30,43}
        mask_reg <= 2'h0;	// ventus/src/pipeline/ibuffer.scala:145:43, :146:27
      end
      else if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        control_reg_0_inst <= io_in_bits_control_0_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_wid <= io_in_bits_control_0_wid;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_branch <= io_in_bits_control_0_branch;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_csr <= io_in_bits_control_0_csr;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_sel_alu2 <= io_in_bits_control_0_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_sel_alu1 <= io_in_bits_control_0_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_sel_alu3 <= io_in_bits_control_0_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_sel_imm <= io_in_bits_control_0_sel_imm;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_mem_whb <= io_in_bits_control_0_mem_whb;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_alu_fn <= io_in_bits_control_0_alu_fn;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_mem_cmd <= io_in_bits_control_0_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_mop <= io_in_bits_control_0_mop;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_reg_idx1 <= io_in_bits_control_0_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_reg_idx2 <= io_in_bits_control_0_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_reg_idx3 <= io_in_bits_control_0_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_reg_idxw <= io_in_bits_control_0_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_pc <= io_in_bits_control_0_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_imm_ext <= io_in_bits_control_0_imm_ext;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_spike_info_sm_id <= io_in_bits_control_0_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_spike_info_pc <= io_in_bits_control_0_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_0_spike_info_inst <= io_in_bits_control_0_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_inst <= io_in_bits_control_1_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_wid <= io_in_bits_control_1_wid;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_branch <= io_in_bits_control_1_branch;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_csr <= io_in_bits_control_1_csr;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_sel_alu2 <= io_in_bits_control_1_sel_alu2;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_sel_alu1 <= io_in_bits_control_1_sel_alu1;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_sel_alu3 <= io_in_bits_control_1_sel_alu3;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_sel_imm <= io_in_bits_control_1_sel_imm;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_mem_whb <= io_in_bits_control_1_mem_whb;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_alu_fn <= io_in_bits_control_1_alu_fn;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_mem_cmd <= io_in_bits_control_1_mem_cmd;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_mop <= io_in_bits_control_1_mop;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_reg_idx1 <= io_in_bits_control_1_reg_idx1;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_reg_idx2 <= io_in_bits_control_1_reg_idx2;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_reg_idx3 <= io_in_bits_control_1_reg_idx3;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_reg_idxw <= io_in_bits_control_1_reg_idxw;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_pc <= io_in_bits_control_1_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_imm_ext <= io_in_bits_control_1_imm_ext;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_spike_info_sm_id <= io_in_bits_control_1_spike_info_sm_id;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_spike_info_pc <= io_in_bits_control_1_spike_info_pc;	// ventus/src/pipeline/ibuffer.scala:145:30
        control_reg_1_spike_info_inst <= io_in_bits_control_1_spike_info_inst;	// ventus/src/pipeline/ibuffer.scala:145:30
        mask_reg <= {io_in_bits_control_mask_1, io_in_bits_control_mask_0};	// ventus/src/pipeline/ibuffer.scala:146:27, :158:45
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        mask_reg <= ({2{~(io_out_ready & (|mask_reg))}} | ~_mask_next_T_1) & mask_reg;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:146:27, :149:{33,39}, :154:25, :155:18, :163:30
      control_reg_0_fp <= ~io_flush & (_GEN ? io_in_bits_control_0_fp : control_reg_0_fp);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_simt_stack <=
        ~io_flush & (_GEN ? io_in_bits_control_0_simt_stack : control_reg_0_simt_stack);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_simt_stack_op <=
        ~io_flush
        & (_GEN ? io_in_bits_control_0_simt_stack_op : control_reg_0_simt_stack_op);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_barrier <=
        ~io_flush & (_GEN ? io_in_bits_control_0_barrier : control_reg_0_barrier);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_reverse <=
        ~io_flush & (_GEN ? io_in_bits_control_0_reverse : control_reg_0_reverse);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_isvec <=
        ~io_flush & (_GEN ? io_in_bits_control_0_isvec : control_reg_0_isvec);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_mask <=
        ~io_flush & (_GEN ? io_in_bits_control_0_mask : control_reg_0_mask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_mem_unsigned <=
        ~io_flush
        & (_GEN ? io_in_bits_control_0_mem_unsigned : control_reg_0_mem_unsigned);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_force_rm_rtz <=
        ~io_flush
        & (_GEN ? io_in_bits_control_0_force_rm_rtz : control_reg_0_force_rm_rtz);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_is_vls12 <=
        ~io_flush & (_GEN ? io_in_bits_control_0_is_vls12 : control_reg_0_is_vls12);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_mem <=
        ~io_flush & (_GEN ? io_in_bits_control_0_mem : control_reg_0_mem);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_mul <=
        ~io_flush & (_GEN ? io_in_bits_control_0_mul : control_reg_0_mul);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_tc <= ~io_flush & (_GEN ? io_in_bits_control_0_tc : control_reg_0_tc);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_disable_mask <=
        ~io_flush
        & (_GEN ? io_in_bits_control_0_disable_mask : control_reg_0_disable_mask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_custom_signal_0 <=
        ~io_flush
        & (_GEN ? io_in_bits_control_0_custom_signal_0 : control_reg_0_custom_signal_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_wvd <=
        ~io_flush & (_GEN ? io_in_bits_control_0_wvd : control_reg_0_wvd);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_fence <=
        ~io_flush & (_GEN ? io_in_bits_control_0_fence : control_reg_0_fence);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_sfu <=
        ~io_flush & (_GEN ? io_in_bits_control_0_sfu : control_reg_0_sfu);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_readmask <=
        ~io_flush & (_GEN ? io_in_bits_control_0_readmask : control_reg_0_readmask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_writemask <=
        ~io_flush & (_GEN ? io_in_bits_control_0_writemask : control_reg_0_writemask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_wxd <=
        ~io_flush & (_GEN ? io_in_bits_control_0_wxd : control_reg_0_wxd);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_atomic <=
        ~io_flush & (_GEN ? io_in_bits_control_0_atomic : control_reg_0_atomic);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_aq <= ~io_flush & (_GEN ? io_in_bits_control_0_aq : control_reg_0_aq);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_0_rl <= ~io_flush & (_GEN ? io_in_bits_control_0_rl : control_reg_0_rl);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_fp <= ~io_flush & (_GEN ? io_in_bits_control_1_fp : control_reg_1_fp);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_simt_stack <=
        ~io_flush & (_GEN ? io_in_bits_control_1_simt_stack : control_reg_1_simt_stack);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_simt_stack_op <=
        ~io_flush
        & (_GEN ? io_in_bits_control_1_simt_stack_op : control_reg_1_simt_stack_op);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_barrier <=
        ~io_flush & (_GEN ? io_in_bits_control_1_barrier : control_reg_1_barrier);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_reverse <=
        ~io_flush & (_GEN ? io_in_bits_control_1_reverse : control_reg_1_reverse);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_isvec <=
        ~io_flush & (_GEN ? io_in_bits_control_1_isvec : control_reg_1_isvec);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_mask <=
        ~io_flush & (_GEN ? io_in_bits_control_1_mask : control_reg_1_mask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_mem_unsigned <=
        ~io_flush
        & (_GEN ? io_in_bits_control_1_mem_unsigned : control_reg_1_mem_unsigned);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_force_rm_rtz <=
        ~io_flush
        & (_GEN ? io_in_bits_control_1_force_rm_rtz : control_reg_1_force_rm_rtz);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_is_vls12 <=
        ~io_flush & (_GEN ? io_in_bits_control_1_is_vls12 : control_reg_1_is_vls12);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_mem <=
        ~io_flush & (_GEN ? io_in_bits_control_1_mem : control_reg_1_mem);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_mul <=
        ~io_flush & (_GEN ? io_in_bits_control_1_mul : control_reg_1_mul);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_tc <= ~io_flush & (_GEN ? io_in_bits_control_1_tc : control_reg_1_tc);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_disable_mask <=
        ~io_flush
        & (_GEN ? io_in_bits_control_1_disable_mask : control_reg_1_disable_mask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_custom_signal_0 <=
        ~io_flush
        & (_GEN ? io_in_bits_control_1_custom_signal_0 : control_reg_1_custom_signal_0);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_wvd <=
        ~io_flush & (_GEN ? io_in_bits_control_1_wvd : control_reg_1_wvd);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_fence <=
        ~io_flush & (_GEN ? io_in_bits_control_1_fence : control_reg_1_fence);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_sfu <=
        ~io_flush & (_GEN ? io_in_bits_control_1_sfu : control_reg_1_sfu);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_readmask <=
        ~io_flush & (_GEN ? io_in_bits_control_1_readmask : control_reg_1_readmask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_writemask <=
        ~io_flush & (_GEN ? io_in_bits_control_1_writemask : control_reg_1_writemask);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_wxd <=
        ~io_flush & (_GEN ? io_in_bits_control_1_wxd : control_reg_1_wxd);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_atomic <=
        ~io_flush & (_GEN ? io_in_bits_control_1_atomic : control_reg_1_atomic);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_aq <= ~io_flush & (_GEN ? io_in_bits_control_1_aq : control_reg_1_aq);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
      control_reg_1_rl <= ~io_flush & (_GEN ? io_in_bits_control_1_rl : control_reg_1_rl);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/ibuffer.scala:145:30, :150:19, :152:19, :157:23, :159:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/ibuffer.scala:135:9
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/ibuffer.scala:135:9
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/ibuffer.scala:135:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/ibuffer.scala:135:9
      automatic logic [31:0] _RANDOM[0:14];	// ventus/src/pipeline/ibuffer.scala:135:9
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/ibuffer.scala:135:9
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/ibuffer.scala:135:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/ibuffer.scala:135:9
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/ibuffer.scala:135:9
        end	// ventus/src/pipeline/ibuffer.scala:135:9
        control_reg_0_inst = _RANDOM[4'h0];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_wid = _RANDOM[4'h1][2:0];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_fp = _RANDOM[4'h1][3];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_branch = _RANDOM[4'h1][5:4];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_simt_stack = _RANDOM[4'h1][6];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_simt_stack_op = _RANDOM[4'h1][7];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_barrier = _RANDOM[4'h1][8];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_csr = _RANDOM[4'h1][10:9];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_reverse = _RANDOM[4'h1][11];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_sel_alu2 = _RANDOM[4'h1][13:12];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_sel_alu1 = _RANDOM[4'h1][15:14];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_isvec = _RANDOM[4'h1][16];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_sel_alu3 = _RANDOM[4'h1][18:17];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mask = _RANDOM[4'h1][19];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_sel_imm = _RANDOM[4'h1][23:20];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mem_whb = _RANDOM[4'h1][25:24];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mem_unsigned = _RANDOM[4'h1][26];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_alu_fn = {_RANDOM[4'h1][31:27], _RANDOM[4'h2][0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_force_rm_rtz = _RANDOM[4'h2][1];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_is_vls12 = _RANDOM[4'h2][2];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mem = _RANDOM[4'h2][3];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mul = _RANDOM[4'h2][4];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_tc = _RANDOM[4'h2][5];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_disable_mask = _RANDOM[4'h2][6];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_custom_signal_0 = _RANDOM[4'h2][7];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mem_cmd = _RANDOM[4'h2][9:8];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_mop = _RANDOM[4'h2][11:10];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_reg_idx1 = _RANDOM[4'h2][19:12];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_reg_idx2 = _RANDOM[4'h2][27:20];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_reg_idx3 = {_RANDOM[4'h2][31:28], _RANDOM[4'h3][3:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_reg_idxw = _RANDOM[4'h3][11:4];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_wvd = _RANDOM[4'h3][12];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_fence = _RANDOM[4'h3][13];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_sfu = _RANDOM[4'h3][14];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_readmask = _RANDOM[4'h3][15];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_writemask = _RANDOM[4'h3][16];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_wxd = _RANDOM[4'h3][17];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_pc = {_RANDOM[4'h3][31:18], _RANDOM[4'h4][17:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_imm_ext = _RANDOM[4'h4][24:18];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_spike_info_sm_id = {_RANDOM[4'h4][31:25], _RANDOM[4'h5][0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_spike_info_pc = {_RANDOM[4'h5][31:1], _RANDOM[4'h6][0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_spike_info_inst = {_RANDOM[4'h6][31:1], _RANDOM[4'h7][0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_atomic = _RANDOM[4'h7][1];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_aq = _RANDOM[4'h7][2];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_0_rl = _RANDOM[4'h7][3];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_inst = {_RANDOM[4'h7][31:4], _RANDOM[4'h8][3:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_wid = _RANDOM[4'h8][6:4];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_fp = _RANDOM[4'h8][7];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_branch = _RANDOM[4'h8][9:8];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_simt_stack = _RANDOM[4'h8][10];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_simt_stack_op = _RANDOM[4'h8][11];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_barrier = _RANDOM[4'h8][12];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_csr = _RANDOM[4'h8][14:13];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_reverse = _RANDOM[4'h8][15];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_sel_alu2 = _RANDOM[4'h8][17:16];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_sel_alu1 = _RANDOM[4'h8][19:18];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_isvec = _RANDOM[4'h8][20];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_sel_alu3 = _RANDOM[4'h8][22:21];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mask = _RANDOM[4'h8][23];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_sel_imm = _RANDOM[4'h8][27:24];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mem_whb = _RANDOM[4'h8][29:28];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mem_unsigned = _RANDOM[4'h8][30];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_alu_fn = {_RANDOM[4'h8][31], _RANDOM[4'h9][4:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_force_rm_rtz = _RANDOM[4'h9][5];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_is_vls12 = _RANDOM[4'h9][6];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mem = _RANDOM[4'h9][7];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mul = _RANDOM[4'h9][8];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_tc = _RANDOM[4'h9][9];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_disable_mask = _RANDOM[4'h9][10];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_custom_signal_0 = _RANDOM[4'h9][11];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mem_cmd = _RANDOM[4'h9][13:12];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_mop = _RANDOM[4'h9][15:14];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_reg_idx1 = _RANDOM[4'h9][23:16];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_reg_idx2 = _RANDOM[4'h9][31:24];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_reg_idx3 = _RANDOM[4'hA][7:0];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_reg_idxw = _RANDOM[4'hA][15:8];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_wvd = _RANDOM[4'hA][16];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_fence = _RANDOM[4'hA][17];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_sfu = _RANDOM[4'hA][18];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_readmask = _RANDOM[4'hA][19];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_writemask = _RANDOM[4'hA][20];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_wxd = _RANDOM[4'hA][21];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_pc = {_RANDOM[4'hA][31:22], _RANDOM[4'hB][21:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_imm_ext = _RANDOM[4'hB][28:22];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_spike_info_sm_id = {_RANDOM[4'hB][31:29], _RANDOM[4'hC][4:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_spike_info_pc = {_RANDOM[4'hC][31:5], _RANDOM[4'hD][4:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_spike_info_inst = {_RANDOM[4'hD][31:5], _RANDOM[4'hE][4:0]};	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_atomic = _RANDOM[4'hE][5];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_aq = _RANDOM[4'hE][6];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        control_reg_1_rl = _RANDOM[4'hE][7];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30
        mask_reg = _RANDOM[4'hE][9:8];	// ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/ibuffer.scala:135:9
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/ibuffer.scala:135:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = io_in_ready_0;	// ventus/src/pipeline/ibuffer.scala:135:9, :162:38
  assign io_out_valid = |mask_reg;	// ventus/src/pipeline/ibuffer.scala:135:9, :146:27, :163:30
  assign io_out_bits_inst = mask_reg[0] ? control_reg_0_inst : control_reg_1_inst;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_wid = mask_reg[0] ? control_reg_0_wid : control_reg_1_wid;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_fp = mask_reg[0] ? control_reg_0_fp : control_reg_1_fp;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_branch = mask_reg[0] ? control_reg_0_branch : control_reg_1_branch;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_simt_stack =
    mask_reg[0] ? control_reg_0_simt_stack : control_reg_1_simt_stack;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_simt_stack_op =
    mask_reg[0] ? control_reg_0_simt_stack_op : control_reg_1_simt_stack_op;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_barrier =
    mask_reg[0] ? control_reg_0_barrier : control_reg_1_barrier;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_csr = mask_reg[0] ? control_reg_0_csr : control_reg_1_csr;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_reverse =
    mask_reg[0] ? control_reg_0_reverse : control_reg_1_reverse;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_sel_alu2 =
    mask_reg[0] ? control_reg_0_sel_alu2 : control_reg_1_sel_alu2;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_sel_alu1 =
    mask_reg[0] ? control_reg_0_sel_alu1 : control_reg_1_sel_alu1;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_isvec = mask_reg[0] ? control_reg_0_isvec : control_reg_1_isvec;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_sel_alu3 =
    mask_reg[0] ? control_reg_0_sel_alu3 : control_reg_1_sel_alu3;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_mask = mask_reg[0] ? control_reg_0_mask : control_reg_1_mask;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_sel_imm =
    mask_reg[0] ? control_reg_0_sel_imm : control_reg_1_sel_imm;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_mem_whb =
    mask_reg[0] ? control_reg_0_mem_whb : control_reg_1_mem_whb;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_mem_unsigned =
    mask_reg[0] ? control_reg_0_mem_unsigned : control_reg_1_mem_unsigned;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_alu_fn = mask_reg[0] ? control_reg_0_alu_fn : control_reg_1_alu_fn;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_force_rm_rtz =
    mask_reg[0] ? control_reg_0_force_rm_rtz : control_reg_1_force_rm_rtz;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_is_vls12 =
    mask_reg[0] ? control_reg_0_is_vls12 : control_reg_1_is_vls12;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_mem = mask_reg[0] ? control_reg_0_mem : control_reg_1_mem;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_mul = mask_reg[0] ? control_reg_0_mul : control_reg_1_mul;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_tc = mask_reg[0] ? control_reg_0_tc : control_reg_1_tc;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_disable_mask =
    mask_reg[0] ? control_reg_0_disable_mask : control_reg_1_disable_mask;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_custom_signal_0 =
    mask_reg[0] ? control_reg_0_custom_signal_0 : control_reg_1_custom_signal_0;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_mem_cmd =
    mask_reg[0] ? control_reg_0_mem_cmd : control_reg_1_mem_cmd;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_mop = mask_reg[0] ? control_reg_0_mop : control_reg_1_mop;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_reg_idx1 =
    mask_reg[0] ? control_reg_0_reg_idx1 : control_reg_1_reg_idx1;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_reg_idx2 =
    mask_reg[0] ? control_reg_0_reg_idx2 : control_reg_1_reg_idx2;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_reg_idx3 =
    mask_reg[0] ? control_reg_0_reg_idx3 : control_reg_1_reg_idx3;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_reg_idxw =
    mask_reg[0] ? control_reg_0_reg_idxw : control_reg_1_reg_idxw;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_wvd = mask_reg[0] ? control_reg_0_wvd : control_reg_1_wvd;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_fence = mask_reg[0] ? control_reg_0_fence : control_reg_1_fence;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_sfu = mask_reg[0] ? control_reg_0_sfu : control_reg_1_sfu;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_readmask =
    mask_reg[0] ? control_reg_0_readmask : control_reg_1_readmask;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_writemask =
    mask_reg[0] ? control_reg_0_writemask : control_reg_1_writemask;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_wxd = mask_reg[0] ? control_reg_0_wxd : control_reg_1_wxd;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_pc = mask_reg[0] ? control_reg_0_pc : control_reg_1_pc;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_imm_ext =
    mask_reg[0] ? control_reg_0_imm_ext : control_reg_1_imm_ext;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_spike_info_sm_id =
    mask_reg[0] ? control_reg_0_spike_info_sm_id : control_reg_1_spike_info_sm_id;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_spike_info_pc =
    mask_reg[0] ? control_reg_0_spike_info_pc : control_reg_1_spike_info_pc;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_spike_info_inst =
    mask_reg[0] ? control_reg_0_spike_info_inst : control_reg_1_spike_info_inst;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_atomic = mask_reg[0] ? control_reg_0_atomic : control_reg_1_atomic;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_aq = mask_reg[0] ? control_reg_0_aq : control_reg_1_aq;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
  assign io_out_bits_rl = mask_reg[0] ? control_reg_0_rl : control_reg_1_rl;	// src/main/scala/chisel3/util/OneHot.scala:48:45, ventus/src/pipeline/ibuffer.scala:135:9, :145:30, :146:27, :164:17
endmodule

