

================================================================
== Vitis HLS Report for 'consumer'
================================================================
* Date:           Wed May  4 09:44:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        systolic_arrays
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    1|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_53_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.10>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ss, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 64, void @empty_14, void @empty_3, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DESTINO, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %activacion, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%activacion_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %activacion" [data_flow_example2_prueba1.cpp:51]   --->   Operation 15 'read' 'activacion_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%DESTINO_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %DESTINO" [data_flow_example2_prueba1.cpp:51]   --->   Operation 16 'read' 'DESTINO_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ss, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 64, void @empty_14, void @empty_3, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_sgt  i32 %DESTINO_read, i32 0" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 19 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.exit, void %.lr.ph.i" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 20 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %activacion_read, i32 2, i32 63" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 21 'partselect' 'trunc_ln53_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln53_1" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 22 'sext' 'sext_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln53" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %DESTINO_read" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 24 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 %DESTINO_read" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 25 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln53 = br void" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 26 'br' 'br_ln53' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln53, void %.split.i, i31 0, void %.lr.ph.i" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 27 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.52ns)   --->   "%add_ln53 = add i31 %j, i31 1" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 28 'add' 'add_ln53' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln53_1 = icmp_eq  i31 %j, i31 %trunc_ln53" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 30 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 31 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53_1, void %.split.i, void %._crit_edge.loopexit.i" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 32 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ss" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp' <Predicate = (!icmp_ln53_1)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61]   --->   Operation 34 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (7.30ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %tmp, i4 15" [data_flow_example2_prueba1.cpp:54->data_flow_example2_prueba1.cpp:61]   --->   Operation 35 'write' 'write_ln54' <Predicate = (!icmp_ln53_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln53_1)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 37 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61]   --->   Operation 37 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 38 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61]   --->   Operation 38 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 39 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61]   --->   Operation 39 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 40 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61]   --->   Operation 40 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 41 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61]   --->   Operation 41 'writeresp' 'empty_26' <Predicate = (icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln56 = br void %.exit" [data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61]   --->   Operation 42 'br' 'br_ln56' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [data_flow_example2_prueba1.cpp:61]   --->   Operation 43 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.11ns
The critical path consists of the following:
	fifo read on port 'DESTINO' (data_flow_example2_prueba1.cpp:51) [10]  (3.63 ns)
	'icmp' operation ('icmp_ln53', data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61) [13]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61) [20]  (7.3 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61) with incoming values : ('add_ln53', data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61) [23]  (0 ns)
	'add' operation ('add_ln53', data_flow_example2_prueba1.cpp:53->data_flow_example2_prueba1.cpp:61) [24]  (2.52 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'ss' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [31]  (3.63 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (data_flow_example2_prueba1.cpp:54->data_flow_example2_prueba1.cpp:61) [32]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61) [35]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61) [35]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61) [35]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61) [35]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (data_flow_example2_prueba1.cpp:56->data_flow_example2_prueba1.cpp:61) [35]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
