Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: LedCPUwithRAM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LedCPUwithRAM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LedCPUwithRAM"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : LedCPUwithRAM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Delay.v" in library work
Compiling verilog file "progLogic.v" in library work
Module <Delay> compiled
Compiling verilog file "mem1R1W.v" in library work
Module <progLogic> compiled
Compiling verilog include file "init.v"
Compiling verilog file "LedCPUcore.v" in library work
Module <mem1R1W> compiled
Compiling verilog file "LedCPUwithRAM.v" in library work
Module <LedCPUcore> compiled
Module <LedCPUwithRAM> compiled
No errors in compilation
Analysis of file <"LedCPUwithRAM.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <LedCPUwithRAM> in library <work> with parameters.
	FREQ = "00000000000000000000000000000001"

Analyzing hierarchy for module <progLogic> in library <work>.

Analyzing hierarchy for module <mem1R1W> in library <work>.

Analyzing hierarchy for module <LedCPUcore> in library <work> with parameters.
	FREQ_DELAY = "00000000000000000000000000000001"

Analyzing hierarchy for module <Delay> in library <work> with parameters.
	CNT_WDTH = "00000000000000000000000000011110"
	FREQ_DELAY = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <LedCPUwithRAM>.
	FREQ = 32'sb00000000000000000000000000000001
Module <LedCPUwithRAM> is correct for synthesis.
 
Analyzing module <progLogic> in library <work>.
Module <progLogic> is correct for synthesis.
 
Analyzing module <mem1R1W> in library <work>.
WARNING:Xst:2319 - "mem1R1W.v" line 1: Signal array in initial block is partially initialized. The initialization will be ignored.
Module <mem1R1W> is correct for synthesis.
 
Analyzing module <LedCPUcore> in library <work>.
	FREQ_DELAY = 32'sb00000000000000000000000000000001
Module <LedCPUcore> is correct for synthesis.
 
Analyzing module <Delay> in library <work>.
	CNT_WDTH = 32'sb00000000000000000000000000011110
	FREQ_DELAY = 32'sb00000000000000000000000000000001
Module <Delay> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <progLogic>.
    Related source file is "progLogic.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit up counter for signal <addrWr>.
    Found 16-bit register for signal <dataWr>.
    Found 1-bit register for signal <wrEn>.
    Found 1-bit register for signal <enter_d>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  18 D-type flip-flop(s).
Unit <progLogic> synthesized.


Synthesizing Unit <mem1R1W>.
    Related source file is "mem1R1W.v".
    Found 256x16-bit dual-port RAM <Mram_array> for signal <array>.
    Found 16-bit register for signal <dataRd>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <mem1R1W> synthesized.


Synthesizing Unit <Delay>.
    Related source file is "Delay.v".
    Found 30-bit register for signal <timer>.
    Found 30-bit adder for signal <timerNext$addsub0000> created at line 19.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Delay> synthesized.


Synthesizing Unit <LedCPUcore>.
    Related source file is "LedCPUcore.v".
    Found 8-bit register for signal <outPattern>.
    Found 8-bit up counter for signal <addrRd>.
    Found 8-bit comparator equal for signal <addrRd$cmp_eq0001> created at line 46.
    Found 8-bit comparator not equal for signal <outPattern$cmp_ne0000> created at line 46.
    Found 8-bit up counter for signal <processTime>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <LedCPUcore> synthesized.


Synthesizing Unit <LedCPUwithRAM>.
    Related source file is "LedCPUwithRAM.v".
Unit <LedCPUwithRAM> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 1
 30-bit adder                                          : 1
# Counters                                             : 3
 8-bit up counter                                      : 3
# Registers                                            : 6
 1-bit register                                        : 2
 16-bit register                                       : 2
 30-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <progLogic_1/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Synthesizing (advanced) Unit <mem1R1W>.
INFO:Xst:3226 - The RAM <Mram_array> will be implemented as a BLOCK RAM, absorbing the following register(s): <dataRd>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wrEn>          | high     |
    |     addrA          | connected to signal <addrWr>        |          |
    |     diA            | connected to signal <dataWr>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addrRd>        |          |
    |     doB            | connected to signal <dataRd>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mem1R1W> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 256x16-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 1
 30-bit adder                                          : 1
# Counters                                             : 3
 8-bit up counter                                      : 3
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LedCPUwithRAM> ...

Optimizing unit <progLogic> ...

Optimizing unit <Delay> ...

Optimizing unit <LedCPUcore> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LedCPUwithRAM, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LedCPUwithRAM.ngr
Top Level Output File Name         : LedCPUwithRAM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 246
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 50
#      LUT3                        : 12
#      LUT4                        : 62
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 58
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 82
#      FD                          : 31
#      FDR                         : 18
#      FDRE                        : 32
#      FDRS                        : 1
# RAMS                             : 1
#      RAMB16_S18_S18              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       73  out of    960     7%  
 Number of Slice Flip Flops:             82  out of   1920     4%  
 Number of 4 input LUTs:                132  out of   1920     6%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.096ns (Maximum Frequency: 123.518MHz)
   Minimum input arrival time before clock: 5.040ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.096ns (frequency: 123.518MHz)
  Total number of paths / destination ports: 2564 / 155
-------------------------------------------------------------------------
Delay:               8.096ns (Levels of Logic = 3)
  Source:            mem1R1W_1/Mram_array (RAM)
  Destination:       LedCPUcore_1/processTime_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem1R1W_1/Mram_array to LedCPUcore_1/processTime_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKB->DOB3    2   2.800   0.482  mem1R1W_1/Mram_array (dataRd<3>)
     LUT4:I2->O            1   0.704   0.499  LedCPUcore_1/addrRd_cmp_eq0001853 (LedCPUcore_1/addrRd_cmp_eq0001853)
     LUT4:I1->O            3   0.704   0.535  LedCPUcore_1/addrRd_cmp_eq00018136 (LedCPUcore_1/addrRd_cmp_eq0001)
     LUT4:I3->O            8   0.704   0.757  LedCPUcore_1/processTime_or00001 (LedCPUcore_1/processTime_or0000)
     FDRE:R                    0.911          LedCPUcore_1/processTime_0
    ----------------------------------------
    Total                      8.096ns (5.823ns logic, 2.273ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 125 / 101
-------------------------------------------------------------------------
Offset:              5.040ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       LedCPUcore_1/processTime_7 (FF)
  Destination Clock: clk rising

  Data Path: rst to LedCPUcore_1/processTime_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   1.218   1.450  rst_IBUF (rst_IBUF)
     LUT4:I0->O            8   0.704   0.757  LedCPUcore_1/processTime_or00001 (LedCPUcore_1/processTime_or0000)
     FDRE:R                    0.911          LedCPUcore_1/processTime_0
    ----------------------------------------
    Total                      5.040ns (2.833ns logic, 2.207ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            LedCPUcore_1/outPattern_7 (FF)
  Destination:       outPattern<7> (PAD)
  Source Clock:      clk rising

  Data Path: LedCPUcore_1/outPattern_7 to outPattern<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  LedCPUcore_1/outPattern_7 (LedCPUcore_1/outPattern_7)
     OBUF:I->O                 3.272          outPattern_7_OBUF (outPattern<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.37 secs
 
--> 

Total memory usage is 4514456 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

