Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Tue Nov 28 21:08:39 2017
| Host         : 5CG64360W4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.982        0.000                      0                  390        0.152        0.000                      0                  390        9.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.982        0.000                      0                  390        0.152        0.000                      0                  390        9.500        0.000                       0                   136  
clk_fpga_1                                                                                                                                                     17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.493ns (29.531%)  route 3.563ns (70.469%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 23.230 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.767     8.796    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.500    23.230    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/C
                         clock pessimism              0.374    23.604    
                         clock uncertainty           -0.302    23.302    
    SLICE_X34Y11         FDRE (Setup_fdre_C_R)       -0.524    22.778    design_1_i/WS2812_0/U0/index_reg[1]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.493ns (29.531%)  route 3.563ns (70.469%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 23.230 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.767     8.796    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.500    23.230    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
                         clock pessimism              0.374    23.604    
                         clock uncertainty           -0.302    23.302    
    SLICE_X34Y11         FDRE (Setup_fdre_C_R)       -0.524    22.778    design_1_i/WS2812_0/U0/index_reg[2]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.493ns (29.531%)  route 3.563ns (70.469%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 23.230 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.767     8.796    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.500    23.230    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/C
                         clock pessimism              0.374    23.604    
                         clock uncertainty           -0.302    23.302    
    SLICE_X34Y11         FDRE (Setup_fdre_C_R)       -0.524    22.778    design_1_i/WS2812_0/U0/index_reg[3]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             13.982ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.493ns (29.531%)  route 3.563ns (70.469%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 23.230 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.767     8.796    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.500    23.230    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[4]/C
                         clock pessimism              0.374    23.604    
                         clock uncertainty           -0.302    23.302    
    SLICE_X34Y11         FDRE (Setup_fdre_C_R)       -0.524    22.778    design_1_i/WS2812_0/U0/index_reg[4]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                 13.982    

Slack (MET) :             14.009ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/bit_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_high_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.509ns (28.594%)  route 3.768ns (71.406%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.674     3.663    design_1_i/WS2812_0/U0/clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518     4.181 f  design_1_i/WS2812_0/U0/bit_cntr_reg[6]/Q
                         net (fo=4, routed)           1.005     5.186    design_1_i/WS2812_0/U0/bit_cntr[6]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     5.310 r  design_1_i/WS2812_0/U0/bit_cntr0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.310    design_1_i/WS2812_0/U0/bit_cntr0_carry_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.711 r  design_1_i/WS2812_0/U0/bit_cntr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/WS2812_0/U0/bit_cntr0_carry_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.825 r  design_1_i/WS2812_0/U0/bit_cntr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.825    design_1_i/WS2812_0/U0/bit_cntr0_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.939 r  design_1_i/WS2812_0/U0/bit_cntr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.939    design_1_i/WS2812_0/U0/bit_cntr0_carry__1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.053 r  design_1_i/WS2812_0/U0/bit_cntr0_carry__2/CO[3]
                         net (fo=16, routed)          1.411     7.463    design_1_i/WS2812_0/U0/bit_cntr0_carry__2_n_0
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.587 r  design_1_i/WS2812_0/U0/delay_high_cntr[31]_i_1/O
                         net (fo=28, routed)          1.353     8.940    design_1_i/WS2812_0/U0/delay_high_cntr[31]_i_1_n_0
    SLICE_X36Y10         FDRE                                         r  design_1_i/WS2812_0/U0/delay_high_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.576    23.306    design_1_i/WS2812_0/U0/clk
    SLICE_X36Y10         FDRE                                         r  design_1_i/WS2812_0/U0/delay_high_cntr_reg[2]/C
                         clock pessimism              0.374    23.680    
                         clock uncertainty           -0.302    23.378    
    SLICE_X36Y10         FDRE (Setup_fdre_C_R)       -0.429    22.949    design_1_i/WS2812_0/U0/delay_high_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 14.009    

Slack (MET) :             14.009ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/bit_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/delay_high_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.509ns (28.594%)  route 3.768ns (71.406%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.674     3.663    design_1_i/WS2812_0/U0/clk
    SLICE_X32Y11         FDRE                                         r  design_1_i/WS2812_0/U0/bit_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518     4.181 f  design_1_i/WS2812_0/U0/bit_cntr_reg[6]/Q
                         net (fo=4, routed)           1.005     5.186    design_1_i/WS2812_0/U0/bit_cntr[6]
    SLICE_X33Y12         LUT2 (Prop_lut2_I0_O)        0.124     5.310 r  design_1_i/WS2812_0/U0/bit_cntr0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.310    design_1_i/WS2812_0/U0/bit_cntr0_carry_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.711 r  design_1_i/WS2812_0/U0/bit_cntr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.711    design_1_i/WS2812_0/U0/bit_cntr0_carry_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.825 r  design_1_i/WS2812_0/U0/bit_cntr0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.825    design_1_i/WS2812_0/U0/bit_cntr0_carry__0_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.939 r  design_1_i/WS2812_0/U0/bit_cntr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.939    design_1_i/WS2812_0/U0/bit_cntr0_carry__1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.053 r  design_1_i/WS2812_0/U0/bit_cntr0_carry__2/CO[3]
                         net (fo=16, routed)          1.411     7.463    design_1_i/WS2812_0/U0/bit_cntr0_carry__2_n_0
    SLICE_X37Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.587 r  design_1_i/WS2812_0/U0/delay_high_cntr[31]_i_1/O
                         net (fo=28, routed)          1.353     8.940    design_1_i/WS2812_0/U0/delay_high_cntr[31]_i_1_n_0
    SLICE_X36Y10         FDRE                                         r  design_1_i/WS2812_0/U0/delay_high_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.576    23.306    design_1_i/WS2812_0/U0/clk
    SLICE_X36Y10         FDRE                                         r  design_1_i/WS2812_0/U0/delay_high_cntr_reg[3]/C
                         clock pessimism              0.374    23.680    
                         clock uncertainty           -0.302    23.378    
    SLICE_X36Y10         FDRE (Setup_fdre_C_R)       -0.429    22.949    design_1_i/WS2812_0/U0/delay_high_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.949    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 14.009    

Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.493ns (30.331%)  route 3.429ns (69.669%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 23.229 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.634     8.662    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.499    23.229    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[5]/C
                         clock pessimism              0.374    23.603    
                         clock uncertainty           -0.302    23.301    
    SLICE_X34Y12         FDRE (Setup_fdre_C_R)       -0.524    22.777    design_1_i/WS2812_0/U0/index_reg[5]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 14.115    

Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.493ns (30.331%)  route 3.429ns (69.669%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 23.229 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.634     8.662    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.499    23.229    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[6]/C
                         clock pessimism              0.374    23.603    
                         clock uncertainty           -0.302    23.301    
    SLICE_X34Y12         FDRE (Setup_fdre_C_R)       -0.524    22.777    design_1_i/WS2812_0/U0/index_reg[6]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 14.115    

Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.493ns (30.331%)  route 3.429ns (69.669%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 23.229 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.634     8.662    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.499    23.229    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[7]/C
                         clock pessimism              0.374    23.603    
                         clock uncertainty           -0.302    23.301    
    SLICE_X34Y12         FDRE (Setup_fdre_C_R)       -0.524    22.777    design_1_i/WS2812_0/U0/index_reg[7]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 14.115    

Slack (MET) :             14.115ns  (required time - arrival time)
  Source:                 design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/index_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 1.493ns (30.331%)  route 3.429ns (69.669%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 23.229 - 20.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.888     1.888    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.989 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.751     3.740    design_1_i/WS2812_0/U0/clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     4.258 f  design_1_i/WS2812_0/U0/delay_low_cntr_reg[7]/Q
                         net (fo=4, routed)           1.036     5.294    design_1_i/WS2812_0/U0/delay_low_cntr[7]
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.418 r  design_1_i/WS2812_0/U0/state1__31_carry_i_5/O
                         net (fo=1, routed)           0.000     5.418    design_1_i/WS2812_0/U0/state1__31_carry_i_5_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.794 r  design_1_i/WS2812_0/U0/state1__31_carry/CO[3]
                         net (fo=1, routed)           0.000     5.794    design_1_i/WS2812_0/U0/state1__31_carry_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.911 r  design_1_i/WS2812_0/U0/state1__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.911    design_1_i/WS2812_0/U0/state1__31_carry__0_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.028 r  design_1_i/WS2812_0/U0/state1__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.028    design_1_i/WS2812_0/U0/state1__31_carry__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.145 f  design_1_i/WS2812_0/U0/state1__31_carry__2/CO[3]
                         net (fo=6, routed)           0.760     6.904    design_1_i/WS2812_0/U0/state1__31_carry__2_n_0
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.028 r  design_1_i/WS2812_0/U0/index[31]_i_1/O
                         net (fo=32, routed)          1.634     8.662    design_1_i/WS2812_0/U0/index[31]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.639    21.639    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.730 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         1.499    23.229    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[8]/C
                         clock pessimism              0.374    23.603    
                         clock uncertainty           -0.302    23.301    
    SLICE_X34Y12         FDRE (Setup_fdre_C_R)       -0.524    22.777    design_1_i/WS2812_0/U0/index_reg[8]
  -------------------------------------------------------------------
                         required time                         22.777    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 14.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.589%)  route 0.230ns (58.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.562     1.420    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  design_1_i/WS2812_0/U0/index_reg[5]/Q
                         net (fo=5, routed)           0.230     1.815    design_1_i/WS2812_0/U0/index[5]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.874     1.840    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.360     1.480    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.663    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.689%)  route 0.254ns (64.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.562     1.420    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  design_1_i/WS2812_0/U0/index_reg[0]/Q
                         net (fo=6, routed)           0.254     1.816    design_1_i/WS2812_0/U0/index[0]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.874     1.840    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.360     1.480    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.663    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.535%)  route 0.231ns (58.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.563     1.421    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.585 r  design_1_i/WS2812_0/U0/index_reg[3]/Q
                         net (fo=5, routed)           0.231     1.816    design_1_i/WS2812_0/U0/index[3]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.874     1.840    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.360     1.480    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.663    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.425%)  route 0.232ns (58.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.562     1.420    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.584 r  design_1_i/WS2812_0/U0/index_reg[5]/Q
                         net (fo=5, routed)           0.232     1.816    design_1_i/WS2812_0/U0/index[5]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.871     1.837    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.360     1.477    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.660    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.548%)  route 0.256ns (64.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.562     1.420    design_1_i/WS2812_0/U0/clk
    SLICE_X35Y12         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  design_1_i/WS2812_0/U0/index_reg[0]/Q
                         net (fo=6, routed)           0.256     1.817    design_1_i/WS2812_0/U0/index[0]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.871     1.837    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.360     1.477    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.660    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.371%)  route 0.232ns (58.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.563     1.421    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.585 r  design_1_i/WS2812_0/U0/index_reg[3]/Q
                         net (fo=5, routed)           0.232     1.818    design_1_i/WS2812_0/U0/index[3]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.871     1.837    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.360     1.477    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.660    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.817%)  route 0.238ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.563     1.421    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.585 r  design_1_i/WS2812_0/U0/index_reg[4]/Q
                         net (fo=5, routed)           0.238     1.823    design_1_i/WS2812_0/U0/index[4]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.874     1.840    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.360     1.480    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.663    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.685%)  route 0.239ns (59.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.563     1.421    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.585 r  design_1_i/WS2812_0/U0/index_reg[2]/Q
                         net (fo=5, routed)           0.239     1.825    design_1_i/WS2812_0/U0/index[2]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.871     1.837    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.360     1.477    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.660    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.100%)  route 0.290ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.563     1.421    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.585 r  design_1_i/WS2812_0/U0/index_reg[1]/Q
                         net (fo=5, routed)           0.290     1.876    design_1_i/WS2812_0/U0/index[1]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.874     1.840    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
                         clock pessimism             -0.360     1.480    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.663    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/WS2812_0/U0/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.977%)  route 0.292ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.833     0.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.859 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.563     1.421    design_1_i/WS2812_0/U0/clk
    SLICE_X34Y11         FDRE                                         r  design_1_i/WS2812_0/U0/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.585 r  design_1_i/WS2812_0/U0/index_reg[1]/Q
                         net (fo=5, routed)           0.292     1.877    design_1_i/WS2812_0/U0/index[1]
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.937     0.937    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=135, routed)         0.871     1.837    design_1_i/WS2812_0/U0/clk
    RAMB18_X2Y4          RAMB18E1                                     r  design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
                         clock pessimism             -0.360     1.477    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.660    design_1_i/WS2812_0/U0/GRB_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y4     design_1_i/WS2812_0/U0/GRB_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y4     design_1_i/WS2812_0/U0/GRB_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16    design_1_i/WS2812_0/U0/bit_cntr_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16    design_1_i/WS2812_0/U0/bit_cntr_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16    design_1_i/WS2812_0/U0/bit_cntr_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y13    design_1_i/WS2812_0/U0/delay_high_cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y13    design_1_i/WS2812_0/U0/delay_high_cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y13    design_1_i/WS2812_0/U0/delay_high_cntr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y13    design_1_i/WS2812_0/U0/delay_high_cntr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y14    design_1_i/WS2812_0/U0/delay_high_cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y14    design_1_i/WS2812_0/U0/delay_high_cntr_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y14    design_1_i/WS2812_0/U0/delay_high_cntr_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y10    design_1_i/WS2812_0/U0/delay_high_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y14    design_1_i/WS2812_0/U0/delay_high_cntr_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y12    design_1_i/WS2812_0/U0/delay_high_cntr_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15    design_1_i/WS2812_0/U0/bit_cntr_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16    design_1_i/WS2812_0/U0/bit_cntr_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16    design_1_i/WS2812_0/U0/bit_cntr_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16    design_1_i/WS2812_0/U0/bit_cntr_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16    design_1_i/WS2812_0/U0/bit_cntr_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17    design_1_i/WS2812_0/U0/bit_cntr_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17    design_1_i/WS2812_0/U0/bit_cntr_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



