I915_GEM_GPU_DOMAINS	,	V_230
virt	,	V_218
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_39
intel_ring_cacheline_align	,	F_179
upper_32_bits	,	F_81
GT_RENDER_L3_PARITY_ERROR_INTERRUPT	,	V_161
dev	,	V_13
gen6_add_request	,	F_86
MI_SEMAPHORE_REGISTER	,	V_134
unlikely	,	F_178
" ring buffer\n"	,	L_20
MI_INVALIDATE_TLB	,	V_231
PIPE_CONTROL_FLUSH_ENABLE	,	V_110
MI_BATCH_NON_SECURE_HSW	,	V_239
IS_HASWELL	,	F_195
mbox_reg	,	V_118
MI_READ_FLUSH	,	V_27
scratch	,	V_35
EIO	,	V_71
BCS	,	V_149
init_status_page	,	F_134
GEN6_VVESYNC	,	V_296
size	,	V_3
HEAD_ADDR	,	V_8
intel_init_bsd2_ring_buffer	,	F_200
busaddr	,	V_63
MI_FLUSH_DW_USE_GTT	,	V_116
IS_845G	,	F_150
irq_mask	,	V_144
RCS	,	V_147
i915_reset_in_progress	,	F_206
I915_WRITE_START	,	F_53
"No dual-BSD ring on non-BDW machine\n"	,	L_22
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_47
IS_GEN2	,	F_35
dispatch_execbuffer	,	V_260
BLT_RING_BASE	,	V_280
"Failed to allocate status page\n"	,	L_10
gen6_ring_dispatch_execbuffer	,	F_191
EBUSY	,	V_217
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_224
RENDER_HWS_PGA_GEN7	,	V_148
intel_ringbuffer	,	V_6
IS_GEN8	,	F_196
IS_GEN7	,	F_69
wait_for	,	F_55
i915_wait_seqno	,	F_159
MI_SEMAPHORE_SYNC_VEV	,	V_293
IS_GEN6	,	F_70
IS_GEN5	,	F_12
intel_init_bsd_ring_buffer	,	F_199
MI_SEMAPHORE_SYNC_VER	,	V_292
status_page	,	V_156
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_26
_MASKED_BIT_ENABLE	,	F_37
gen8_emit_pipe_control	,	F_21
FBC_REND_CACHE_CLEAN	,	V_240
get_seqno	,	V_249
tail	,	V_2
GFX_REPLAY_MODE	,	V_95
i	,	V_104
drm_i915_gem_object	,	V_68
I915_DISPATCH_PINNED	,	V_175
n	,	V_199
MI_SEMAPHORE_SYNC_VEB	,	V_294
jiffies	,	V_203
waiter	,	V_103
"render ring"	,	L_14
GEN6_VEBSYNC	,	V_288
DRM_DEBUG_KMS	,	F_48
err_ringbuf	,	V_264
BLT_DEPTH_32	,	V_172
gen6_ring_sync	,	F_90
acthd	,	V_57
intel_ring_init_seqno	,	F_180
err_unref	,	V_83
gen8_ring_get_irq	,	F_126
MI_INVALIDATE_ISP	,	V_33
reg	,	V_158
RING_NR_PAGES	,	V_74
useless	,	V_117
sgl	,	V_86
rem	,	V_219
MSG_FBC_REND_STATE	,	V_53
VS_TIMER_DISPATCH	,	V_90
intel_init_ring_buffer	,	F_144
ret	,	V_22
GFX_MODE_GEN7	,	V_94
CACHELINE_BYTES	,	V_37
iowrite32	,	F_169
intel_ring_initialized	,	F_154
POSTING_READ	,	F_96
list	,	V_221
gen4_render_ring_flush	,	F_10
spin_unlock_irqrestore	,	F_106
DRM_ERROR	,	F_40
HAS_BROKEN_CS_TLB	,	F_197
GEN6_BSD_RNCID	,	V_226
"Failed to allocate batch bo\n"	,	L_17
invalidate_domains	,	V_19
iounmap	,	F_139
MI_SEMAPHORE_SIGNAL	,	V_112
I915_BOX_WAIT	,	V_212
_MASKED_BIT_DISABLE	,	F_44
hsw_vebox_put_irq	,	F_124
GEN6_BVSYNC	,	V_273
MI_BATCH_PPGTT_HSW	,	V_238
trace_i915_ring_wait_begin	,	F_162
init_render_ring	,	F_68
I915_NEED_GFX_HWS	,	F_51
I915_WRITE_TAIL	,	F_24
semaphore_obj	,	V_100
kmalloc	,	F_175
end	,	V_202
MI_STORE_REGISTER_MEM	,	F_19
ERESTARTSYS	,	V_216
GEN6_VRSYNC	,	V_255
MI_STORE_DWORD_INDEX_SHIFT	,	V_123
"Failed to allocate semaphore bo. Disabling semaphores\n"	,	L_15
intel_read_status_page	,	F_97
"Failed to pin semaphore bo. Disabling semaphores\n"	,	L_16
seqno	,	V_125
GT_RENDER_USER_INTERRUPT	,	V_248
length	,	V_163
"blitter ring"	,	L_24
PIPE_CONTROL_GLOBAL_GTT	,	V_40
intel_stop_ring_buffer	,	F_155
dev_private	,	V_14
fbc_dirty	,	V_52
obj	,	V_69
gen6_ring_put_irq	,	F_121
list_entry	,	F_173
I830_WA_SIZE	,	V_261
MI_FLUSH	,	V_23
"failed to set %s head to zero "	,	L_4
"bsd ring"	,	L_21
ENOMEM	,	V_80
SRC_COPY_BLT_CMD	,	V_178
sg_page	,	F_64
IS_I830	,	F_149
gen6_ring_get_irq	,	F_120
BLT_HWS_PGA_GEN7	,	V_150
dev_priv	,	V_12
i915_gem_object_create_stolen	,	F_141
round_up	,	F_85
GEN8_BCS_IRQ_SHIFT	,	V_281
intel_ring_get_active_head	,	F_25
HZ	,	V_204
CACHE_MODE_0	,	V_96
gen5_enable_gt_irq	,	F_105
id	,	V_113
likely	,	F_92
init	,	V_196
PM_VEBOX_USER_INTERRUPT	,	V_291
status_page_dmah	,	V_62
kmap	,	F_63
GEN8_WAIT_OFFSET	,	F_89
gtt	,	V_187
I915_CACHE_LLC	,	V_82
ENOSPC	,	V_177
RING_TAIL	,	F_187
I915_GEM_HWS_SCRATCH_ADDR	,	V_234
gen8_ring_sync	,	F_88
PIPE_CONTROL_CS_STALL	,	V_38
I915_READ_CTL	,	F_43
i915_gem_obj_ggtt_pin	,	F_62
intel_destroy_ringbuffer_obj	,	F_138
MI_BATCH_BUFFER	,	V_180
cmd	,	V_21
i830_dispatch_execbuffer	,	F_130
wait	,	V_136
intel_ring_setup_status_page	,	F_52
pc_render_add_request	,	F_93
"Failed to allocate ringbuffer %s: %d\n"	,	L_12
STOP_RING	,	V_65
RING_ACTHD	,	F_28
MI_SEMAPHORE_GLOBAL_GTT	,	V_128
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_46
MI_MODE	,	V_89
ring_set_seqno	,	F_99
COLOR_BLT_CMD	,	V_170
intel_init_vebox_ring_buffer	,	F_202
MI_SEMAPHORE_SYNC_RB	,	V_253
PIPE_CONTROL_FLUSH	,	F_94
gen6_bsd_ring_flush	,	F_188
drm_gem_object_unreference	,	F_67
err	,	V_81
"%s: wait for SyncFlush to complete for TLB invalidation timed out\n"	,	L_9
stop_ring	,	F_33
MI_SEMAPHORE_SYNC_RV	,	V_252
MI_SEMAPHORE_SYNC_RVE	,	V_254
GEN6_VERSYNC	,	V_257
gen7_render_ring_flush	,	F_20
INSTPM_FORCE_ORDERING	,	V_99
to_i915	,	F_34
ring_setup_phys_status_page	,	F_31
gen5_ring_put_irq	,	F_107
gfx_addr	,	V_157
MI_SEMAPHORE_SYNC_BVE	,	V_285
ring_write_tail	,	F_23
ppgtt	,	V_235
RING_VALID	,	V_75
gen6_gt_force_wake_get	,	F_47
outstanding_lazy_seqno	,	V_111
VCS2	,	V_151
signaller	,	V_101
semaphores	,	V_243
I915_READ_START	,	F_50
i915_cmd_parser_fini_ring	,	F_156
err_unpin	,	V_87
"%s hws offset: 0x%08x\n"	,	L_11
pages	,	V_85
u32	,	T_1
gtt_offset	,	V_36
buffer	,	V_17
intel_ring_flag	,	F_4
mm	,	V_213
"timed out waiting for the BSD ring to wake up\n"	,	L_13
GEN8_RING_SEMAPHORE_INIT	,	V_251
irq_get	,	V_246
gen6_bsd_ring_write_tail	,	F_185
intel_ring_invalidate_all_caches	,	F_205
intel_init_render_ring_buffer	,	F_193
"bsd2 ring"	,	L_23
I915_READ64_2x32	,	F_27
hsw_vebox_get_irq	,	F_122
gen6_signal	,	F_84
ringbuf	,	V_7
spin_lock_irqsave	,	F_104
cleanup	,	V_198
I915_GEM_DOMAIN_COMMAND	,	V_32
gen6_gt_force_wake_put	,	F_58
gpu_caches_dirty	,	V_298
list_for_each_entry	,	F_158
I915_RING_FREE_SPACE	,	V_5
gen6_render_ring_flush	,	F_15
last_retired_head	,	V_78
intel_wrap_ring_buffer	,	F_168
i9xx_add_request	,	F_119
head	,	V_1
TAIL_ADDR	,	V_77
intel_write_status_page	,	F_100
MI_SEMAPHORE_WAIT	,	V_127
I830_TLB_ENTRIES	,	V_174
MBOX_UPDATE_DWORDS	,	F_77
GEN6_RVESYNC	,	V_295
IS_G4X	,	F_11
MI_SEMAPHORE_SYNC_VB	,	V_270
MI_BATCH_NON_SECURE	,	V_181
HAS_L3_DPF	,	F_71
request_list	,	V_192
irq_put	,	V_247
RING_IMR	,	F_127
GEN6_RVSYNC	,	V_272
PIPE_CONTROL_GLOBAL_GTT_IVB	,	V_55
mmio_base	,	V_59
i915_dispatch_execbuffer	,	F_132
MI_SEMAPHORE_SYNC_VR	,	V_269
master	,	V_206
i915_gem_has_seqno_wrapped	,	F_87
u64	,	T_2
MI_SEMAPHORE_SYNC_INVALID	,	V_109
bytes	,	V_222
intel_ring_alloc_seqno	,	F_174
I915_GEM_HWS_INDEX	,	V_122
effective_size	,	V_195
dw1	,	V_131
gen6_enable_pm_irq	,	F_123
MI_FLUSH_DW_OP_STOREDW	,	V_115
ring	,	V_10
irq_refcount	,	V_142
DIV_ROUND_UP	,	F_131
cs_offset	,	V_169
prev	,	V_220
GEN6_BRSYNC	,	V_256
I915_WRITE	,	F_32
"Failed to ping batch bo\n"	,	L_18
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_97
mbox	,	V_119
msleep	,	F_163
ILK_BSD_USER_INTERRUPT	,	V_276
i9xx_ring_put_irq	,	F_110
POSTING_READ16	,	F_113
gen7_render_ring_cs_stall_wa	,	F_16
len	,	V_168
intel_ring_begin	,	F_7
drm_core_check_feature	,	F_56
gen8_rcs_signal	,	F_76
pc_render_get_seqno	,	F_101
MI_SEMAPHORE_MBOX	,	V_132
i8xx_ring_get_irq	,	F_111
I915_WRITE_HEAD	,	F_42
VEBOX_RING_BASE	,	V_289
MI_NO_WRITE_FLUSH	,	V_25
"ctl %08x head %08x tail %08x start %08x\n"	,	L_3
intel_ring_idle	,	F_170
intel_ring_emit	,	F_8
trace_i915_gem_ring_flush	,	F_204
stop_rings	,	V_16
BLT_WRITE_RGBA	,	V_171
I915_GEM_DOMAIN_INSTRUCTION	,	V_30
semaphore	,	V_107
i915_semaphore_is_enabled	,	F_194
GFP_KERNEL	,	V_190
perf_boxes	,	V_211
MI_BATCH_BUFFER_START	,	V_164
MI_SEMAPHORE_SAD_GTE_SDD	,	V_130
i915_gem_get_seqno	,	F_176
MI_FLUSH_DW_STORE_INDEX	,	V_233
intel_emit_post_sync_nonzero_flush	,	F_13
I830_BATCH_LIMIT	,	V_176
current	,	V_215
PIPE_CONTROL_TLB_INVALIDATE	,	V_45
MI_BATCH_BUFFER_START_GEN8	,	V_237
GT_BLT_USER_INTERRUPT	,	V_282
INTEL_INFO	,	F_26
I915_WRITE_MODE	,	F_36
GEN6_BSD_SLEEP_MSG_DISABLE	,	V_225
PIN_NONBLOCK	,	V_244
MI_SEMAPHORE_SYNC_VVE	,	V_271
GEN6_BSD_SLEEP_INDICATOR	,	V_227
i915_gem_obj_ggtt_offset	,	F_54
"Failed to allocate seqno page\n"	,	L_7
render_ring_cleanup	,	F_74
i915_add_request	,	F_171
hweight32	,	F_78
ring_mask	,	V_106
drm_i915_private	,	V_11
uint32_t	,	T_3
i9xx_ring_get_irq	,	F_109
GT_PARITY_ERROR	,	F_73
gen8_ring_dispatch_execbuffer	,	F_189
HWS_PGA	,	V_64
gen6_disable_pm_irq	,	F_125
sync_seqno	,	V_193
RENDER_RING_BASE	,	V_241
BSD_RING_BASE	,	V_275
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_50
hsw_ring_dispatch_execbuffer	,	F_190
irq_lock	,	V_141
ring_get_seqno	,	F_98
__iomem	,	T_4
intel_init_blt_ring_buffer	,	F_201
I915_READ_TAIL	,	F_49
__ring_space	,	F_1
wait_for_atomic	,	F_38
signal_ggtt	,	V_108
INIT_LIST_HEAD	,	F_146
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_44
MI_STORE_DWORD_INDEX	,	V_121
intel_ring_flush_all_caches	,	F_203
FBC_REND_NUKE	,	V_56
intel_ring_wait_request	,	F_157
GEN6_RBSYNC	,	V_286
MI_LOAD_REGISTER_IMM	,	F_18
PIPE_CONTROL_QW_WRITE	,	V_41
write_tail	,	V_18
MI_SEMAPHORE_TARGET	,	F_82
GEN8_VCS2_IRQ_SHIFT	,	V_279
intel_alloc_ringbuffer_obj	,	F_140
master_priv	,	V_208
GEN6_BSD_RING_BASE	,	V_266
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_49
signal_pending	,	F_164
FORCEWAKE_ALL	,	V_70
name	,	V_67
sync_to	,	V_250
I915_WRITE_IMR	,	F_72
i8xx_ring_put_irq	,	F_114
BUG_ON	,	F_148
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_48
BSD_HWS_PGA_GEN7	,	V_153
err_vstart	,	V_265
"%s :timed out trying to stop ring\n"	,	L_1
lazy_coherency	,	V_139
flush	,	V_229
kzalloc	,	F_145
driver_priv	,	V_209
gen6_ring_get_seqno	,	F_95
gen5_ring_get_irq	,	F_103
cleanup_status_page	,	F_133
RING_SYNC_1	,	F_182
RING_SYNC_2	,	F_184
PIPE_CONTROL_NOTIFY	,	V_138
GFX_OP_PIPE_CONTROL	,	F_14
RING_SYNC_0	,	F_181
drm_pci_alloc	,	F_137
start	,	V_262
I915_DISPATCH_SECURE	,	V_166
virtual_start	,	V_185
sarea_priv	,	V_210
mmio	,	V_146
I915_GEM_DOMAIN_SAMPLER	,	V_26
ring_space	,	F_2
irq_queue	,	V_194
MI_INVALIDATE_BSD	,	V_232
init_pipe_control	,	F_59
base	,	V_88
add_request	,	V_245
RING_HWS_PGA_GEN6	,	F_115
intel_cleanup_ring_buffer	,	F_153
I915_WRITE64	,	F_186
page_addr	,	V_183
list_empty	,	F_172
GEN6_BVESYNC	,	V_297
__intel_ring_advance	,	F_5
pc_render_set_seqno	,	F_102
gen8_render_ring_flush	,	F_22
drm_device	,	V_29
MI_NOOP	,	V_28
num_dwords	,	V_102
gen8_xcs_signal	,	F_83
init_waitqueue_head	,	F_147
HAS_LLC	,	F_135
"%s initialization failed "	,	L_5
PIPE_CONTROL_WRITE_FLUSH	,	V_137
I915_READ_MODE	,	F_39
DRM_DEBUG_DRIVER	,	F_65
BLT_ROP_COLOR_COPY	,	V_173
cpu_page	,	V_84
MI_BATCH_NON_SECURE_I965	,	V_167
i915	,	V_242
VEBOX_HWS_PGA_GEN7	,	V_155
wait_mbox	,	V_135
i965_dispatch_execbuffer	,	F_129
GEN6_VEVSYNC	,	V_274
ASYNC_FLIP_PERF_DISABLE	,	V_91
i915_cmd_parser_init_ring	,	F_151
__intel_ring_prepare	,	F_177
GEN6_VBSYNC	,	V_287
intel_engine_cs	,	V_9
init_ring_common	,	F_46
for_each_ring	,	F_79
gt_ro	,	V_186
"video enhancement ring"	,	L_25
i915_gem_object_set_cache_level	,	F_61
PAGE_SIZE	,	V_73
GFX_MODE	,	V_92
I915_BSD_USER_INTERRUPT	,	V_277
DRIVER_MODESET	,	V_76
GFX_TLB_INVALIDATE_EXPLICIT	,	V_93
GT_BSD_USER_INTERRUPT	,	V_268
irq_enabled	,	V_140
primary	,	V_205
RING_INSTPM	,	F_117
ENODEV	,	V_263
kfree	,	F_152
VCS	,	V_152
flags	,	V_42
I915_READ	,	F_30
MI_SEMAPHORE_COMPARE	,	V_133
GEN8_VCS1_IRQ_SHIFT	,	V_267
out	,	V_72
"can not ioremap virtual address for"	,	L_19
GEN8_VECS_IRQ_SHIFT	,	V_290
RING_ACTHD_UDW	,	F_29
gen	,	V_58
intel_render_ring_init_dri	,	F_198
time_after	,	F_166
ACTHD	,	V_60
MI_USER_INTERRUPT	,	V_124
"%s head not reset to zero "	,	L_2
active_list	,	V_191
intel_ring_stopped	,	F_3
interruptible	,	V_214
I915_WRITE_CTL	,	F_41
EINVAL	,	V_189
last_seqno	,	V_126
MI_SEMAPHORE_SYNC_BV	,	V_284
VECS	,	V_154
flush_domains	,	V_20
MI_SRM_LRM_GLOBAL_GTT	,	V_54
MI_SEMAPHORE_SYNC_BR	,	V_283
RING_HWS_PGA	,	F_116
irq_enable_mask	,	V_143
space	,	V_4
"ctl %08x (valid? %d) head %08x tail %08x start %08x [expected %08lx]\n"	,	L_6
i915_kernel_lost_context	,	F_57
lower_32_bits	,	F_80
gen7_ring_fbc_flush	,	F_17
gpu_error	,	V_15
BLT_ROP_SRC_COPY	,	V_179
gen2_render_ring_flush	,	F_6
MI_EXE_FLUSH	,	V_31
HAS_VEBOX	,	F_183
MI_SEMAPHORE_POLL	,	V_129
trace_i915_ring_wait_end	,	F_167
"%s pipe control offset: 0x%08x\n"	,	L_8
INSTPM_SYNC_FLUSH	,	V_160
i915_gem_alloc_object	,	F_60
kunmap	,	F_75
offset	,	V_162
MODE_IDLE	,	V_66
hangcheck	,	V_79
num_rings	,	V_105
GT_RENDER_PIPECTL_NOTIFY_INTERRUPT	,	V_258
GEN6_NOSYNC	,	V_120
I915_WRITE16	,	F_112
IMR	,	V_145
gen6_ring_flush	,	F_192
INSTPM_TLB_INVALIDATE	,	V_159
INSTPM	,	V_98
PIN_MAPPABLE	,	V_182
request	,	V_201
i915_gem_retire_requests_ring	,	F_160
scratch_addr	,	V_34
gen5_disable_gt_irq	,	F_108
set_seqno	,	V_223
MI_BATCH_GTT	,	V_165
vaddr	,	V_184
mappable_base	,	V_188
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_43
i915_gem_check_wedge	,	F_165
i915_gem_object_ggtt_unpin	,	F_66
MI_FLUSH_DW	,	V_114
bsd_ring_flush	,	F_118
ioremap_wc	,	F_143
I915_GEM_DOMAIN_RENDER	,	V_24
addr	,	V_61
value	,	V_51
preallocated_lazy_request	,	V_197
GEN8_BSD2_RING_BASE	,	V_278
I915_READ_HEAD	,	F_45
init_phys_status_page	,	F_136
i915_gem_object_set_to_gtt_domain	,	F_142
WARN_ON	,	F_91
ring_wait_for_space	,	F_161
invalidate	,	V_228
gen8_ring_put_irq	,	F_128
I915_USER_INTERRUPT	,	V_259
drm_i915_master_private	,	V_207
intel_ring_advance	,	F_9
drm_i915_gem_request	,	V_200
aliasing_ppgtt	,	V_236
