#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b9607bacef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b9607b848a0 .scope module, "asic_top" "asic_top" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /INPUT 32 "in_state_word";
    .port_info 6 /INPUT 1 "in_state_valid";
    .port_info 7 /OUTPUT 1 "in_state_ready";
    .port_info 8 /OUTPUT 32 "out_state_word";
    .port_info 9 /OUTPUT 1 "out_state_valid";
    .port_info 10 /INPUT 1 "out_state_ready";
    .port_info 11 /INPUT 1 "use_streamed_key";
    .port_info 12 /INPUT 1 "use_streamed_nonce";
    .port_info 13 /INPUT 1 "use_streamed_counter";
    .port_info 14 /INPUT 2 "chunk_type";
    .port_info 15 /INPUT 1 "chunk_valid";
    .port_info 16 /INPUT 32 "chunk";
    .port_info 17 /OUTPUT 5 "chunk_index";
    .port_info 18 /OUTPUT 1 "chunk_request";
    .port_info 19 /OUTPUT 2 "request_type";
    .port_info 20 /INPUT 32 "trng_data";
    .port_info 21 /INPUT 1 "trng_ready";
    .port_info 22 /OUTPUT 1 "trng_request";
P_0x5b9607b70ff0 .param/l "ACQUIRE" 1 3 42, C4<001>;
P_0x5b9607b71030 .param/l "COMPLETE" 1 3 47, C4<110>;
P_0x5b9607b71070 .param/l "CORE" 1 3 44, C4<011>;
P_0x5b9607b710b0 .param/l "CORE_WAIT" 1 3 45, C4<100>;
P_0x5b9607b710f0 .param/l "COUNTER" 1 3 69, C4<10>;
P_0x5b9607b71130 .param/l "IDLE" 1 3 41, C4<000>;
P_0x5b9607b71170 .param/l "KEY" 1 3 67, C4<00>;
P_0x5b9607b711b0 .param/l "LOAD_IN" 1 3 43, C4<010>;
P_0x5b9607b711f0 .param/l "NONCE" 1 3 68, C4<01>;
P_0x5b9607b71230 .param/l "OUTPUT" 1 3 46, C4<101>;
o0x791d9a4c4778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5b9607bb6100 .functor AND 1, L_0x5b9607be0b40, o0x791d9a4c4778, C4<1>, C4<1>;
o0x791d9a4c47a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5b9607be0e30 .functor AND 1, L_0x5b9607be0cc0, o0x791d9a4c47a8, C4<1>, C4<1>;
L_0x5b9607be0ef0 .functor OR 1, L_0x5b9607bb6100, L_0x5b9607be0e30, C4<0>, C4<0>;
o0x791d9a4c4748 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5b9607be1120 .functor AND 1, L_0x5b9607be1000, o0x791d9a4c4748, C4<1>, C4<1>;
L_0x5b9607be1210 .functor OR 1, L_0x5b9607be0ef0, L_0x5b9607be1120, C4<0>, C4<0>;
o0x791d9a4c42c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5b9607be1420 .functor AND 1, o0x791d9a4c42c8, L_0x5b9607be1350, C4<1>, C4<1>;
L_0x791d9a0ce018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b9607bdda60_0 .net/2u *"_ivl_0", 1 0, L_0x791d9a0ce018;  1 drivers
v0x5b9607bddb00_0 .net *"_ivl_11", 0 0, L_0x5b9607be0e30;  1 drivers
v0x5b9607bddba0_0 .net *"_ivl_13", 0 0, L_0x5b9607be0ef0;  1 drivers
L_0x791d9a0ce0a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b9607bddc70_0 .net/2u *"_ivl_14", 1 0, L_0x791d9a0ce0a8;  1 drivers
v0x5b9607bddd10_0 .net *"_ivl_16", 0 0, L_0x5b9607be1000;  1 drivers
v0x5b9607bdde20_0 .net *"_ivl_19", 0 0, L_0x5b9607be1120;  1 drivers
v0x5b9607bddee0_0 .net *"_ivl_2", 0 0, L_0x5b9607be0b40;  1 drivers
v0x5b9607bddfa0_0 .net *"_ivl_22", 0 0, L_0x5b9607be1350;  1 drivers
v0x5b9607bde060_0 .net *"_ivl_5", 0 0, L_0x5b9607bb6100;  1 drivers
L_0x791d9a0ce060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b9607bde1b0_0 .net/2u *"_ivl_6", 1 0, L_0x791d9a0ce060;  1 drivers
v0x5b9607bde290_0 .net *"_ivl_8", 0 0, L_0x5b9607be0cc0;  1 drivers
v0x5b9607bde350_0 .var "acquire_sub_state", 1 0;
v0x5b9607bde430_0 .var "busy", 0 0;
o0x791d9a4c4208 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5b9607bde4f0_0 .net "chunk", 31 0, o0x791d9a4c4208;  0 drivers
v0x5b9607bde5d0_0 .var "chunk_index", 4 0;
v0x5b9607bde6b0_0 .var "chunk_request", 0 0;
o0x791d9a4c4298 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5b9607bde770_0 .net "chunk_type", 1 0, o0x791d9a4c4298;  0 drivers
v0x5b9607bde850_0 .net "chunk_valid", 0 0, o0x791d9a4c42c8;  0 drivers
o0x791d9a4c3bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b9607bde910_0 .net "clk", 0 0, o0x791d9a4c3bd8;  0 drivers
v0x5b9607bde9b0_0 .net "core_busy", 0 0, v0x5b9607bdad70_0;  1 drivers
v0x5b9607bdea80_0 .net "core_done", 0 0, v0x5b9607bdcf30_0;  1 drivers
v0x5b9607bdeb50_0 .var "core_start", 0 0;
v0x5b9607bdec20_0 .var "counter", 31 0;
v0x5b9607bdecf0_0 .var "current_chunk_id", 4 0;
v0x5b9607bded90_0 .net "data_is_from_stream", 0 0, L_0x5b9607be1210;  1 drivers
v0x5b9607bdee30_0 .net "data_source_is_ready", 0 0, L_0x5b9607be1530;  1 drivers
v0x5b9607bdeed0_0 .net "data_to_accumulate", 31 0, L_0x5b9607be1670;  1 drivers
v0x5b9607bdefb0_0 .var "done", 0 0;
v0x5b9607bdf070_0 .var "fsm_state", 2 0;
v0x5b9607bdf150_0 .var "in_state", 511 0;
v0x5b9607bdf240_0 .var "in_state_ptr", 3 0;
v0x5b9607bdf300_0 .var "in_state_ready", 0 0;
o0x791d9a4c4478 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b9607bdf3c0_0 .net "in_state_valid", 0 0, o0x791d9a4c4478;  0 drivers
o0x791d9a4c44a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5b9607bdf690_0 .net "in_state_word", 31 0, o0x791d9a4c44a8;  0 drivers
v0x5b9607bdf770_0 .var "key", 255 0;
v0x5b9607bdf860_0 .var "nonce", 95 0;
v0x5b9607bdf930_0 .net "out_state", 511 0, v0x5b9607bdae50_0;  1 drivers
v0x5b9607bdfa00_0 .var "out_state_ptr", 3 0;
o0x791d9a4c4508 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b9607bdfac0_0 .net "out_state_ready", 0 0, o0x791d9a4c4508;  0 drivers
v0x5b9607bdfb80_0 .var "out_state_valid", 0 0;
v0x5b9607bdfc40_0 .var "out_state_word", 31 0;
v0x5b9607bdfd20_0 .var "request_type", 1 0;
o0x791d9a4c3d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b9607bdfe00_0 .net "rst_n", 0 0, o0x791d9a4c3d58;  0 drivers
o0x791d9a4c45c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b9607bdfed0_0 .net "start", 0 0, o0x791d9a4c45c8;  0 drivers
v0x5b9607bdff70_0 .net "stream_data_is_valid", 0 0, L_0x5b9607be1420;  1 drivers
v0x5b9607be0030_0 .var "temp_counter", 31 0;
v0x5b9607be0110_0 .var "temp_key", 255 0;
v0x5b9607be01f0_0 .var "temp_nonce", 95 0;
o0x791d9a4c46b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5b9607be02d0_0 .net "trng_data", 31 0, o0x791d9a4c46b8;  0 drivers
o0x791d9a4c46e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b9607be03b0_0 .net "trng_ready", 0 0, o0x791d9a4c46e8;  0 drivers
v0x5b9607be0470_0 .var "trng_request", 0 0;
v0x5b9607be0530_0 .net "use_streamed_counter", 0 0, o0x791d9a4c4748;  0 drivers
v0x5b9607be05f0_0 .net "use_streamed_key", 0 0, o0x791d9a4c4778;  0 drivers
v0x5b9607be06b0_0 .net "use_streamed_nonce", 0 0, o0x791d9a4c47a8;  0 drivers
L_0x5b9607be0b40 .cmp/eq 2, v0x5b9607bde350_0, L_0x791d9a0ce018;
L_0x5b9607be0cc0 .cmp/eq 2, v0x5b9607bde350_0, L_0x791d9a0ce060;
L_0x5b9607be1000 .cmp/eq 2, v0x5b9607bde350_0, L_0x791d9a0ce0a8;
L_0x5b9607be1350 .cmp/eq 2, o0x791d9a4c4298, v0x5b9607bde350_0;
L_0x5b9607be1530 .functor MUXZ 1, o0x791d9a4c46e8, L_0x5b9607be1420, L_0x5b9607be1210, C4<>;
L_0x5b9607be1670 .functor MUXZ 32, o0x791d9a4c46b8, o0x791d9a4c4208, L_0x5b9607be1210, C4<>;
S_0x5b9607af96c0 .scope module, "chacha_unit" "ChaCha20" 3 93, 4 1 0, S_0x5b9607b848a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 256 "key";
    .port_info 4 /INPUT 96 "nonce";
    .port_info 5 /INPUT 32 "counter";
    .port_info 6 /INPUT 512 "plaintext";
    .port_info 7 /OUTPUT 512 "ciphertext";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "busy";
P_0x5b9607b50bb0 .param/l "C0" 1 4 15, C4<01100001011100000111100001100101>;
P_0x5b9607b50bf0 .param/l "C1" 1 4 16, C4<00110011001000000110010001101110>;
P_0x5b9607b50c30 .param/l "C2" 1 4 17, C4<01111001011000100010110100110010>;
P_0x5b9607b50c70 .param/l "C3" 1 4 18, C4<01101011001000000110010101110100>;
P_0x5b9607b50cb0 .param/l "COMPLETE" 1 4 33, C4<100>;
P_0x5b9607b50cf0 .param/l "IDLE" 1 4 29, C4<000>;
P_0x5b9607b50d30 .param/l "INIT" 1 4 30, C4<001>;
P_0x5b9607b50d70 .param/l "OUTPUT" 1 4 32, C4<011>;
P_0x5b9607b50db0 .param/l "ROUND" 1 4 31, C4<010>;
v0x5b9607bdad70_0 .var "busy", 0 0;
v0x5b9607bdae50_0 .var "ciphertext", 511 0;
v0x5b9607bdaf30_0 .net "clk", 0 0, o0x791d9a4c3bd8;  alias, 0 drivers
v0x5b9607bdafd0_0 .net "col_out_s0", 31 0, v0x5b9607bd2eb0_0;  1 drivers
v0x5b9607bdb090_0 .net "col_out_s1", 31 0, v0x5b9607bd4020_0;  1 drivers
v0x5b9607bdb1f0_0 .net "col_out_s10", 31 0, v0x5b9607bd53c0_0;  1 drivers
v0x5b9607bdb300_0 .net "col_out_s11", 31 0, v0x5b9607bd6530_0;  1 drivers
v0x5b9607bdb410_0 .net "col_out_s12", 31 0, v0x5b9607bd31a0_0;  1 drivers
v0x5b9607bdb520_0 .net "col_out_s13", 31 0, v0x5b9607bd4310_0;  1 drivers
v0x5b9607bdb670_0 .net "col_out_s14", 31 0, v0x5b9607bd54a0_0;  1 drivers
v0x5b9607bdb780_0 .net "col_out_s15", 31 0, v0x5b9607bd6610_0;  1 drivers
v0x5b9607bdb890_0 .net "col_out_s2", 31 0, v0x5b9607bd51b0_0;  1 drivers
v0x5b9607bdb9a0_0 .net "col_out_s3", 31 0, v0x5b9607bd6320_0;  1 drivers
v0x5b9607bdbab0_0 .net "col_out_s4", 31 0, v0x5b9607bd2fe0_0;  1 drivers
v0x5b9607bdbbc0_0 .net "col_out_s5", 31 0, v0x5b9607bd4150_0;  1 drivers
v0x5b9607bdbcd0_0 .net "col_out_s6", 31 0, v0x5b9607bd52e0_0;  1 drivers
v0x5b9607bdbde0_0 .net "col_out_s7", 31 0, v0x5b9607bd6450_0;  1 drivers
v0x5b9607bdc000_0 .net "col_out_s8", 31 0, v0x5b9607bd30c0_0;  1 drivers
v0x5b9607bdc110_0 .net "col_out_s9", 31 0, v0x5b9607bd4230_0;  1 drivers
v0x5b9607bdc220_0 .net "counter", 31 0, v0x5b9607bdec20_0;  1 drivers
v0x5b9607bdc300_0 .net "diag_out_s0", 31 0, v0x5b9607bd7490_0;  1 drivers
v0x5b9607bdc3c0_0 .net "diag_out_s1", 31 0, v0x5b9607bd8600_0;  1 drivers
v0x5b9607bdc460_0 .net "diag_out_s10", 31 0, v0x5b9607bd7660_0;  1 drivers
v0x5b9607bdc500_0 .net "diag_out_s11", 31 0, v0x5b9607bd87d0_0;  1 drivers
v0x5b9607bdc5a0_0 .net "diag_out_s12", 31 0, v0x5b9607bd88b0_0;  1 drivers
v0x5b9607bdc640_0 .net "diag_out_s13", 31 0, v0x5b9607bd99d0_0;  1 drivers
v0x5b9607bdc6e0_0 .net "diag_out_s14", 31 0, v0x5b9607bdab40_0;  1 drivers
v0x5b9607bdc780_0 .net "diag_out_s15", 31 0, v0x5b9607bd7740_0;  1 drivers
v0x5b9607bdc820_0 .net "diag_out_s2", 31 0, v0x5b9607bd9720_0;  1 drivers
v0x5b9607bdc8c0_0 .net "diag_out_s3", 31 0, v0x5b9607bda890_0;  1 drivers
v0x5b9607bdc960_0 .net "diag_out_s4", 31 0, v0x5b9607bda980_0;  1 drivers
v0x5b9607bdca00_0 .net "diag_out_s5", 31 0, v0x5b9607bd7580_0;  1 drivers
v0x5b9607bdcaa0_0 .net "diag_out_s6", 31 0, v0x5b9607bd86f0_0;  1 drivers
v0x5b9607bdcd50_0 .net "diag_out_s7", 31 0, v0x5b9607bd9810_0;  1 drivers
v0x5b9607bdcdf0_0 .net "diag_out_s8", 31 0, v0x5b9607bd98f0_0;  1 drivers
v0x5b9607bdce90_0 .net "diag_out_s9", 31 0, v0x5b9607bdaa60_0;  1 drivers
v0x5b9607bdcf30_0 .var "done", 0 0;
v0x5b9607bdcfd0_0 .var "fsm_state", 2 0;
v0x5b9607bdd0b0_0 .net "key", 255 0, v0x5b9607bdf770_0;  1 drivers
v0x5b9607bdd190_0 .net "nonce", 95 0, v0x5b9607bdf860_0;  1 drivers
v0x5b9607bdd270 .array "original", 15 0, 31 0;
v0x5b9607bdd330_0 .net "plaintext", 511 0, v0x5b9607bdf150_0;  1 drivers
v0x5b9607bdd410_0 .var "round_count", 4 0;
v0x5b9607bdd4f0_0 .net "rst_n", 0 0, o0x791d9a4c3d58;  alias, 0 drivers
v0x5b9607bdd5b0_0 .net "start", 0 0, v0x5b9607bdeb50_0;  1 drivers
v0x5b9607bdd670 .array "state", 15 0, 31 0;
E_0x5b9607b514a0/0 .event negedge, v0x5b9607bdd4f0_0;
E_0x5b9607b514a0/1 .event posedge, v0x5b9607bdaf30_0;
E_0x5b9607b514a0 .event/or E_0x5b9607b514a0/0, E_0x5b9607b514a0/1;
S_0x5b9607b84030 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 69, 4 69 0, S_0x5b9607af96c0;
 .timescale 0 0;
v0x5b9607bb6220_0 .var/2s "i", 31 0;
S_0x5b9607bd1fc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 109, 4 109 0, S_0x5b9607af96c0;
 .timescale 0 0;
v0x5b9607bb62c0_0 .var/2s "i", 31 0;
S_0x5b9607bd2200 .scope module, "U_QR_COL_0" "QR" 4 49, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bdd670_0 .array/port v0x5b9607bdd670, 0;
v0x5b9607bd2b00_0 .net "in_a", 31 0, v0x5b9607bdd670_0;  1 drivers
v0x5b9607bdd670_4 .array/port v0x5b9607bdd670, 4;
v0x5b9607bd2c00_0 .net "in_b", 31 0, v0x5b9607bdd670_4;  1 drivers
v0x5b9607bdd670_8 .array/port v0x5b9607bdd670, 8;
v0x5b9607bd2ce0_0 .net "in_c", 31 0, v0x5b9607bdd670_8;  1 drivers
v0x5b9607bdd670_12 .array/port v0x5b9607bdd670, 12;
v0x5b9607bd2dd0_0 .net "in_d", 31 0, v0x5b9607bdd670_12;  1 drivers
v0x5b9607bd2eb0_0 .var "out_a", 31 0;
v0x5b9607bd2fe0_0 .var "out_b", 31 0;
v0x5b9607bd30c0_0 .var "out_c", 31 0;
v0x5b9607bd31a0_0 .var "out_d", 31 0;
E_0x5b9607b516f0/0 .event anyedge, v0x5b9607bd2b00_0, v0x5b9607bd2c00_0, v0x5b9607bd2ce0_0, v0x5b9607bd2dd0_0;
E_0x5b9607b516f0/1 .event anyedge, v0x5b9607bd2750_0, v0x5b9607bd2850_0, v0x5b9607bd2a20_0, v0x5b9607bd2930_0;
E_0x5b9607b516f0 .event/or E_0x5b9607b516f0/0, E_0x5b9607b516f0/1;
S_0x5b9607bd2550 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd2200;
 .timescale 0 0;
v0x5b9607bd2750_0 .var "a", 31 0;
v0x5b9607bd2850_0 .var "b", 31 0;
v0x5b9607bd2930_0 .var "c", 31 0;
v0x5b9607bd2a20_0 .var "d", 31 0;
S_0x5b9607bd33d0 .scope module, "U_QR_COL_1" "QR" 4 50, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bdd670_1 .array/port v0x5b9607bdd670, 1;
v0x5b9607bd3c70_0 .net "in_a", 31 0, v0x5b9607bdd670_1;  1 drivers
v0x5b9607bdd670_5 .array/port v0x5b9607bdd670, 5;
v0x5b9607bd3d70_0 .net "in_b", 31 0, v0x5b9607bdd670_5;  1 drivers
v0x5b9607bdd670_9 .array/port v0x5b9607bdd670, 9;
v0x5b9607bd3e50_0 .net "in_c", 31 0, v0x5b9607bdd670_9;  1 drivers
v0x5b9607bdd670_13 .array/port v0x5b9607bdd670, 13;
v0x5b9607bd3f40_0 .net "in_d", 31 0, v0x5b9607bdd670_13;  1 drivers
v0x5b9607bd4020_0 .var "out_a", 31 0;
v0x5b9607bd4150_0 .var "out_b", 31 0;
v0x5b9607bd4230_0 .var "out_c", 31 0;
v0x5b9607bd4310_0 .var "out_d", 31 0;
E_0x5b9607b54630/0 .event anyedge, v0x5b9607bd3c70_0, v0x5b9607bd3d70_0, v0x5b9607bd3e50_0, v0x5b9607bd3f40_0;
E_0x5b9607b54630/1 .event anyedge, v0x5b9607bd38f0_0, v0x5b9607bd39f0_0, v0x5b9607bd3b90_0, v0x5b9607bd3ad0_0;
E_0x5b9607b54630 .event/or E_0x5b9607b54630/0, E_0x5b9607b54630/1;
S_0x5b9607bd36f0 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd33d0;
 .timescale 0 0;
v0x5b9607bd38f0_0 .var "a", 31 0;
v0x5b9607bd39f0_0 .var "b", 31 0;
v0x5b9607bd3ad0_0 .var "c", 31 0;
v0x5b9607bd3b90_0 .var "d", 31 0;
S_0x5b9607bd4540 .scope module, "U_QR_COL_2" "QR" 4 51, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bdd670_2 .array/port v0x5b9607bdd670, 2;
v0x5b9607bd4e30_0 .net "in_a", 31 0, v0x5b9607bdd670_2;  1 drivers
v0x5b9607bdd670_6 .array/port v0x5b9607bdd670, 6;
v0x5b9607bd4f30_0 .net "in_b", 31 0, v0x5b9607bdd670_6;  1 drivers
v0x5b9607bdd670_10 .array/port v0x5b9607bdd670, 10;
v0x5b9607bd5010_0 .net "in_c", 31 0, v0x5b9607bdd670_10;  1 drivers
v0x5b9607bdd670_14 .array/port v0x5b9607bdd670, 14;
v0x5b9607bd50d0_0 .net "in_d", 31 0, v0x5b9607bdd670_14;  1 drivers
v0x5b9607bd51b0_0 .var "out_a", 31 0;
v0x5b9607bd52e0_0 .var "out_b", 31 0;
v0x5b9607bd53c0_0 .var "out_c", 31 0;
v0x5b9607bd54a0_0 .var "out_d", 31 0;
E_0x5b9607b1d7a0/0 .event anyedge, v0x5b9607bd4e30_0, v0x5b9607bd4f30_0, v0x5b9607bd5010_0, v0x5b9607bd50d0_0;
E_0x5b9607b1d7a0/1 .event anyedge, v0x5b9607bd4ab0_0, v0x5b9607bd4bb0_0, v0x5b9607bd4d50_0, v0x5b9607bd4c90_0;
E_0x5b9607b1d7a0 .event/or E_0x5b9607b1d7a0/0, E_0x5b9607b1d7a0/1;
S_0x5b9607bd48b0 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd4540;
 .timescale 0 0;
v0x5b9607bd4ab0_0 .var "a", 31 0;
v0x5b9607bd4bb0_0 .var "b", 31 0;
v0x5b9607bd4c90_0 .var "c", 31 0;
v0x5b9607bd4d50_0 .var "d", 31 0;
S_0x5b9607bd56d0 .scope module, "U_QR_COL_3" "QR" 4 52, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bdd670_3 .array/port v0x5b9607bdd670, 3;
v0x5b9607bd5f70_0 .net "in_a", 31 0, v0x5b9607bdd670_3;  1 drivers
v0x5b9607bdd670_7 .array/port v0x5b9607bdd670, 7;
v0x5b9607bd6070_0 .net "in_b", 31 0, v0x5b9607bdd670_7;  1 drivers
v0x5b9607bdd670_11 .array/port v0x5b9607bdd670, 11;
v0x5b9607bd6150_0 .net "in_c", 31 0, v0x5b9607bdd670_11;  1 drivers
v0x5b9607bdd670_15 .array/port v0x5b9607bdd670, 15;
v0x5b9607bd6240_0 .net "in_d", 31 0, v0x5b9607bdd670_15;  1 drivers
v0x5b9607bd6320_0 .var "out_a", 31 0;
v0x5b9607bd6450_0 .var "out_b", 31 0;
v0x5b9607bd6530_0 .var "out_c", 31 0;
v0x5b9607bd6610_0 .var "out_d", 31 0;
E_0x5b9607bb5960/0 .event anyedge, v0x5b9607bd5f70_0, v0x5b9607bd6070_0, v0x5b9607bd6150_0, v0x5b9607bd6240_0;
E_0x5b9607bb5960/1 .event anyedge, v0x5b9607bd5bf0_0, v0x5b9607bd5cf0_0, v0x5b9607bd5e90_0, v0x5b9607bd5dd0_0;
E_0x5b9607bb5960 .event/or E_0x5b9607bb5960/0, E_0x5b9607bb5960/1;
S_0x5b9607bd59f0 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd56d0;
 .timescale 0 0;
v0x5b9607bd5bf0_0 .var "a", 31 0;
v0x5b9607bd5cf0_0 .var "b", 31 0;
v0x5b9607bd5dd0_0 .var "c", 31 0;
v0x5b9607bd5e90_0 .var "d", 31 0;
S_0x5b9607bd6840 .scope module, "U_QR_DIAG_0" "QR" 4 55, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bd70e0_0 .net "in_a", 31 0, v0x5b9607bd2eb0_0;  alias, 1 drivers
v0x5b9607bd71f0_0 .net "in_b", 31 0, v0x5b9607bd4150_0;  alias, 1 drivers
v0x5b9607bd72c0_0 .net "in_c", 31 0, v0x5b9607bd53c0_0;  alias, 1 drivers
v0x5b9607bd73c0_0 .net "in_d", 31 0, v0x5b9607bd6610_0;  alias, 1 drivers
v0x5b9607bd7490_0 .var "out_a", 31 0;
v0x5b9607bd7580_0 .var "out_b", 31 0;
v0x5b9607bd7660_0 .var "out_c", 31 0;
v0x5b9607bd7740_0 .var "out_d", 31 0;
E_0x5b9607bb5e30/0 .event anyedge, v0x5b9607bd2eb0_0, v0x5b9607bd4150_0, v0x5b9607bd53c0_0, v0x5b9607bd6610_0;
E_0x5b9607bb5e30/1 .event anyedge, v0x5b9607bd6d60_0, v0x5b9607bd6e60_0, v0x5b9607bd7000_0, v0x5b9607bd6f40_0;
E_0x5b9607bb5e30 .event/or E_0x5b9607bb5e30/0, E_0x5b9607bb5e30/1;
S_0x5b9607bd6b60 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd6840;
 .timescale 0 0;
v0x5b9607bd6d60_0 .var "a", 31 0;
v0x5b9607bd6e60_0 .var "b", 31 0;
v0x5b9607bd6f40_0 .var "c", 31 0;
v0x5b9607bd7000_0 .var "d", 31 0;
S_0x5b9607bd7970 .scope module, "U_QR_DIAG_1" "QR" 4 56, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bd8250_0 .net "in_a", 31 0, v0x5b9607bd4020_0;  alias, 1 drivers
v0x5b9607bd8360_0 .net "in_b", 31 0, v0x5b9607bd52e0_0;  alias, 1 drivers
v0x5b9607bd8430_0 .net "in_c", 31 0, v0x5b9607bd6530_0;  alias, 1 drivers
v0x5b9607bd8530_0 .net "in_d", 31 0, v0x5b9607bd31a0_0;  alias, 1 drivers
v0x5b9607bd8600_0 .var "out_a", 31 0;
v0x5b9607bd86f0_0 .var "out_b", 31 0;
v0x5b9607bd87d0_0 .var "out_c", 31 0;
v0x5b9607bd88b0_0 .var "out_d", 31 0;
E_0x5b9607bd7c20/0 .event anyedge, v0x5b9607bd4020_0, v0x5b9607bd52e0_0, v0x5b9607bd6530_0, v0x5b9607bd31a0_0;
E_0x5b9607bd7c20/1 .event anyedge, v0x5b9607bd7ed0_0, v0x5b9607bd7fd0_0, v0x5b9607bd8170_0, v0x5b9607bd80b0_0;
E_0x5b9607bd7c20 .event/or E_0x5b9607bd7c20/0, E_0x5b9607bd7c20/1;
S_0x5b9607bd7cd0 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd7970;
 .timescale 0 0;
v0x5b9607bd7ed0_0 .var "a", 31 0;
v0x5b9607bd7fd0_0 .var "b", 31 0;
v0x5b9607bd80b0_0 .var "c", 31 0;
v0x5b9607bd8170_0 .var "d", 31 0;
S_0x5b9607bd8ae0 .scope module, "U_QR_DIAG_2" "QR" 4 57, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bd9370_0 .net "in_a", 31 0, v0x5b9607bd51b0_0;  alias, 1 drivers
v0x5b9607bd9480_0 .net "in_b", 31 0, v0x5b9607bd6450_0;  alias, 1 drivers
v0x5b9607bd9550_0 .net "in_c", 31 0, v0x5b9607bd30c0_0;  alias, 1 drivers
v0x5b9607bd9650_0 .net "in_d", 31 0, v0x5b9607bd4310_0;  alias, 1 drivers
v0x5b9607bd9720_0 .var "out_a", 31 0;
v0x5b9607bd9810_0 .var "out_b", 31 0;
v0x5b9607bd98f0_0 .var "out_c", 31 0;
v0x5b9607bd99d0_0 .var "out_d", 31 0;
E_0x5b9607bd8d40/0 .event anyedge, v0x5b9607bd51b0_0, v0x5b9607bd6450_0, v0x5b9607bd30c0_0, v0x5b9607bd4310_0;
E_0x5b9607bd8d40/1 .event anyedge, v0x5b9607bd8ff0_0, v0x5b9607bd90f0_0, v0x5b9607bd9290_0, v0x5b9607bd91d0_0;
E_0x5b9607bd8d40 .event/or E_0x5b9607bd8d40/0, E_0x5b9607bd8d40/1;
S_0x5b9607bd8df0 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd8ae0;
 .timescale 0 0;
v0x5b9607bd8ff0_0 .var "a", 31 0;
v0x5b9607bd90f0_0 .var "b", 31 0;
v0x5b9607bd91d0_0 .var "c", 31 0;
v0x5b9607bd9290_0 .var "d", 31 0;
S_0x5b9607bd9c00 .scope module, "U_QR_DIAG_3" "QR" 4 58, 5 3 0, S_0x5b9607af96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5b9607bda4e0_0 .net "in_a", 31 0, v0x5b9607bd6320_0;  alias, 1 drivers
v0x5b9607bda5f0_0 .net "in_b", 31 0, v0x5b9607bd2fe0_0;  alias, 1 drivers
v0x5b9607bda6c0_0 .net "in_c", 31 0, v0x5b9607bd4230_0;  alias, 1 drivers
v0x5b9607bda7c0_0 .net "in_d", 31 0, v0x5b9607bd54a0_0;  alias, 1 drivers
v0x5b9607bda890_0 .var "out_a", 31 0;
v0x5b9607bda980_0 .var "out_b", 31 0;
v0x5b9607bdaa60_0 .var "out_c", 31 0;
v0x5b9607bdab40_0 .var "out_d", 31 0;
E_0x5b9607bd9eb0/0 .event anyedge, v0x5b9607bd6320_0, v0x5b9607bd2fe0_0, v0x5b9607bd4230_0, v0x5b9607bd54a0_0;
E_0x5b9607bd9eb0/1 .event anyedge, v0x5b9607bda160_0, v0x5b9607bda260_0, v0x5b9607bda400_0, v0x5b9607bda340_0;
E_0x5b9607bd9eb0 .event/or E_0x5b9607bd9eb0/0, E_0x5b9607bd9eb0/1;
S_0x5b9607bd9f60 .scope begin, "$unm_blk_44" "$unm_blk_44" 5 14, 5 14 0, S_0x5b9607bd9c00;
 .timescale 0 0;
v0x5b9607bda160_0 .var "a", 31 0;
v0x5b9607bda260_0 .var "b", 31 0;
v0x5b9607bda340_0 .var "c", 31 0;
v0x5b9607bda400_0 .var "d", 31 0;
    .scope S_0x5b9607bd2200;
T_0 ;
    %wait E_0x5b9607b516f0;
    %fork t_1, S_0x5b9607bd2550;
    %jmp t_0;
    .scope S_0x5b9607bd2550;
t_1 ;
    %load/vec4 v0x5b9607bd2b00_0;
    %store/vec4 v0x5b9607bd2750_0, 0, 32;
    %load/vec4 v0x5b9607bd2c00_0;
    %store/vec4 v0x5b9607bd2850_0, 0, 32;
    %load/vec4 v0x5b9607bd2ce0_0;
    %store/vec4 v0x5b9607bd2930_0, 0, 32;
    %load/vec4 v0x5b9607bd2dd0_0;
    %store/vec4 v0x5b9607bd2a20_0, 0, 32;
    %load/vec4 v0x5b9607bd2750_0;
    %load/vec4 v0x5b9607bd2850_0;
    %add;
    %store/vec4 v0x5b9607bd2750_0, 0, 32;
    %load/vec4 v0x5b9607bd2a20_0;
    %load/vec4 v0x5b9607bd2750_0;
    %xor;
    %store/vec4 v0x5b9607bd2a20_0, 0, 32;
    %load/vec4 v0x5b9607bd2a20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd2a20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd2a20_0, 0, 32;
    %load/vec4 v0x5b9607bd2930_0;
    %load/vec4 v0x5b9607bd2a20_0;
    %add;
    %store/vec4 v0x5b9607bd2930_0, 0, 32;
    %load/vec4 v0x5b9607bd2850_0;
    %load/vec4 v0x5b9607bd2930_0;
    %xor;
    %store/vec4 v0x5b9607bd2850_0, 0, 32;
    %load/vec4 v0x5b9607bd2850_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd2850_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd2850_0, 0, 32;
    %load/vec4 v0x5b9607bd2750_0;
    %load/vec4 v0x5b9607bd2850_0;
    %add;
    %store/vec4 v0x5b9607bd2750_0, 0, 32;
    %load/vec4 v0x5b9607bd2a20_0;
    %load/vec4 v0x5b9607bd2750_0;
    %xor;
    %store/vec4 v0x5b9607bd2a20_0, 0, 32;
    %load/vec4 v0x5b9607bd2a20_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd2a20_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd2a20_0, 0, 32;
    %load/vec4 v0x5b9607bd2930_0;
    %load/vec4 v0x5b9607bd2a20_0;
    %add;
    %store/vec4 v0x5b9607bd2930_0, 0, 32;
    %load/vec4 v0x5b9607bd2850_0;
    %load/vec4 v0x5b9607bd2930_0;
    %xor;
    %store/vec4 v0x5b9607bd2850_0, 0, 32;
    %load/vec4 v0x5b9607bd2850_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd2850_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd2850_0, 0, 32;
    %load/vec4 v0x5b9607bd2750_0;
    %store/vec4 v0x5b9607bd2eb0_0, 0, 32;
    %load/vec4 v0x5b9607bd2850_0;
    %store/vec4 v0x5b9607bd2fe0_0, 0, 32;
    %load/vec4 v0x5b9607bd2930_0;
    %store/vec4 v0x5b9607bd30c0_0, 0, 32;
    %load/vec4 v0x5b9607bd2a20_0;
    %store/vec4 v0x5b9607bd31a0_0, 0, 32;
    %end;
    .scope S_0x5b9607bd2200;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5b9607bd33d0;
T_1 ;
    %wait E_0x5b9607b54630;
    %fork t_3, S_0x5b9607bd36f0;
    %jmp t_2;
    .scope S_0x5b9607bd36f0;
t_3 ;
    %load/vec4 v0x5b9607bd3c70_0;
    %store/vec4 v0x5b9607bd38f0_0, 0, 32;
    %load/vec4 v0x5b9607bd3d70_0;
    %store/vec4 v0x5b9607bd39f0_0, 0, 32;
    %load/vec4 v0x5b9607bd3e50_0;
    %store/vec4 v0x5b9607bd3ad0_0, 0, 32;
    %load/vec4 v0x5b9607bd3f40_0;
    %store/vec4 v0x5b9607bd3b90_0, 0, 32;
    %load/vec4 v0x5b9607bd38f0_0;
    %load/vec4 v0x5b9607bd39f0_0;
    %add;
    %store/vec4 v0x5b9607bd38f0_0, 0, 32;
    %load/vec4 v0x5b9607bd3b90_0;
    %load/vec4 v0x5b9607bd38f0_0;
    %xor;
    %store/vec4 v0x5b9607bd3b90_0, 0, 32;
    %load/vec4 v0x5b9607bd3b90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd3b90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd3b90_0, 0, 32;
    %load/vec4 v0x5b9607bd3ad0_0;
    %load/vec4 v0x5b9607bd3b90_0;
    %add;
    %store/vec4 v0x5b9607bd3ad0_0, 0, 32;
    %load/vec4 v0x5b9607bd39f0_0;
    %load/vec4 v0x5b9607bd3ad0_0;
    %xor;
    %store/vec4 v0x5b9607bd39f0_0, 0, 32;
    %load/vec4 v0x5b9607bd39f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd39f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd39f0_0, 0, 32;
    %load/vec4 v0x5b9607bd38f0_0;
    %load/vec4 v0x5b9607bd39f0_0;
    %add;
    %store/vec4 v0x5b9607bd38f0_0, 0, 32;
    %load/vec4 v0x5b9607bd3b90_0;
    %load/vec4 v0x5b9607bd38f0_0;
    %xor;
    %store/vec4 v0x5b9607bd3b90_0, 0, 32;
    %load/vec4 v0x5b9607bd3b90_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd3b90_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd3b90_0, 0, 32;
    %load/vec4 v0x5b9607bd3ad0_0;
    %load/vec4 v0x5b9607bd3b90_0;
    %add;
    %store/vec4 v0x5b9607bd3ad0_0, 0, 32;
    %load/vec4 v0x5b9607bd39f0_0;
    %load/vec4 v0x5b9607bd3ad0_0;
    %xor;
    %store/vec4 v0x5b9607bd39f0_0, 0, 32;
    %load/vec4 v0x5b9607bd39f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd39f0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd39f0_0, 0, 32;
    %load/vec4 v0x5b9607bd38f0_0;
    %store/vec4 v0x5b9607bd4020_0, 0, 32;
    %load/vec4 v0x5b9607bd39f0_0;
    %store/vec4 v0x5b9607bd4150_0, 0, 32;
    %load/vec4 v0x5b9607bd3ad0_0;
    %store/vec4 v0x5b9607bd4230_0, 0, 32;
    %load/vec4 v0x5b9607bd3b90_0;
    %store/vec4 v0x5b9607bd4310_0, 0, 32;
    %end;
    .scope S_0x5b9607bd33d0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5b9607bd4540;
T_2 ;
    %wait E_0x5b9607b1d7a0;
    %fork t_5, S_0x5b9607bd48b0;
    %jmp t_4;
    .scope S_0x5b9607bd48b0;
t_5 ;
    %load/vec4 v0x5b9607bd4e30_0;
    %store/vec4 v0x5b9607bd4ab0_0, 0, 32;
    %load/vec4 v0x5b9607bd4f30_0;
    %store/vec4 v0x5b9607bd4bb0_0, 0, 32;
    %load/vec4 v0x5b9607bd5010_0;
    %store/vec4 v0x5b9607bd4c90_0, 0, 32;
    %load/vec4 v0x5b9607bd50d0_0;
    %store/vec4 v0x5b9607bd4d50_0, 0, 32;
    %load/vec4 v0x5b9607bd4ab0_0;
    %load/vec4 v0x5b9607bd4bb0_0;
    %add;
    %store/vec4 v0x5b9607bd4ab0_0, 0, 32;
    %load/vec4 v0x5b9607bd4d50_0;
    %load/vec4 v0x5b9607bd4ab0_0;
    %xor;
    %store/vec4 v0x5b9607bd4d50_0, 0, 32;
    %load/vec4 v0x5b9607bd4d50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd4d50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd4d50_0, 0, 32;
    %load/vec4 v0x5b9607bd4c90_0;
    %load/vec4 v0x5b9607bd4d50_0;
    %add;
    %store/vec4 v0x5b9607bd4c90_0, 0, 32;
    %load/vec4 v0x5b9607bd4bb0_0;
    %load/vec4 v0x5b9607bd4c90_0;
    %xor;
    %store/vec4 v0x5b9607bd4bb0_0, 0, 32;
    %load/vec4 v0x5b9607bd4bb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd4bb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd4bb0_0, 0, 32;
    %load/vec4 v0x5b9607bd4ab0_0;
    %load/vec4 v0x5b9607bd4bb0_0;
    %add;
    %store/vec4 v0x5b9607bd4ab0_0, 0, 32;
    %load/vec4 v0x5b9607bd4d50_0;
    %load/vec4 v0x5b9607bd4ab0_0;
    %xor;
    %store/vec4 v0x5b9607bd4d50_0, 0, 32;
    %load/vec4 v0x5b9607bd4d50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd4d50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd4d50_0, 0, 32;
    %load/vec4 v0x5b9607bd4c90_0;
    %load/vec4 v0x5b9607bd4d50_0;
    %add;
    %store/vec4 v0x5b9607bd4c90_0, 0, 32;
    %load/vec4 v0x5b9607bd4bb0_0;
    %load/vec4 v0x5b9607bd4c90_0;
    %xor;
    %store/vec4 v0x5b9607bd4bb0_0, 0, 32;
    %load/vec4 v0x5b9607bd4bb0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd4bb0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd4bb0_0, 0, 32;
    %load/vec4 v0x5b9607bd4ab0_0;
    %store/vec4 v0x5b9607bd51b0_0, 0, 32;
    %load/vec4 v0x5b9607bd4bb0_0;
    %store/vec4 v0x5b9607bd52e0_0, 0, 32;
    %load/vec4 v0x5b9607bd4c90_0;
    %store/vec4 v0x5b9607bd53c0_0, 0, 32;
    %load/vec4 v0x5b9607bd4d50_0;
    %store/vec4 v0x5b9607bd54a0_0, 0, 32;
    %end;
    .scope S_0x5b9607bd4540;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b9607bd56d0;
T_3 ;
    %wait E_0x5b9607bb5960;
    %fork t_7, S_0x5b9607bd59f0;
    %jmp t_6;
    .scope S_0x5b9607bd59f0;
t_7 ;
    %load/vec4 v0x5b9607bd5f70_0;
    %store/vec4 v0x5b9607bd5bf0_0, 0, 32;
    %load/vec4 v0x5b9607bd6070_0;
    %store/vec4 v0x5b9607bd5cf0_0, 0, 32;
    %load/vec4 v0x5b9607bd6150_0;
    %store/vec4 v0x5b9607bd5dd0_0, 0, 32;
    %load/vec4 v0x5b9607bd6240_0;
    %store/vec4 v0x5b9607bd5e90_0, 0, 32;
    %load/vec4 v0x5b9607bd5bf0_0;
    %load/vec4 v0x5b9607bd5cf0_0;
    %add;
    %store/vec4 v0x5b9607bd5bf0_0, 0, 32;
    %load/vec4 v0x5b9607bd5e90_0;
    %load/vec4 v0x5b9607bd5bf0_0;
    %xor;
    %store/vec4 v0x5b9607bd5e90_0, 0, 32;
    %load/vec4 v0x5b9607bd5e90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd5e90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd5e90_0, 0, 32;
    %load/vec4 v0x5b9607bd5dd0_0;
    %load/vec4 v0x5b9607bd5e90_0;
    %add;
    %store/vec4 v0x5b9607bd5dd0_0, 0, 32;
    %load/vec4 v0x5b9607bd5cf0_0;
    %load/vec4 v0x5b9607bd5dd0_0;
    %xor;
    %store/vec4 v0x5b9607bd5cf0_0, 0, 32;
    %load/vec4 v0x5b9607bd5cf0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd5cf0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd5cf0_0, 0, 32;
    %load/vec4 v0x5b9607bd5bf0_0;
    %load/vec4 v0x5b9607bd5cf0_0;
    %add;
    %store/vec4 v0x5b9607bd5bf0_0, 0, 32;
    %load/vec4 v0x5b9607bd5e90_0;
    %load/vec4 v0x5b9607bd5bf0_0;
    %xor;
    %store/vec4 v0x5b9607bd5e90_0, 0, 32;
    %load/vec4 v0x5b9607bd5e90_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd5e90_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd5e90_0, 0, 32;
    %load/vec4 v0x5b9607bd5dd0_0;
    %load/vec4 v0x5b9607bd5e90_0;
    %add;
    %store/vec4 v0x5b9607bd5dd0_0, 0, 32;
    %load/vec4 v0x5b9607bd5cf0_0;
    %load/vec4 v0x5b9607bd5dd0_0;
    %xor;
    %store/vec4 v0x5b9607bd5cf0_0, 0, 32;
    %load/vec4 v0x5b9607bd5cf0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd5cf0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd5cf0_0, 0, 32;
    %load/vec4 v0x5b9607bd5bf0_0;
    %store/vec4 v0x5b9607bd6320_0, 0, 32;
    %load/vec4 v0x5b9607bd5cf0_0;
    %store/vec4 v0x5b9607bd6450_0, 0, 32;
    %load/vec4 v0x5b9607bd5dd0_0;
    %store/vec4 v0x5b9607bd6530_0, 0, 32;
    %load/vec4 v0x5b9607bd5e90_0;
    %store/vec4 v0x5b9607bd6610_0, 0, 32;
    %end;
    .scope S_0x5b9607bd56d0;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b9607bd6840;
T_4 ;
    %wait E_0x5b9607bb5e30;
    %fork t_9, S_0x5b9607bd6b60;
    %jmp t_8;
    .scope S_0x5b9607bd6b60;
t_9 ;
    %load/vec4 v0x5b9607bd70e0_0;
    %store/vec4 v0x5b9607bd6d60_0, 0, 32;
    %load/vec4 v0x5b9607bd71f0_0;
    %store/vec4 v0x5b9607bd6e60_0, 0, 32;
    %load/vec4 v0x5b9607bd72c0_0;
    %store/vec4 v0x5b9607bd6f40_0, 0, 32;
    %load/vec4 v0x5b9607bd73c0_0;
    %store/vec4 v0x5b9607bd7000_0, 0, 32;
    %load/vec4 v0x5b9607bd6d60_0;
    %load/vec4 v0x5b9607bd6e60_0;
    %add;
    %store/vec4 v0x5b9607bd6d60_0, 0, 32;
    %load/vec4 v0x5b9607bd7000_0;
    %load/vec4 v0x5b9607bd6d60_0;
    %xor;
    %store/vec4 v0x5b9607bd7000_0, 0, 32;
    %load/vec4 v0x5b9607bd7000_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd7000_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd7000_0, 0, 32;
    %load/vec4 v0x5b9607bd6f40_0;
    %load/vec4 v0x5b9607bd7000_0;
    %add;
    %store/vec4 v0x5b9607bd6f40_0, 0, 32;
    %load/vec4 v0x5b9607bd6e60_0;
    %load/vec4 v0x5b9607bd6f40_0;
    %xor;
    %store/vec4 v0x5b9607bd6e60_0, 0, 32;
    %load/vec4 v0x5b9607bd6e60_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd6e60_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd6e60_0, 0, 32;
    %load/vec4 v0x5b9607bd6d60_0;
    %load/vec4 v0x5b9607bd6e60_0;
    %add;
    %store/vec4 v0x5b9607bd6d60_0, 0, 32;
    %load/vec4 v0x5b9607bd7000_0;
    %load/vec4 v0x5b9607bd6d60_0;
    %xor;
    %store/vec4 v0x5b9607bd7000_0, 0, 32;
    %load/vec4 v0x5b9607bd7000_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd7000_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd7000_0, 0, 32;
    %load/vec4 v0x5b9607bd6f40_0;
    %load/vec4 v0x5b9607bd7000_0;
    %add;
    %store/vec4 v0x5b9607bd6f40_0, 0, 32;
    %load/vec4 v0x5b9607bd6e60_0;
    %load/vec4 v0x5b9607bd6f40_0;
    %xor;
    %store/vec4 v0x5b9607bd6e60_0, 0, 32;
    %load/vec4 v0x5b9607bd6e60_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd6e60_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd6e60_0, 0, 32;
    %load/vec4 v0x5b9607bd6d60_0;
    %store/vec4 v0x5b9607bd7490_0, 0, 32;
    %load/vec4 v0x5b9607bd6e60_0;
    %store/vec4 v0x5b9607bd7580_0, 0, 32;
    %load/vec4 v0x5b9607bd6f40_0;
    %store/vec4 v0x5b9607bd7660_0, 0, 32;
    %load/vec4 v0x5b9607bd7000_0;
    %store/vec4 v0x5b9607bd7740_0, 0, 32;
    %end;
    .scope S_0x5b9607bd6840;
t_8 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b9607bd7970;
T_5 ;
    %wait E_0x5b9607bd7c20;
    %fork t_11, S_0x5b9607bd7cd0;
    %jmp t_10;
    .scope S_0x5b9607bd7cd0;
t_11 ;
    %load/vec4 v0x5b9607bd8250_0;
    %store/vec4 v0x5b9607bd7ed0_0, 0, 32;
    %load/vec4 v0x5b9607bd8360_0;
    %store/vec4 v0x5b9607bd7fd0_0, 0, 32;
    %load/vec4 v0x5b9607bd8430_0;
    %store/vec4 v0x5b9607bd80b0_0, 0, 32;
    %load/vec4 v0x5b9607bd8530_0;
    %store/vec4 v0x5b9607bd8170_0, 0, 32;
    %load/vec4 v0x5b9607bd7ed0_0;
    %load/vec4 v0x5b9607bd7fd0_0;
    %add;
    %store/vec4 v0x5b9607bd7ed0_0, 0, 32;
    %load/vec4 v0x5b9607bd8170_0;
    %load/vec4 v0x5b9607bd7ed0_0;
    %xor;
    %store/vec4 v0x5b9607bd8170_0, 0, 32;
    %load/vec4 v0x5b9607bd8170_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd8170_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd8170_0, 0, 32;
    %load/vec4 v0x5b9607bd80b0_0;
    %load/vec4 v0x5b9607bd8170_0;
    %add;
    %store/vec4 v0x5b9607bd80b0_0, 0, 32;
    %load/vec4 v0x5b9607bd7fd0_0;
    %load/vec4 v0x5b9607bd80b0_0;
    %xor;
    %store/vec4 v0x5b9607bd7fd0_0, 0, 32;
    %load/vec4 v0x5b9607bd7fd0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd7fd0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd7fd0_0, 0, 32;
    %load/vec4 v0x5b9607bd7ed0_0;
    %load/vec4 v0x5b9607bd7fd0_0;
    %add;
    %store/vec4 v0x5b9607bd7ed0_0, 0, 32;
    %load/vec4 v0x5b9607bd8170_0;
    %load/vec4 v0x5b9607bd7ed0_0;
    %xor;
    %store/vec4 v0x5b9607bd8170_0, 0, 32;
    %load/vec4 v0x5b9607bd8170_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd8170_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd8170_0, 0, 32;
    %load/vec4 v0x5b9607bd80b0_0;
    %load/vec4 v0x5b9607bd8170_0;
    %add;
    %store/vec4 v0x5b9607bd80b0_0, 0, 32;
    %load/vec4 v0x5b9607bd7fd0_0;
    %load/vec4 v0x5b9607bd80b0_0;
    %xor;
    %store/vec4 v0x5b9607bd7fd0_0, 0, 32;
    %load/vec4 v0x5b9607bd7fd0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd7fd0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd7fd0_0, 0, 32;
    %load/vec4 v0x5b9607bd7ed0_0;
    %store/vec4 v0x5b9607bd8600_0, 0, 32;
    %load/vec4 v0x5b9607bd7fd0_0;
    %store/vec4 v0x5b9607bd86f0_0, 0, 32;
    %load/vec4 v0x5b9607bd80b0_0;
    %store/vec4 v0x5b9607bd87d0_0, 0, 32;
    %load/vec4 v0x5b9607bd8170_0;
    %store/vec4 v0x5b9607bd88b0_0, 0, 32;
    %end;
    .scope S_0x5b9607bd7970;
t_10 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5b9607bd8ae0;
T_6 ;
    %wait E_0x5b9607bd8d40;
    %fork t_13, S_0x5b9607bd8df0;
    %jmp t_12;
    .scope S_0x5b9607bd8df0;
t_13 ;
    %load/vec4 v0x5b9607bd9370_0;
    %store/vec4 v0x5b9607bd8ff0_0, 0, 32;
    %load/vec4 v0x5b9607bd9480_0;
    %store/vec4 v0x5b9607bd90f0_0, 0, 32;
    %load/vec4 v0x5b9607bd9550_0;
    %store/vec4 v0x5b9607bd91d0_0, 0, 32;
    %load/vec4 v0x5b9607bd9650_0;
    %store/vec4 v0x5b9607bd9290_0, 0, 32;
    %load/vec4 v0x5b9607bd8ff0_0;
    %load/vec4 v0x5b9607bd90f0_0;
    %add;
    %store/vec4 v0x5b9607bd8ff0_0, 0, 32;
    %load/vec4 v0x5b9607bd9290_0;
    %load/vec4 v0x5b9607bd8ff0_0;
    %xor;
    %store/vec4 v0x5b9607bd9290_0, 0, 32;
    %load/vec4 v0x5b9607bd9290_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd9290_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd9290_0, 0, 32;
    %load/vec4 v0x5b9607bd91d0_0;
    %load/vec4 v0x5b9607bd9290_0;
    %add;
    %store/vec4 v0x5b9607bd91d0_0, 0, 32;
    %load/vec4 v0x5b9607bd90f0_0;
    %load/vec4 v0x5b9607bd91d0_0;
    %xor;
    %store/vec4 v0x5b9607bd90f0_0, 0, 32;
    %load/vec4 v0x5b9607bd90f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd90f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd90f0_0, 0, 32;
    %load/vec4 v0x5b9607bd8ff0_0;
    %load/vec4 v0x5b9607bd90f0_0;
    %add;
    %store/vec4 v0x5b9607bd8ff0_0, 0, 32;
    %load/vec4 v0x5b9607bd9290_0;
    %load/vec4 v0x5b9607bd8ff0_0;
    %xor;
    %store/vec4 v0x5b9607bd9290_0, 0, 32;
    %load/vec4 v0x5b9607bd9290_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd9290_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd9290_0, 0, 32;
    %load/vec4 v0x5b9607bd91d0_0;
    %load/vec4 v0x5b9607bd9290_0;
    %add;
    %store/vec4 v0x5b9607bd91d0_0, 0, 32;
    %load/vec4 v0x5b9607bd90f0_0;
    %load/vec4 v0x5b9607bd91d0_0;
    %xor;
    %store/vec4 v0x5b9607bd90f0_0, 0, 32;
    %load/vec4 v0x5b9607bd90f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bd90f0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bd90f0_0, 0, 32;
    %load/vec4 v0x5b9607bd8ff0_0;
    %store/vec4 v0x5b9607bd9720_0, 0, 32;
    %load/vec4 v0x5b9607bd90f0_0;
    %store/vec4 v0x5b9607bd9810_0, 0, 32;
    %load/vec4 v0x5b9607bd91d0_0;
    %store/vec4 v0x5b9607bd98f0_0, 0, 32;
    %load/vec4 v0x5b9607bd9290_0;
    %store/vec4 v0x5b9607bd99d0_0, 0, 32;
    %end;
    .scope S_0x5b9607bd8ae0;
t_12 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5b9607bd9c00;
T_7 ;
    %wait E_0x5b9607bd9eb0;
    %fork t_15, S_0x5b9607bd9f60;
    %jmp t_14;
    .scope S_0x5b9607bd9f60;
t_15 ;
    %load/vec4 v0x5b9607bda4e0_0;
    %store/vec4 v0x5b9607bda160_0, 0, 32;
    %load/vec4 v0x5b9607bda5f0_0;
    %store/vec4 v0x5b9607bda260_0, 0, 32;
    %load/vec4 v0x5b9607bda6c0_0;
    %store/vec4 v0x5b9607bda340_0, 0, 32;
    %load/vec4 v0x5b9607bda7c0_0;
    %store/vec4 v0x5b9607bda400_0, 0, 32;
    %load/vec4 v0x5b9607bda160_0;
    %load/vec4 v0x5b9607bda260_0;
    %add;
    %store/vec4 v0x5b9607bda160_0, 0, 32;
    %load/vec4 v0x5b9607bda400_0;
    %load/vec4 v0x5b9607bda160_0;
    %xor;
    %store/vec4 v0x5b9607bda400_0, 0, 32;
    %load/vec4 v0x5b9607bda400_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bda400_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bda400_0, 0, 32;
    %load/vec4 v0x5b9607bda340_0;
    %load/vec4 v0x5b9607bda400_0;
    %add;
    %store/vec4 v0x5b9607bda340_0, 0, 32;
    %load/vec4 v0x5b9607bda260_0;
    %load/vec4 v0x5b9607bda340_0;
    %xor;
    %store/vec4 v0x5b9607bda260_0, 0, 32;
    %load/vec4 v0x5b9607bda260_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bda260_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bda260_0, 0, 32;
    %load/vec4 v0x5b9607bda160_0;
    %load/vec4 v0x5b9607bda260_0;
    %add;
    %store/vec4 v0x5b9607bda160_0, 0, 32;
    %load/vec4 v0x5b9607bda400_0;
    %load/vec4 v0x5b9607bda160_0;
    %xor;
    %store/vec4 v0x5b9607bda400_0, 0, 32;
    %load/vec4 v0x5b9607bda400_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bda400_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bda400_0, 0, 32;
    %load/vec4 v0x5b9607bda340_0;
    %load/vec4 v0x5b9607bda400_0;
    %add;
    %store/vec4 v0x5b9607bda340_0, 0, 32;
    %load/vec4 v0x5b9607bda260_0;
    %load/vec4 v0x5b9607bda340_0;
    %xor;
    %store/vec4 v0x5b9607bda260_0, 0, 32;
    %load/vec4 v0x5b9607bda260_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5b9607bda260_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5b9607bda260_0, 0, 32;
    %load/vec4 v0x5b9607bda160_0;
    %store/vec4 v0x5b9607bda890_0, 0, 32;
    %load/vec4 v0x5b9607bda260_0;
    %store/vec4 v0x5b9607bda980_0, 0, 32;
    %load/vec4 v0x5b9607bda340_0;
    %store/vec4 v0x5b9607bdaa60_0, 0, 32;
    %load/vec4 v0x5b9607bda400_0;
    %store/vec4 v0x5b9607bdab40_0, 0, 32;
    %end;
    .scope S_0x5b9607bd9c00;
t_14 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b9607af96c0;
T_8 ;
    %wait E_0x5b9607b514a0;
    %load/vec4 v0x5b9607bdd4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b9607bdcfd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9607bdd410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdcf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdad70_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x5b9607bdae50_0, 0;
    %fork t_17, S_0x5b9607b84030;
    %jmp t_16;
    .scope S_0x5b9607b84030;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9607bb6220_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5b9607bb6220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b9607bb6220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b9607bb6220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd270, 0, 4;
    %load/vec4 v0x5b9607bb6220_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5b9607bb6220_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x5b9607af96c0;
t_16 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5b9607bdcfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b9607bdcfd0_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdcf30_0, 0;
    %load/vec4 v0x5b9607bdd5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bdad70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5b9607bdcfd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9607bdd410_0, 0;
    %pushi/vec4 1634760805, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %pushi/vec4 857760878, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %pushi/vec4 2036477234, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %pushi/vec4 1797285236, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd0b0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc220_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd190_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd190_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd190_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdad70_0, 0;
T_8.12 ;
    %jmp T_8.10;
T_8.5 ;
    %fork t_19, S_0x5b9607bd1fc0;
    %jmp t_18;
    .scope S_0x5b9607bd1fc0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b9607bb62c0_0, 0, 32;
T_8.13 ;
    %load/vec4 v0x5b9607bb62c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.14, 5;
    %ix/getv/s 4, v0x5b9607bb62c0_0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/getv/s 3, v0x5b9607bb62c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd270, 0, 4;
    %load/vec4 v0x5b9607bb62c0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5b9607bb62c0_0, 0, 32;
    %jmp T_8.13;
T_8.14 ;
    %end;
    .scope S_0x5b9607af96c0;
t_18 %join;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5b9607bdcfd0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5b9607bdd410_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0x5b9607bdc300_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc3c0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc820_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc8c0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc960_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdca00_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdcaa0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdcd50_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdcdf0_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdce90_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc460_0;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc500_0;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc5a0_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc640_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc6e0_0;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdc780_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b9607bdd670, 0, 4;
    %load/vec4 v0x5b9607bdd410_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5b9607bdd410_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5b9607bdcfd0_0, 0;
T_8.16 ;
    %jmp T_8.10;
T_8.7 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 480, 10;
    %xor;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 448, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 416, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 384, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 352, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 320, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 288, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 256, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 224, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 192, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 160, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 96, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 64, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 32, 7;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd670, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b9607bdd270, 4;
    %add;
    %load/vec4 v0x5b9607bdd330_0;
    %parti/s 32, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5b9607bdae50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5b9607bdcfd0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bdcf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdad70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b9607bdcfd0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b9607b848a0;
T_9 ;
    %wait E_0x5b9607b514a0;
    %load/vec4 v0x5b9607bdfe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bde430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bde6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b9607bdfd20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9607bde5d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9607bdecf0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5b9607bdf770_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5b9607bdf860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b9607bdec20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5b9607be0110_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5b9607be01f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b9607be0030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdeb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607be0470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b9607bdf240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b9607bdfa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdf300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdfb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b9607bdfc40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdeb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bde6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607be0470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdf300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdfb80_0, 0;
    %load/vec4 v0x5b9607bdf070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
    %jmp T_9.10;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bdefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bde430_0, 0;
    %load/vec4 v0x5b9607bdfed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bde430_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b9607bde350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9607bdecf0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5b9607be0110_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5b9607be01f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b9607be0030_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5b9607bdf770_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5b9607bdf860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b9607bdec20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b9607bdf240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b9607bdfa00_0, 0;
T_9.11 ;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x5b9607bdee30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %load/vec4 v0x5b9607bde350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.18;
T_9.15 ;
    %load/vec4 v0x5b9607bdecf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %jmp T_9.27;
T_9.19 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.20 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.21 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.22 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.23 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 128, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.24 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 160, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.25 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 192, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.26 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 224, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be0110_0, 4, 5;
    %jmp T_9.27;
T_9.27 ;
    %pop/vec4 1;
    %load/vec4 v0x5b9607bdecf0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_9.28, 5;
    %load/vec4 v0x5b9607bdecf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5b9607bdecf0_0, 0;
    %jmp T_9.29;
T_9.28 ;
    %load/vec4 v0x5b9607be0110_0;
    %assign/vec4 v0x5b9607bdf770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9607bdecf0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5b9607bde350_0, 0;
T_9.29 ;
    %jmp T_9.18;
T_9.16 ;
    %load/vec4 v0x5b9607bdecf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %jmp T_9.33;
T_9.30 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be01f0_0, 4, 5;
    %jmp T_9.33;
T_9.31 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be01f0_0, 4, 5;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b9607be01f0_0, 4, 5;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
    %load/vec4 v0x5b9607bdecf0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_9.34, 5;
    %load/vec4 v0x5b9607bdecf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5b9607bdecf0_0, 0;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x5b9607be01f0_0;
    %assign/vec4 v0x5b9607bdf860_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5b9607bdecf0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5b9607bde350_0, 0;
T_9.35 ;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v0x5b9607bdeed0_0;
    %assign/vec4 v0x5b9607be0030_0, 0;
    %load/vec4 v0x5b9607bdeed0_0;
    %assign/vec4 v0x5b9607bdec20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
    %jmp T_9.18;
T_9.18 ;
    %pop/vec4 1;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x5b9607bded90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bde6b0_0, 0;
    %load/vec4 v0x5b9607bde350_0;
    %assign/vec4 v0x5b9607bdfd20_0, 0;
    %load/vec4 v0x5b9607bdecf0_0;
    %assign/vec4 v0x5b9607bde5d0_0, 0;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607be0470_0, 0;
T_9.37 ;
T_9.14 ;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bdf300_0, 0;
    %load/vec4 v0x5b9607bdf3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %load/vec4 v0x5b9607bdf690_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5b9607bdf240_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5b9607bdf150_0, 4, 5;
    %load/vec4 v0x5b9607bdf240_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_9.40, 5;
    %load/vec4 v0x5b9607bdf240_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b9607bdf240_0, 0;
    %jmp T_9.41;
T_9.40 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b9607bdf240_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
T_9.41 ;
T_9.38 ;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bdeb50_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x5b9607bdea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
T_9.42 ;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x5b9607bdfa00_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_9.44, 5;
    %load/vec4 v0x5b9607bdf930_0;
    %load/vec4 v0x5b9607bdfa00_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x5b9607bdfc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bdfb80_0, 0;
    %load/vec4 v0x5b9607bdfac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.46, 8;
    %load/vec4 v0x5b9607bdfa00_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %jmp/0xz  T_9.48, 5;
    %load/vec4 v0x5b9607bdfa00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5b9607bdfa00_0, 0;
    %jmp T_9.49;
T_9.48 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5b9607bdfa00_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
T_9.49 ;
T_9.46 ;
T_9.44 ;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b9607bdefb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b9607bde430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b9607bdf070_0, 0;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "main/rtl/asic_top.v";
    "main/rtl/ChaCha20_core.v";
    "main/rtl/QR.v";
