#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000100d390 .scope module, "and_tb" "and_tb" 2 2;
 .timescale 0 0;
v00000000027f4960_0 .var "t_a", 0 0;
v00000000027f4a00_0 .var "t_b", 0 0;
v00000000027f4aa0_0 .net "t_y", 0 0, L_00000000027f4b40;  1 drivers
S_000000000100d720 .scope module, "andtb" "andgate" 2 6, 3 2 0, S_000000000100d390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "y"
L_00000000027f4b40 .functor AND 1, v00000000027f4960_0, v00000000027f4a00_0, C4<1>, C4<1>;
v000000000100d8a0_0 .net "a", 0 0, v00000000027f4960_0;  1 drivers
v00000000027f4820_0 .net "b", 0 0, v00000000027f4a00_0;  1 drivers
v00000000027f48c0_0 .net "y", 0 0, L_00000000027f4b40;  alias, 1 drivers
    .scope S_000000000100d390;
T_0 ;
    %vpi_call 2 9 "$display", " | a | b | y | " {0 0 0};
    %vpi_call 2 10 "$monitor", " | %b | %b | %b | ", v00000000027f4960_0, v00000000027f4a00_0, v00000000027f4aa0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f4960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f4960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f4a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f4960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027f4a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f4960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027f4a00_0, 0, 1;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "L2_q3.v";
    "L2_and_mod.v";
