ID,PIN,Signal,Signal.1,Probe,INICIAL,TYPE,PORCENT,TEST
0V1REF:,    Pin:1, Signal:SENSE_HV_NEG_REF, Orig_Signal:SENSE_HV_NEG_REF, Probed,0,0,100.0,Pass
1V5REF:,    Pin:1, Signal:SENSE_MIDV_REF, Orig_Signal:SENSE_MIDV_REF, Probed,1,0,100.0,Pass
24VOUT:,    Pin:1, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,2,0,100.0,Pass
2V9REF:,    Pin:1, Signal:SENSE_HV_POS_REF, Orig_Signal:SENSE_HV_POS_REF, Probed,2,0,100.0,Pass
BUS_MID:,    Pin:1, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,B,0,100.0,Pass
C10:,    Pin:2, Signal:NetC10_2, Orig_Signal:NetC10_2, NotProbed,C,Capacitor,,Fail
C10:,    Pin:1, Signal:NetC10_1, Orig_Signal:NetC10_1, NotProbed,C,Capacitor,,Fail
C111:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C111:,    Pin:1, Signal:NetC111_1, Orig_Signal:NetC111_1, NotProbed,C,Capacitor,,Fail
C11:,    Pin:2, Signal:NetC11_2, Orig_Signal:NetC11_2, NotProbed,C,Capacitor,,Fail
C11:,    Pin:1, Signal:NetC11_1, Orig_Signal:NetC11_1, NotProbed,C,Capacitor,,Fail
C122:,    Pin:1, Signal:NetC122_1, Orig_Signal:NetC122_1, NotProbed,C,Capacitor,,Fail
C122:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C12:,    Pin:2, Signal:NetC12_2, Orig_Signal:NetC12_2, NotProbed,C,Capacitor,,Fail
C12:,    Pin:1, Signal:NetC12_1, Orig_Signal:NetC12_1, NotProbed,C,Capacitor,,Fail
C13:,    Pin:1, Signal:NetC13_1, Orig_Signal:NetC13_1, NotProbed,C,Capacitor,,Fail
C13:,    Pin:2, Signal:NetC13_2, Orig_Signal:NetC13_2, NotProbed,C,Capacitor,,Fail
C14:,    Pin:2, Signal:NetC14_2, Orig_Signal:NetC14_2, NotProbed,C,Capacitor,,Fail
C14:,    Pin:1, Signal:NetC14_1, Orig_Signal:NetC14_1, NotProbed,C,Capacitor,,Fail
C15:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,C,Capacitor,,Fail
C15:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C16:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C16:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,C,Capacitor,,Fail
C17:,    Pin:2, Signal:2V9, Orig_Signal:2V9, NotProbed,C,Capacitor,,Fail
C17:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,C,Capacitor,,Fail
C18:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C18:,    Pin:1, Signal:1V5, Orig_Signal:1V5, NotProbed,C,Capacitor,,Fail
C19:,    Pin:1, Signal:0V1, Orig_Signal:0V1, NotProbed,C,Capacitor,,Fail
C19:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C1:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,C,Capacitor,,Fail
C1:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,C,Capacitor,50.0,Pass
C20:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,C,Capacitor,,Fail
C20:,    Pin:2, Signal:2V9, Orig_Signal:2V9, NotProbed,C,Capacitor,,Fail
C21:,    Pin:1, Signal:1V5, Orig_Signal:1V5, NotProbed,C,Capacitor,,Fail
C21:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C22:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C22:,    Pin:1, Signal:0V1, Orig_Signal:0V1, NotProbed,C,Capacitor,,Fail
C23:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,C,Capacitor,,Fail
C23:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,C,Capacitor,50.0,Pass
C24:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C24:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,C,Capacitor,,Fail
C25:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,C,Capacitor,50.0,Pass
C25:,    Pin:1, Signal:NetC25_1, Orig_Signal:NetC25_1, NotProbed,C,Capacitor,,Fail
C2611:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,C,Capacitor,,Fail
C2611:,    Pin:2, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C2622:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,C,Capacitor,,Fail
C2622:,    Pin:2, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C2711:,    Pin:1, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C2711:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C2722:,    Pin:1, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C2722:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C2811:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C2811:,    Pin:2, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C2822:,    Pin:2, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C2822:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C2911:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,C,Capacitor,,Fail
C2911:,    Pin:1, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C2922:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,C,Capacitor,,Fail
C2922:,    Pin:1, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C2:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,C,Capacitor,50.0,Pass
C2:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,C,Capacitor,,Fail
C3011:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C3011:,    Pin:1, Signal:NetC3011_1, Orig_Signal:NetC3011_1, NotProbed,C,Capacitor,,Fail
C3022:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C3022:,    Pin:1, Signal:NetC3022_1, Orig_Signal:NetC3022_1, NotProbed,C,Capacitor,,Fail
C3111:,    Pin:1, Signal:VDD_AUX11, Orig_Signal:VDD-AUX11, NotProbed,C,Capacitor,,Fail
C3111:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C3122:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C3122:,    Pin:1, Signal:VDD_AUX22, Orig_Signal:VDD-AUX22, NotProbed,C,Capacitor,,Fail
C3211:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C3211:,    Pin:1, Signal:NetC3211_1, Orig_Signal:NetC3211_1, NotProbed,C,Capacitor,,Fail
C3222:,    Pin:1, Signal:NetC3222_1, Orig_Signal:NetC3222_1, NotProbed,C,Capacitor,,Fail
C3222:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C3311:,    Pin:1, Signal:VDD_AUX11, Orig_Signal:VDD-AUX11, NotProbed,C,Capacitor,,Fail
C3311:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C3322:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C3322:,    Pin:1, Signal:VDD_AUX22, Orig_Signal:VDD-AUX22, NotProbed,C,Capacitor,,Fail
C3411:,    Pin:1, Signal:VDD_AUX11, Orig_Signal:VDD-AUX11, NotProbed,C,Capacitor,,Fail
C3411:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C3422:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C3422:,    Pin:1, Signal:VDD_AUX22, Orig_Signal:VDD-AUX22, NotProbed,C,Capacitor,,Fail
C3511:,    Pin:2, Signal:NetC3511_2, Orig_Signal:NetC3511_2, NotProbed,C,Capacitor,50.0,Pass
C3511:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C3522:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C3522:,    Pin:2, Signal:NetC3522_2, Orig_Signal:NetC3522_2, NotProbed,C,Capacitor,50.0,Pass
C3611:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,C,Capacitor,,Fail
C3611:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,100.0,Pass
C3622:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,C,Capacitor,,Fail
C3622:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,100.0,Pass
C3711:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C3711:,    Pin:1, Signal:NetC3711_1, Orig_Signal:NetC3711_1, NotProbed,C,Capacitor,,Fail
C3722:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C3722:,    Pin:1, Signal:NetC3722_1, Orig_Signal:NetC3722_1, NotProbed,C,Capacitor,,Fail
C3811:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C3811:,    Pin:1, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,C,Capacitor,,Fail
C3822:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C3822:,    Pin:1, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,C,Capacitor,,Fail
C3911:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C3911:,    Pin:1, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,C,Capacitor,,Fail
C3922:,    Pin:1, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,C,Capacitor,,Fail
C3922:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C3:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,C,Capacitor,50.0,Pass
C3:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,C,Capacitor,,Fail
C4211:,    Pin:2, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C4211:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,C,Capacitor,,Fail
C4222:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,C,Capacitor,,Fail
C4222:,    Pin:2, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C4311:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C4311:,    Pin:1, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C4322:,    Pin:1, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C4322:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C4411:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C4411:,    Pin:2, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C4422:,    Pin:2, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C4422:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C4511:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,C,Capacitor,,Fail
C4511:,    Pin:1, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C4522:,    Pin:1, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C4522:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,C,Capacitor,,Fail
C4611:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,C,Capacitor,,Fail
C4611:,    Pin:2, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C4622:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,C,Capacitor,,Fail
C4622:,    Pin:2, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C4711:,    Pin:1, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C4711:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C4722:,    Pin:1, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C4722:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C4811:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C4811:,    Pin:2, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C4822:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C4822:,    Pin:2, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C4911:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,C,Capacitor,,Fail
C4911:,    Pin:1, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C4922:,    Pin:1, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C4922:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,C,Capacitor,,Fail
C4:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,100.0,Pass
C4:,    Pin:1, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,C,Capacitor,,Fail
C5011:,    Pin:2, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C5011:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,C,Capacitor,,Fail
C5022:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,C,Capacitor,,Fail
C5022:,    Pin:2, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C5111:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C5111:,    Pin:1, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,C,Capacitor,,Fail
C5122:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C5122:,    Pin:1, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,C,Capacitor,,Fail
C5211:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,C,Capacitor,,Fail
C5211:,    Pin:2, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C5222:,    Pin:2, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C5222:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,C,Capacitor,,Fail
C5311:,    Pin:1, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,C,Capacitor,,Fail
C5311:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,C,Capacitor,,Fail
C5322:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,C,Capacitor,,Fail
C5322:,    Pin:1, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,C,Capacitor,,Fail
C54:,    Pin:1, Signal:NetC54_1, Orig_Signal:NetC54_1, NotProbed,C,Capacitor,,Fail
C54:,    Pin:2, Signal:NetC54_2, Orig_Signal:NetC54_2, NotProbed,C,Capacitor,,Fail
C55:,    Pin:2, Signal:HV_POS_UNFILTERED, Orig_Signal:HV_POS_UNFILTERED, NotProbed,C,Capacitor,,Fail
C55:,    Pin:1, Signal:HV_NEG_UNFILTERED, Orig_Signal:HV_NEG_UNFILTERED, NotProbed,C,Capacitor,,Fail
C57:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,C,Capacitor,,Fail
C57:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,C,Capacitor,50.0,Pass
C58:,    Pin:2, Signal:HV_POS11, Orig_Signal:HV-POS11, NotProbed,C,Capacitor,,Fail
C58:,    Pin:1, Signal:HV_NEG11, Orig_Signal:HV-NEG11, NotProbed,C,Capacitor,,Fail
C59:,    Pin:2, Signal:HV_POS11, Orig_Signal:HV-POS11, NotProbed,C,Capacitor,,Fail
C59:,    Pin:1, Signal:HV_NEG11, Orig_Signal:HV-NEG11, NotProbed,C,Capacitor,,Fail
C5:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,C,Capacitor,50.0,Pass
C5:,    Pin:1, Signal:12V0, Orig_Signal:12V0, NotProbed,C,Capacitor,,Fail
C6011:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6011:,    Pin:2, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,50.0,Pass
C6022:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6022:,    Pin:2, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,50.0,Pass
C6111:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6111:,    Pin:1, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,,Fail
C6122:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6122:,    Pin:1, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,,Fail
C6211:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6211:,    Pin:2, Signal:NetC6211_2, Orig_Signal:NetC6211_2, NotProbed,C,Capacitor,50.0,Pass
C6222:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6222:,    Pin:2, Signal:NetC6222_2, Orig_Signal:NetC6222_2, NotProbed,C,Capacitor,50.0,Pass
C6311:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6311:,    Pin:2, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,50.0,Pass
C6322:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6322:,    Pin:2, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,50.0,Pass
C6411:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6411:,    Pin:1, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,,Fail
C6422:,    Pin:1, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,,Fail
C6422:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6511:,    Pin:2, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,C,Capacitor,,Fail
C6511:,    Pin:1, Signal:NetC6511_1, Orig_Signal:NetC6511_1, NotProbed,C,Capacitor,,Fail
C6522:,    Pin:2, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,C,Capacitor,,Fail
C6522:,    Pin:1, Signal:NetC6522_1, Orig_Signal:NetC6522_1, NotProbed,C,Capacitor,,Fail
C6611:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6611:,    Pin:1, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,C,Capacitor,,Fail
C6622:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6622:,    Pin:1, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,C,Capacitor,,Fail
C6711:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6711:,    Pin:2, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,50.0,Pass
C6722:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6722:,    Pin:2, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,50.0,Pass
C6811:,    Pin:1, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,,Fail
C6811:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6822:,    Pin:1, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,,Fail
C6822:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C6911:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6911:,    Pin:2, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,50.0,Pass
C6922:,    Pin:2, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,50.0,Pass
C6922:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C6:,    Pin:1, Signal:12V0, Orig_Signal:12V0, NotProbed,C,Capacitor,,Fail
C6:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,C,Capacitor,50.0,Pass
C7011:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C7011:,    Pin:1, Signal:NetC7011_1, Orig_Signal:NetC7011_1, NotProbed,C,Capacitor,,Fail
C7022:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C7022:,    Pin:1, Signal:NetC7022_1, Orig_Signal:NetC7022_1, NotProbed,C,Capacitor,,Fail
C7111:,    Pin:1, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,,Fail
C7111:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C7122:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,50.0,Pass
C7122:,    Pin:1, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,,Fail
C7211:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C7211:,    Pin:2, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,50.0,Pass
C7222:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C7222:,    Pin:2, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,50.0,Pass
C73:,    Pin:1, Signal:PE1, Orig_Signal:PE1, Probed,C,Capacitor,,Fail
C73:,    Pin:2, Signal:HV_POS_UNFILTERED, Orig_Signal:HV_POS_UNFILTERED, NotProbed,C,Capacitor,50.0,Pass
C74:,    Pin:2, Signal:PE1, Orig_Signal:PE1, Probed,C,Capacitor,50.0,Pass
C74:,    Pin:1, Signal:HV_NEG_UNFILTERED, Orig_Signal:HV_NEG_UNFILTERED, NotProbed,C,Capacitor,,Fail
C76:,    Pin:1, Signal:PE1, Orig_Signal:PE1, Probed,C,Capacitor,,Fail
C76:,    Pin:2, Signal:HV_POS11, Orig_Signal:HV-POS11, NotProbed,C,Capacitor,50.0,Pass
C77:,    Pin:2, Signal:PE1, Orig_Signal:PE1, Probed,C,Capacitor,50.0,Pass
C77:,    Pin:1, Signal:HV_NEG11, Orig_Signal:HV-NEG11, NotProbed,C,Capacitor,,Fail
C7:,    Pin:2, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,C,Capacitor,50.0,Pass
C7:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,C,Capacitor,,Fail
C8211:,    Pin:2, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,C,Capacitor,50.0,Pass
C8211:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C8222:,    Pin:2, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,C,Capacitor,50.0,Pass
C8222:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C8311:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,C,Capacitor,,Fail
C8311:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,100.0,Pass
C8322:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,100.0,Pass
C8322:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,C,Capacitor,,Fail
C8411:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C8411:,    Pin:2, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,C,Capacitor,100.0,Pass
C8422:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,,Fail
C8422:,    Pin:2, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,C,Capacitor,100.0,Pass
C8511:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,100.0,Pass
C8511:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,C,Capacitor,,Fail
C8522:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,C,Capacitor,,Fail
C8522:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,C,Capacitor,100.0,Pass
C8:,    Pin:1, Signal:BUS_POS, Orig_Signal:BUS_POS, Probed,C,Capacitor,,Fail
C8:,    Pin:2, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,C,Capacitor,100.0,Pass
C9:,    Pin:2, Signal:BUS_NEG, Orig_Signal:BUS_NEG, Probed,C,Capacitor,100.0,Pass
C9:,    Pin:1, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,C,Capacitor,,Fail
CHARGE:,    Pin:1, Signal:CHARGE, Orig_Signal:CHARGE, Probed,C,Capacitor,100.0,Pass
CS:,    Pin:1, Signal:NetCS_1, Orig_Signal:NetCS_1, NotProbed,C,Capacitor,,Fail
D1011:,    Pin:2, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,D,Library,,Fail
D1011:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,D,Library,,Fail
D1022:,    Pin:2, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,D,Library,,Fail
D1022:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,D,Library,,Fail
D111:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,D,Library,,Fail
D111:,    Pin:2, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,D,Library,,Fail
D11:,    Pin:2, Signal:NetD11_2, Orig_Signal:NetD11_2, NotProbed,D,Library,,Fail
D11:,    Pin:1, Signal:HV_POS_UNFILTERED, Orig_Signal:HV_POS_UNFILTERED, NotProbed,D,Library,,Fail
D122:,    Pin:2, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,D,Library,,Fail
D122:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,D,Library,,Fail
D12:,    Pin:2, Signal:HV_NEG_UNFILTERED, Orig_Signal:HV_NEG_UNFILTERED, NotProbed,D,Library,,Fail
D12:,    Pin:1, Signal:NetD11_2, Orig_Signal:NetD11_2, NotProbed,D,Library,,Fail
D13:,    Pin:1, Signal:HV_POS_UNFILTERED, Orig_Signal:HV_POS_UNFILTERED, NotProbed,D,Library,,Fail
D13:,    Pin:2, Signal:NetD13_2, Orig_Signal:NetD13_2, NotProbed,D,Library,,Fail
D14:,    Pin:2, Signal:HV_NEG_UNFILTERED, Orig_Signal:HV_NEG_UNFILTERED, NotProbed,D,Library,,Fail
D14:,    Pin:1, Signal:NetD13_2, Orig_Signal:NetD13_2, NotProbed,D,Library,,Fail
D15:,    Pin:1, Signal:HV_POS_UNFILTERED, Orig_Signal:HV_POS_UNFILTERED, NotProbed,D,Library,,Fail
D15:,    Pin:2, Signal:NetD15_2, Orig_Signal:NetD15_2, NotProbed,D,Library,,Fail
D16:,    Pin:2, Signal:HV_NEG_UNFILTERED, Orig_Signal:HV_NEG_UNFILTERED, NotProbed,D,Library,,Fail
D16:,    Pin:1, Signal:NetD15_2, Orig_Signal:NetD15_2, NotProbed,D,Library,,Fail
D1711:,    Pin:1, Signal:NetC2811_2, Orig_Signal:NetC2811_2, NotProbed,D,Library,,Fail
D1711:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,D,Library,,Fail
D1722:,    Pin:1, Signal:NetC2822_2, Orig_Signal:NetC2822_2, NotProbed,D,Library,,Fail
D1722:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,D,Library,,Fail
D1811:,    Pin:2, Signal:NetD1811_2, Orig_Signal:NetD1811_2, NotProbed,D,Library,,Fail
D1811:,    Pin:1, Signal:NetD1811_1, Orig_Signal:NetD1811_1, NotProbed,D,Library,,Fail
D1822:,    Pin:2, Signal:NetD1822_2, Orig_Signal:NetD1822_2, NotProbed,D,Library,,Fail
D1822:,    Pin:1, Signal:NetD1822_1, Orig_Signal:NetD1822_1, NotProbed,D,Library,,Fail
D1911:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,D,Library,,Fail
D1911:,    Pin:1, Signal:NetD1911_1, Orig_Signal:NetD1911_1, NotProbed,D,Library,,Fail
D1922:,    Pin:1, Signal:NetD1922_1, Orig_Signal:NetD1922_1, NotProbed,D,Library,,Fail
D1922:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,D,Library,,Fail
D2011:,    Pin:2, Signal:NetD2011_2, Orig_Signal:NetD2011_2, NotProbed,D,Library,,Fail
D2011:,    Pin:1, Signal:NetC111_1, Orig_Signal:NetC111_1, NotProbed,D,Library,,Fail
D2022:,    Pin:2, Signal:NetD2022_2, Orig_Signal:NetD2022_2, NotProbed,D,Library,,Fail
D2022:,    Pin:1, Signal:NetC122_1, Orig_Signal:NetC122_1, NotProbed,D,Library,,Fail
D2111:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,D,Library,,Fail
D2111:,    Pin:1, Signal:NetD2111_1, Orig_Signal:NetD2111_1, NotProbed,D,Library,,Fail
D2122:,    Pin:1, Signal:NetD2122_1, Orig_Signal:NetD2122_1, NotProbed,D,Library,,Fail
D2122:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,D,Library,,Fail
D2411:,    Pin:1, Signal:NetD2411_1, Orig_Signal:NetD2411_1, NotProbed,D,Library,,Fail
D2411:,    Pin:2, Signal:NetD2411_2, Orig_Signal:NetD2411_2, NotProbed,D,Library,,Fail
D2422:,    Pin:2, Signal:NetD2422_2, Orig_Signal:NetD2422_2, NotProbed,D,Library,,Fail
D2422:,    Pin:1, Signal:NetD2422_1, Orig_Signal:NetD2422_1, NotProbed,D,Library,,Fail
D2511:,    Pin:2, Signal:NetD2511_2, Orig_Signal:NetD2511_2, NotProbed,D,Library,,Fail
D2511:,    Pin:1, Signal:NetD2511_1, Orig_Signal:NetD2511_1, NotProbed,D,Library,,Fail
D2522:,    Pin:2, Signal:NetD2522_2, Orig_Signal:NetD2522_2, NotProbed,D,Library,,Fail
D2522:,    Pin:1, Signal:NetD2522_1, Orig_Signal:NetD2522_1, NotProbed,D,Library,,Fail
D2611:,    Pin:2, Signal:NetD2611_2, Orig_Signal:NetD2611_2, NotProbed,D,Library,,Fail
D2611:,    Pin:1, Signal:NetD2611_1, Orig_Signal:NetD2611_1, NotProbed,D,Library,,Fail
D2622:,    Pin:2, Signal:NetD2622_2, Orig_Signal:NetD2622_2, NotProbed,D,Library,,Fail
D2622:,    Pin:1, Signal:NetD2622_1, Orig_Signal:NetD2622_1, NotProbed,D,Library,,Fail
D2711:,    Pin:2, Signal:NetD2711_2, Orig_Signal:NetD2711_2, NotProbed,D,Library,,Fail
D2711:,    Pin:1, Signal:NetD2711_1, Orig_Signal:NetD2711_1, NotProbed,D,Library,,Fail
D2722:,    Pin:1, Signal:NetD2722_1, Orig_Signal:NetD2722_1, NotProbed,D,Library,,Fail
D2722:,    Pin:2, Signal:NetD2722_2, Orig_Signal:NetD2722_2, NotProbed,D,Library,,Fail
D2811:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,D,Library,,Fail
D2811:,    Pin:1, Signal:NetD2811_1, Orig_Signal:NetD2811_1, NotProbed,D,Library,,Fail
D2822:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,D,Library,,Fail
D2822:,    Pin:1, Signal:NetD2822_1, Orig_Signal:NetD2822_1, NotProbed,D,Library,,Fail
D2911:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,D,Library,,Fail
D2911:,    Pin:2, Signal:NetD2911_2, Orig_Signal:NetD2911_2, NotProbed,D,Library,,Fail
D2922:,    Pin:2, Signal:NetD2922_2, Orig_Signal:NetD2922_2, NotProbed,D,Library,,Fail
D2922:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,D,Library,,Fail
D2:,    Pin:1, Signal:BUS_POS, Orig_Signal:BUS_POS, Probed,D,Library,,Fail
D2:,    Pin:2, Signal:NetD2_2, Orig_Signal:NetD2_2, NotProbed,D,Library,50.0,Pass
D3011:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,D,Library,,Fail
D3011:,    Pin:1, Signal:NetD3011_1, Orig_Signal:NetD3011_1, NotProbed,D,Library,,Fail
D3022:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,D,Library,,Fail
D3022:,    Pin:1, Signal:NetD3022_1, Orig_Signal:NetD3022_1, NotProbed,D,Library,,Fail
D3111:,    Pin:2, Signal:NetD3111_2, Orig_Signal:NetD3111_2, NotProbed,D,Library,,Fail
D3111:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,D,Library,,Fail
D3122:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,D,Library,,Fail
D3122:,    Pin:2, Signal:NetD3122_2, Orig_Signal:NetD3122_2, NotProbed,D,Library,,Fail
D32:,    Pin:1, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,D,Library,,Fail
D32:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,D,Library,100.0,Pass
D3311:,    Pin:1, Signal:NetC3211_1, Orig_Signal:NetC3211_1, NotProbed,D,Library,,Fail
D3311:,    Pin:2, Signal:NetD3311_2, Orig_Signal:NetD3311_2, NotProbed,D,Library,,Fail
D3322:,    Pin:2, Signal:NetD3322_2, Orig_Signal:NetD3322_2, NotProbed,D,Library,,Fail
D3322:,    Pin:1, Signal:NetC3222_1, Orig_Signal:NetC3222_1, NotProbed,D,Library,,Fail
D3611:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,D,Library,,Fail
D3611:,    Pin:2, Signal:NetD3611_2, Orig_Signal:NetD3611_2, NotProbed,D,Library,50.0,Pass
D3622:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,D,Library,,Fail
D3622:,    Pin:2, Signal:NetD3622_2, Orig_Signal:NetD3622_2, NotProbed,D,Library,50.0,Pass
D3:,    Pin:2, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,D,Library,50.0,Pass
D3:,    Pin:1, Signal:NetD3_1, Orig_Signal:NetD3_1, NotProbed,D,Library,,Fail
D4:,    Pin:1, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,D,Library,,Fail
D4:,    Pin:2, Signal:NetD4_2, Orig_Signal:NetD4_2, NotProbed,D,Library,50.0,Pass
D5:,    Pin:2, Signal:BUS_NEG, Orig_Signal:BUS_NEG, Probed,D,Library,50.0,Pass
D5:,    Pin:1, Signal:NetD5_1, Orig_Signal:NetD5_1, NotProbed,D,Library,,Fail
D611:,    Pin:2, Signal:NetD611_2, Orig_Signal:NetD611_2, NotProbed,D,Library,,Fail
D611:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,D,Library,,Fail
D622:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,D,Library,,Fail
D622:,    Pin:2, Signal:NetD622_2, Orig_Signal:NetD622_2, NotProbed,D,Library,,Fail
D6:,    Pin:3, Signal:ISO_TEST_HV_POS, Orig_Signal:ISO_TEST_HV_POS, NotProbed,D,Library,,Fail
D6:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,D,Library,,Fail
D6:,    Pin:4, Signal:nFAULT, Orig_Signal:nFAULT, Probed,D,Library,,Fail
D6:,    Pin:6, Signal:CHARGE, Orig_Signal:CHARGE, Probed,D,Library,66.66666666666666,Pass
D6:,    Pin:5, Signal:nDONE, Orig_Signal:nDONE, Probed,D,Library,,Fail
D6:,    Pin:1, Signal:ISO_TEST_HV_NEG, Orig_Signal:ISO_TEST_HV_NEG, NotProbed,D,Library,,Fail
D711:,    Pin:1, Signal:NetC3711_1, Orig_Signal:NetC3711_1, NotProbed,D,Library,,Fail
D711:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,D,Library,,Fail
D722:,    Pin:1, Signal:NetC3722_1, Orig_Signal:NetC3722_1, NotProbed,D,Library,,Fail
D722:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,D,Library,,Fail
D7:,    Pin:1, Signal:SENSE_L2, Orig_Signal:SENSE_L2, Probed,D,Library,,Fail
D7:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,D,Library,,Fail
D7:,    Pin:6, Signal:SENSE_HV_POS_REF, Orig_Signal:SENSE_HV_POS_REF, Probed,D,Library,83.33333333333334,Pass
D7:,    Pin:5, Signal:SENSE_HV_NEG_REF, Orig_Signal:SENSE_HV_NEG_REF, Probed,D,Library,,Fail
D7:,    Pin:3, Signal:SENSE_L3, Orig_Signal:SENSE_L3, Probed,D,Library,,Fail
D7:,    Pin:4, Signal:NetD7_4, Orig_Signal:NetD7_4, NotProbed,D,Library,,Fail
D8:,    Pin:5, Signal:SENSE_MIDV, Orig_Signal:SENSE_MIDV, Probed,D,Library,,Fail
D8:,    Pin:6, Signal:SENSE_MIDV_REF, Orig_Signal:SENSE_MIDV_REF, Probed,D,Library,100.0,Pass
D8:,    Pin:1, Signal:SENSE_INT_HV_POS, Orig_Signal:SENSE_INT_HV_POS, Probed,D,Library,,Fail
D8:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,D,Library,,Fail
D8:,    Pin:4, Signal:SENSE_INT_HV_NEG, Orig_Signal:SENSE_INT_HV_NEG, Probed,D,Library,,Fail
D8:,    Pin:3, Signal:SENSE_L1, Orig_Signal:SENSE_L1, Probed,D,Library,,Fail
D911:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,D,Library,,Fail
D911:,    Pin:1, Signal:NetC2611_2, Orig_Signal:NetC2611_2, NotProbed,D,Library,,Fail
D922:,    Pin:1, Signal:NetC2622_2, Orig_Signal:NetC2622_2, NotProbed,D,Library,,Fail
D922:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,D,Library,,Fail
E1:,    Pin:1, Signal:NetE1_1, Orig_Signal:NetE1_1, NotProbed,E,0,,Fail
E1:,    Pin:2, Signal:NetD11_2, Orig_Signal:NetD11_2, NotProbed,E,0,,Fail
E2:,    Pin:2, Signal:NetD11_2, Orig_Signal:NetD11_2, NotProbed,E,0,,Fail
E2:,    Pin:1, Signal:NetE2_1, Orig_Signal:NetE2_1, NotProbed,E,0,,Fail
E3:,    Pin:2, Signal:NetE3_2, Orig_Signal:NetE3_2, NotProbed,E,0,,Fail
E3:,    Pin:1, Signal:NetD15_2, Orig_Signal:NetD15_2, NotProbed,E,0,,Fail
F111:,    Pin:1, Signal:HV_POS11, Orig_Signal:HV-POS11, NotProbed,F,0,,Fail
F111:,    Pin:2, Signal:NetF111_2, Orig_Signal:NetF111_2, NotProbed,F,0,,Fail
F122:,    Pin:2, Signal:NetF122_2, Orig_Signal:NetF122_2, NotProbed,F,0,,Fail
F122:,    Pin:1, Signal:HV_POS11, Orig_Signal:HV-POS11, NotProbed,F,0,,Fail
F211:,    Pin:1, Signal:HV_NEG11, Orig_Signal:HV-NEG11, NotProbed,F,0,,Fail
F211:,    Pin:2, Signal:NetF211_2, Orig_Signal:NetF211_2, NotProbed,F,0,,Fail
F222:,    Pin:1, Signal:HV_NEG11, Orig_Signal:HV-NEG11, NotProbed,F,0,,Fail
F222:,    Pin:2, Signal:NetF222_2, Orig_Signal:NetF222_2, NotProbed,F,0,,Fail
FB2:,    Pin:1, Signal:NetD7_4, Orig_Signal:NetD7_4, NotProbed,F,0,,Fail
FB2:,    Pin:2, Signal:3V3, Orig_Signal:3V3, NotProbed,F,0,,Fail
FID1:,    Pin:1, Signal:'', NotProbed,,F,0,,Fail
FID2:,    Pin:1, Signal:'', NotProbed,,F,0,,Fail
FID3:,    Pin:1, Signal:'', NotProbed,,F,0,,Fail
FID4:,    Pin:1, Signal:'', NotProbed,,F,0,,Fail
FID5:,    Pin:1, Signal:'', NotProbed,,F,0,,Fail
FID6:,    Pin:1, Signal:'', NotProbed,,F,0,,Fail
GND1:,    Pin:1, Signal:GND, Orig_Signal:GND, Probed,G,0,100.0,Pass
GND3:,    Pin:1, Signal:GND, Orig_Signal:GND, Probed,G,0,100.0,Pass
GND4:,    Pin:1, Signal:GND, Orig_Signal:GND, Probed,G,0,100.0,Pass
GND_OUT:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,G,0,100.0,Pass
GND_PRCHRG:,    Pin:1, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,G,0,100.0,Pass
HS1:,    Pin:2, Signal:UNCONNECTED_18, Orig_Signal:UNCONNECTED_18, NotProbed,H,0,50.0,Pass
HS1:,    Pin:1, Signal:PE4, Orig_Signal:PE4, Probed,H,0,,Fail
HS211:,    Pin:2, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,H,0,,Fail
HS211:,    Pin:1, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,H,0,,Fail
HS222:,    Pin:1, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,H,0,,Fail
HS222:,    Pin:2, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,H,0,,Fail
HS311:,    Pin:1, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,H,0,,Fail
HS311:,    Pin:2, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,H,0,,Fail
HS322:,    Pin:1, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,H,0,,Fail
HS322:,    Pin:2, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,H,0,,Fail
HS411:,    Pin:1, Signal:NetD2911_2, Orig_Signal:NetD2911_2, NotProbed,H,0,,Fail
HS411:,    Pin:2, Signal:NetD2911_2, Orig_Signal:NetD2911_2, NotProbed,H,0,,Fail
HS422:,    Pin:2, Signal:NetD2922_2, Orig_Signal:NetD2922_2, NotProbed,H,0,,Fail
HS422:,    Pin:1, Signal:NetD2922_2, Orig_Signal:NetD2922_2, NotProbed,H,0,,Fail
HS511:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,H,0,,Fail
HS511:,    Pin:1, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,H,0,,Fail
HS522:,    Pin:1, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,H,0,,Fail
HS522:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,H,0,,Fail
HS611:,    Pin:2, Signal:HV_11, Orig_Signal:HV+11, NotProbed,H,0,,Fail
HS611:,    Pin:1, Signal:HV_11, Orig_Signal:HV+11, NotProbed,H,0,,Fail
HS622:,    Pin:1, Signal:HV_22, Orig_Signal:HV+22, NotProbed,H,0,,Fail
HS622:,    Pin:2, Signal:HV_22, Orig_Signal:HV+22, NotProbed,H,0,,Fail
HS711:,    Pin:1, Signal:NetD3111_2, Orig_Signal:NetD3111_2, NotProbed,H,0,,Fail
HS711:,    Pin:2, Signal:NetD3111_2, Orig_Signal:NetD3111_2, NotProbed,H,0,,Fail
HS722:,    Pin:2, Signal:NetD3122_2, Orig_Signal:NetD3122_2, NotProbed,H,0,,Fail
HS722:,    Pin:1, Signal:NetD3122_2, Orig_Signal:NetD3122_2, NotProbed,H,0,,Fail
HS811:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,H,0,,Fail
HS811:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,H,0,100.0,Pass
HS822:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,H,0,,Fail
HS822:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,H,0,100.0,Pass
HV_1:,    Pin:1, Signal:BUS_NEG, Orig_Signal:BUS_NEG, Probed,H,0,,Fail
HV_:,    Pin:1, Signal:BUS_POS, Orig_Signal:BUS_POS, Probed,H,0,100.0,Pass
HV_GND_1:,    Pin:1, Signal:SENSE_INT_HV_POS, Orig_Signal:SENSE_INT_HV_POS, Probed,H,0,100.0,Pass
HV_GND_:,    Pin:1, Signal:SENSE_INT_HV_NEG, Orig_Signal:SENSE_INT_HV_NEG, Probed,H,0,100.0,Pass
J600:,    Pin:1, Signal:L3, Orig_Signal:L3, NotProbed,J,Jumper,,Fail
J600:,    Pin:2, Signal:L2, Orig_Signal:L2, NotProbed,J,Jumper,,Fail
J600:,    Pin:3, Signal:L1, Orig_Signal:L1, NotProbed,J,Jumper,,Fail
J600:,    Pin:4, Signal:UNCONNECTED_19, Orig_Signal:UNCONNECTED_19, NotProbed,J,Jumper,,Fail
J600:,    Pin:5, Signal:UNCONNECTED_20, Orig_Signal:UNCONNECTED_20, NotProbed,J,Jumper,,Fail
J601:,    Pin:4, Signal:UNCONNECTED_11, Orig_Signal:UNCONNECTED_11, NotProbed,J,Jumper,,Fail
J601:,    Pin:1, Signal:BUS_POS, Orig_Signal:BUS_POS, Probed,J,Jumper,,Fail
J601:,    Pin:3, Signal:BUS_NEG, Orig_Signal:BUS_NEG, Probed,J,Jumper,,Fail
J601:,    Pin:2, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,J,Jumper,,Fail
J601:,    Pin:5, Signal:UNCONNECTED_12, Orig_Signal:UNCONNECTED_12, NotProbed,J,Jumper,,Fail
J601:,    Pin:6, Signal:UNCONNECTED_13, Orig_Signal:UNCONNECTED_13, NotProbed,J,Jumper,,Fail
J601:,    Pin:7, Signal:UNCONNECTED_14, Orig_Signal:UNCONNECTED_14, NotProbed,J,Jumper,42.857142857142854,Fail
J604:,    Pin:14, Signal:SENSE_L3, Orig_Signal:SENSE_L3, Probed,J,Jumper,,Fail
J604:,    Pin:11, Signal:nDONE, Orig_Signal:nDONE, Probed,J,Jumper,,Fail
J604:,    Pin:12, Signal:CHARGE, Orig_Signal:CHARGE, Probed,J,Jumper,,Fail
J604:,    Pin:17, Signal:UNCONNECTED_16, Orig_Signal:UNCONNECTED_16, NotProbed,J,Jumper,,Fail
J604:,    Pin:15, Signal:GND, Orig_Signal:GND, Probed,J,Jumper,,Fail
J604:,    Pin:16, Signal:NetD7_4, Orig_Signal:NetD7_4, NotProbed,J,Jumper,,Fail
J604:,    Pin:8, Signal:SENSE_HV_POS_REF, Orig_Signal:SENSE_HV_POS_REF, Probed,J,Jumper,,Fail
J604:,    Pin:18, Signal:UNCONNECTED_17, Orig_Signal:UNCONNECTED_17, NotProbed,J,Jumper,72.22222222222221,Pass
J604:,    Pin:13, Signal:ISO_TEST_HV_NEG, Orig_Signal:ISO_TEST_HV_NEG, NotProbed,J,Jumper,,Fail
J604:,    Pin:9, Signal:ISO_TEST_HV_POS, Orig_Signal:ISO_TEST_HV_POS, NotProbed,J,Jumper,,Fail
J604:,    Pin:7, Signal:SENSE_L2, Orig_Signal:SENSE_L2, Probed,J,Jumper,,Fail
J604:,    Pin:6, Signal:SENSE_HV_NEG_REF, Orig_Signal:SENSE_HV_NEG_REF, Probed,J,Jumper,,Fail
J604:,    Pin:5, Signal:SENSE_L1, Orig_Signal:SENSE_L1, Probed,J,Jumper,,Fail
J604:,    Pin:4, Signal:SENSE_INT_HV_NEG, Orig_Signal:SENSE_INT_HV_NEG, Probed,J,Jumper,,Fail
J604:,    Pin:3, Signal:SENSE_MIDV, Orig_Signal:SENSE_MIDV, Probed,J,Jumper,,Fail
J604:,    Pin:2, Signal:SENSE_MIDV_REF, Orig_Signal:SENSE_MIDV_REF, Probed,J,Jumper,,Fail
J604:,    Pin:1, Signal:SENSE_INT_HV_POS, Orig_Signal:SENSE_INT_HV_POS, Probed,J,Jumper,,Fail
J604:,    Pin:10, Signal:nFAULT, Orig_Signal:nFAULT, Probed,J,Jumper,,Fail
J607:,    Pin:6, Signal:UNCONNECTED_10, Orig_Signal:UNCONNECTED_10, NotProbed,J,Jumper,50.0,Pass
J607:,    Pin:5, Signal:UNCONNECTED_9, Orig_Signal:UNCONNECTED_9, NotProbed,J,Jumper,,Fail
J607:,    Pin:4, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,J,Jumper,,Fail
J607:,    Pin:3, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,J,Jumper,,Fail
J607:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,J,Jumper,,Fail
J607:,    Pin:1, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,J,Jumper,,Fail
L111:,    Pin:1, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,L,Inductor,,Fail
L111:,    Pin:2, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,L,Inductor,50.0,Pass
L122:,    Pin:2, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,L,Inductor,50.0,Pass
L122:,    Pin:1, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,L,Inductor,,Fail
L1_GND:,    Pin:1, Signal:SENSE_L1, Orig_Signal:SENSE_L1, Probed,L,Inductor,100.0,Pass
L211:,    Pin:2, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,L,Inductor,50.0,Pass
L211:,    Pin:1, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,L,Inductor,,Fail
L222:,    Pin:2, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,L,Inductor,50.0,Pass
L222:,    Pin:1, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,L,Inductor,,Fail
L2_GND:,    Pin:1, Signal:SENSE_L2, Orig_Signal:SENSE_L2, Probed,L,Inductor,100.0,Pass
L3:,    Pin:1, Signal:HV_POS_UNFILTERED, Orig_Signal:HV_POS_UNFILTERED, NotProbed,L,Inductor,,Fail
L3:,    Pin:3, Signal:HV_NEG11, Orig_Signal:HV-NEG11, NotProbed,L,Inductor,,Fail
L3:,    Pin:2, Signal:HV_POS11, Orig_Signal:HV-POS11, NotProbed,L,Inductor,,Fail
L3:,    Pin:4, Signal:HV_NEG_UNFILTERED, Orig_Signal:HV_NEG_UNFILTERED, NotProbed,L,Inductor,,Fail
L3_GND:,    Pin:1, Signal:SENSE_L3, Orig_Signal:SENSE_L3, Probed,L,Inductor,100.0,Pass
L4:,    Pin:2, Signal:HV_POS11, Orig_Signal:HV-POS11, NotProbed,L,Inductor,,Fail
L4:,    Pin:1, Signal:HV_POS_UNFILTERED, Orig_Signal:HV_POS_UNFILTERED, NotProbed,L,Inductor,,Fail
L5:,    Pin:1, Signal:HV_NEG_UNFILTERED, Orig_Signal:HV_NEG_UNFILTERED, NotProbed,L,Inductor,,Fail
L5:,    Pin:2, Signal:HV_NEG11, Orig_Signal:HV-NEG11, NotProbed,L,Inductor,,Fail
MID_HV:,    Pin:1, Signal:SENSE_MIDV, Orig_Signal:SENSE_MIDV, Probed,M,0,100.0,Pass
MTG1:,    Pin:1, Signal:PE1, Orig_Signal:PE1, Probed,M,0,100.0,Pass
MTG2:,    Pin:1, Signal:PE2, Orig_Signal:PE2, Probed,M,0,100.0,Pass
MTG3:,    Pin:1, Signal:PE3, Orig_Signal:PE3, Probed,M,0,100.0,Pass
MTG4:,    Pin:1, Signal:PE4, Orig_Signal:PE4, Probed,M,0,100.0,Pass
MTG5:,    Pin:1, Signal:UNCONNECTED_8, Orig_Signal:UNCONNECTED_8, NotProbed,M,0,,Fail
MTG6:,    Pin:1, Signal:UNCONNECTED_7, Orig_Signal:UNCONNECTED_7, NotProbed,M,0,,Fail
NDONE:,    Pin:1, Signal:nDONE, Orig_Signal:nDONE, Probed,N,0,100.0,Pass
NFAULT:,    Pin:1, Signal:nFAULT, Orig_Signal:nFAULT, Probed,N,0,100.0,Pass
Q1011:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,Q,Library,,Fail
Q1011:,    Pin:3, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,Q,Library,,Fail
Q1011:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,Q,Library,,Fail
Q1011:,    Pin:6, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,Q,Library,,Fail
Q1011:,    Pin:8, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,Q,Library,37.5,Fail
Q1011:,    Pin:5, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,Q,Library,,Fail
Q1011:,    Pin:7, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,Q,Library,,Fail
Q1011:,    Pin:4, Signal:NetQ1011_4, Orig_Signal:NetQ1011_4, NotProbed,Q,Library,,Fail
Q1022:,    Pin:4, Signal:NetQ1022_4, Orig_Signal:NetQ1022_4, NotProbed,Q,Library,75.0,Pass
Q1022:,    Pin:3, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,Q,Library,,Fail
Q1022:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,Q,Library,,Fail
Q1022:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,Q,Library,,Fail
Q1111:,    Pin:3, Signal:NetC3211_1, Orig_Signal:NetC3211_1, NotProbed,Q,Library,,Fail
Q1111:,    Pin:1, Signal:NetQ1111_1, Orig_Signal:NetQ1111_1, NotProbed,Q,Library,,Fail
Q1111:,    Pin:2, Signal:NetD1911_1, Orig_Signal:NetD1911_1, NotProbed,Q,Library,,Fail
Q1122:,    Pin:3, Signal:NetC3222_1, Orig_Signal:NetC3222_1, NotProbed,Q,Library,,Fail
Q1122:,    Pin:1, Signal:NetQ1122_1, Orig_Signal:NetQ1122_1, NotProbed,Q,Library,,Fail
Q1122:,    Pin:2, Signal:NetD1922_1, Orig_Signal:NetD1922_1, NotProbed,Q,Library,,Fail
Q1211:,    Pin:1, Signal:NetQ1111_1, Orig_Signal:NetQ1111_1, NotProbed,Q,Library,,Fail
Q1211:,    Pin:2, Signal:NetD1911_1, Orig_Signal:NetD1911_1, NotProbed,Q,Library,,Fail
Q1211:,    Pin:3, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,Q,Library,,Fail
Q1222:,    Pin:2, Signal:NetD1922_1, Orig_Signal:NetD1922_1, NotProbed,Q,Library,,Fail
Q1222:,    Pin:1, Signal:NetQ1122_1, Orig_Signal:NetQ1122_1, NotProbed,Q,Library,,Fail
Q1222:,    Pin:3, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,Q,Library,,Fail
Q1311:,    Pin:8, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,Q,Library,,Fail
Q1311:,    Pin:6, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,Q,Library,,Fail
Q1311:,    Pin:5, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,Q,Library,,Fail
Q1311:,    Pin:4, Signal:NetQ1311_4, Orig_Signal:NetQ1311_4, NotProbed,Q,Library,,Fail
Q1311:,    Pin:3, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,Q,Library,,Fail
Q1311:,    Pin:2, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,Q,Library,,Fail
Q1311:,    Pin:1, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,Q,Library,,Fail
Q1311:,    Pin:7, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,Q,Library,,Fail
Q1322:,    Pin:7, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,Q,Library,,Fail
Q1322:,    Pin:8, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,Q,Library,,Fail
Q1322:,    Pin:1, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,Q,Library,,Fail
Q1322:,    Pin:3, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,Q,Library,,Fail
Q1322:,    Pin:6, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,Q,Library,,Fail
Q1322:,    Pin:5, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,Q,Library,,Fail
Q1322:,    Pin:4, Signal:NetQ1322_4, Orig_Signal:NetQ1322_4, NotProbed,Q,Library,,Fail
Q1322:,    Pin:2, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,Q,Library,,Fail
Q1511:,    Pin:3, Signal:NetD3311_2, Orig_Signal:NetD3311_2, NotProbed,Q,Library,,Fail
Q1511:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,Q,Library,,Fail
Q1511:,    Pin:1, Signal:NetD1911_1, Orig_Signal:NetD1911_1, NotProbed,Q,Library,,Fail
Q1522:,    Pin:1, Signal:NetD1922_1, Orig_Signal:NetD1922_1, NotProbed,Q,Library,,Fail
Q1522:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,Q,Library,,Fail
Q1522:,    Pin:3, Signal:NetD3322_2, Orig_Signal:NetD3322_2, NotProbed,Q,Library,,Fail
Q1611:,    Pin:2, Signal:NetD2111_1, Orig_Signal:NetD2111_1, NotProbed,Q,Library,,Fail
Q1611:,    Pin:1, Signal:NetQ1611_1, Orig_Signal:NetQ1611_1, NotProbed,Q,Library,,Fail
Q1611:,    Pin:3, Signal:NetC111_1, Orig_Signal:NetC111_1, NotProbed,Q,Library,,Fail
Q1622:,    Pin:2, Signal:NetD2122_1, Orig_Signal:NetD2122_1, NotProbed,Q,Library,,Fail
Q1622:,    Pin:3, Signal:NetC122_1, Orig_Signal:NetC122_1, NotProbed,Q,Library,,Fail
Q1622:,    Pin:1, Signal:NetQ1622_1, Orig_Signal:NetQ1622_1, NotProbed,Q,Library,,Fail
Q1711:,    Pin:1, Signal:NetQ1611_1, Orig_Signal:NetQ1611_1, NotProbed,Q,Library,,Fail
Q1711:,    Pin:3, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,Q,Library,,Fail
Q1711:,    Pin:2, Signal:NetD2111_1, Orig_Signal:NetD2111_1, NotProbed,Q,Library,,Fail
Q1722:,    Pin:3, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,Q,Library,,Fail
Q1722:,    Pin:2, Signal:NetD2122_1, Orig_Signal:NetD2122_1, NotProbed,Q,Library,,Fail
Q1722:,    Pin:1, Signal:NetQ1622_1, Orig_Signal:NetQ1622_1, NotProbed,Q,Library,,Fail
Q1811:,    Pin:1, Signal:NetD2111_1, Orig_Signal:NetD2111_1, NotProbed,Q,Library,,Fail
Q1811:,    Pin:3, Signal:NetD2011_2, Orig_Signal:NetD2011_2, NotProbed,Q,Library,,Fail
Q1811:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,Q,Library,,Fail
Q1822:,    Pin:3, Signal:NetD2022_2, Orig_Signal:NetD2022_2, NotProbed,Q,Library,,Fail
Q1822:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,Q,Library,,Fail
Q1822:,    Pin:1, Signal:NetD2122_1, Orig_Signal:NetD2122_1, NotProbed,Q,Library,,Fail
Q1:,    Pin:3, Signal:NetQ1_4, Orig_Signal:NetQ1_4, NotProbed,Q,Library,,Fail
Q1:,    Pin:1, Signal:NetQ1_1, Orig_Signal:NetQ1_1, NotProbed,Q,Library,,Fail
Q1:,    Pin:2, Signal:CHASSIS, Orig_Signal:CHASSIS, NotProbed,Q,Library,,Fail
Q2:,    Pin:3, Signal:CHASSIS, Orig_Signal:CHASSIS, NotProbed,Q,Library,,Fail
Q2:,    Pin:2, Signal:NetQ2_3, Orig_Signal:NetQ2_3, NotProbed,Q,Library,,Fail
Q2:,    Pin:1, Signal:NetQ2_1, Orig_Signal:NetQ2_1, NotProbed,Q,Library,,Fail
Q311:,    Pin:1, Signal:NetD2411_2, Orig_Signal:NetD2411_2, NotProbed,Q,Library,,Fail
Q311:,    Pin:2, Signal:NetD2811_1, Orig_Signal:NetD2811_1, NotProbed,Q,Library,,Fail
Q311:,    Pin:3, Signal:HV_11, Orig_Signal:HV+11, NotProbed,Q,Library,,Fail
Q322:,    Pin:1, Signal:NetD2422_2, Orig_Signal:NetD2422_2, NotProbed,Q,Library,,Fail
Q322:,    Pin:3, Signal:HV_22, Orig_Signal:HV+22, NotProbed,Q,Library,,Fail
Q322:,    Pin:2, Signal:NetD2822_1, Orig_Signal:NetD2822_1, NotProbed,Q,Library,,Fail
Q4:,    Pin:1, Signal:NetQ4_1, Orig_Signal:NetQ4_1, NotProbed,Q,Library,,Fail
Q4:,    Pin:2, Signal:VDS, Orig_Signal:VDS, NotProbed,Q,Library,,Fail
Q4:,    Pin:3, Signal:NetCS_1, Orig_Signal:NetCS_1, NotProbed,Q,Library,,Fail
Q511:,    Pin:2, Signal:NetQ511_3, Orig_Signal:NetQ511_3, NotProbed,Q,Library,,Fail
Q511:,    Pin:1, Signal:NetD2711_2, Orig_Signal:NetD2711_2, NotProbed,Q,Library,,Fail
Q511:,    Pin:3, Signal:NetD2911_2, Orig_Signal:NetD2911_2, NotProbed,Q,Library,,Fail
Q522:,    Pin:2, Signal:NetQ522_3, Orig_Signal:NetQ522_3, NotProbed,Q,Library,,Fail
Q522:,    Pin:3, Signal:NetD2922_2, Orig_Signal:NetD2922_2, NotProbed,Q,Library,,Fail
Q522:,    Pin:1, Signal:NetD2722_2, Orig_Signal:NetD2722_2, NotProbed,Q,Library,,Fail
Q611:,    Pin:1, Signal:NetD2511_2, Orig_Signal:NetD2511_2, NotProbed,Q,Library,,Fail
Q611:,    Pin:2, Signal:NetD3011_1, Orig_Signal:NetD3011_1, NotProbed,Q,Library,,Fail
Q611:,    Pin:3, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,Q,Library,,Fail
Q622:,    Pin:2, Signal:NetD3022_1, Orig_Signal:NetD3022_1, NotProbed,Q,Library,,Fail
Q622:,    Pin:1, Signal:NetD2522_2, Orig_Signal:NetD2522_2, NotProbed,Q,Library,,Fail
Q622:,    Pin:3, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,Q,Library,,Fail
Q711:,    Pin:3, Signal:NetD3111_2, Orig_Signal:NetD3111_2, NotProbed,Q,Library,,Fail
Q711:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,Q,Library,,Fail
Q711:,    Pin:1, Signal:NetD2611_2, Orig_Signal:NetD2611_2, NotProbed,Q,Library,,Fail
Q722:,    Pin:1, Signal:NetD2622_2, Orig_Signal:NetD2622_2, NotProbed,Q,Library,,Fail
Q722:,    Pin:3, Signal:NetD3122_2, Orig_Signal:NetD3122_2, NotProbed,Q,Library,,Fail
Q722:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,Q,Library,,Fail
Q8:,    Pin:3, Signal:NetQ8_3, Orig_Signal:NetQ8_3, NotProbed,Q,Library,33.33333333333333,Fail
Q8:,    Pin:1, Signal:ISO_TEST_HV_POS, Orig_Signal:ISO_TEST_HV_POS, NotProbed,Q,Library,,Fail
Q8:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,Q,Library,,Fail
Q9:,    Pin:1, Signal:ISO_TEST_HV_NEG, Orig_Signal:ISO_TEST_HV_NEG, NotProbed,Q,Library,,Fail
Q9:,    Pin:3, Signal:NetQ9_3, Orig_Signal:NetQ9_3, NotProbed,Q,Library,33.33333333333333,Fail
Q9:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,Q,Library,,Fail
R10011:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,R,Resistor,,Fail
R10011:,    Pin:1, Signal:NetQ511_3, Orig_Signal:NetQ511_3, NotProbed,R,Resistor,,Fail
R10022:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,R,Resistor,,Fail
R10022:,    Pin:1, Signal:NetQ522_3, Orig_Signal:NetQ522_3, NotProbed,R,Resistor,,Fail
R10111:,    Pin:1, Signal:NetQ511_3, Orig_Signal:NetQ511_3, NotProbed,R,Resistor,,Fail
R10111:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,R,Resistor,,Fail
R10122:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,R,Resistor,,Fail
R10122:,    Pin:1, Signal:NetQ522_3, Orig_Signal:NetQ522_3, NotProbed,R,Resistor,,Fail
R10211:,    Pin:2, Signal:NetR10211_2, Orig_Signal:NetR10211_2, NotProbed,R,Resistor,,Fail
R10211:,    Pin:1, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,R,Resistor,,Fail
R10222:,    Pin:1, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,R,Resistor,,Fail
R10222:,    Pin:2, Signal:NetR10222_2, Orig_Signal:NetR10222_2, NotProbed,R,Resistor,,Fail
R10311:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,R,Resistor,50.0,Pass
R10311:,    Pin:1, Signal:NetC6511_1, Orig_Signal:NetC6511_1, NotProbed,R,Resistor,,Fail
R10322:,    Pin:1, Signal:NetC6522_1, Orig_Signal:NetC6522_1, NotProbed,R,Resistor,,Fail
R10322:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,R,Resistor,50.0,Pass
R10411:,    Pin:1, Signal:NetQ1011_4, Orig_Signal:NetQ1011_4, NotProbed,R,Resistor,,Fail
R10411:,    Pin:2, Signal:NetR10411_2, Orig_Signal:NetR10411_2, NotProbed,R,Resistor,,Fail
R10422:,    Pin:1, Signal:NetQ1022_4, Orig_Signal:NetQ1022_4, NotProbed,R,Resistor,,Fail
R10422:,    Pin:2, Signal:NetR10422_2, Orig_Signal:NetR10422_2, NotProbed,R,Resistor,,Fail
R10511:,    Pin:1, Signal:NetC6211_2, Orig_Signal:NetC6211_2, NotProbed,R,Resistor,,Fail
R10511:,    Pin:2, Signal:NetD3611_2, Orig_Signal:NetD3611_2, NotProbed,R,Resistor,,Fail
R10522:,    Pin:2, Signal:NetD3622_2, Orig_Signal:NetD3622_2, NotProbed,R,Resistor,,Fail
R10522:,    Pin:1, Signal:NetC6222_2, Orig_Signal:NetC6222_2, NotProbed,R,Resistor,,Fail
R10611:,    Pin:1, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,R,Resistor,,Fail
R10611:,    Pin:2, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,R,Resistor,,Fail
R10622:,    Pin:1, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,R,Resistor,,Fail
R10622:,    Pin:2, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,R,Resistor,,Fail
R10711:,    Pin:1, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,R,Resistor,,Fail
R10711:,    Pin:2, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,R,Resistor,,Fail
R10722:,    Pin:1, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,R,Resistor,,Fail
R10722:,    Pin:2, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,R,Resistor,,Fail
R10811:,    Pin:2, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,R,Resistor,50.0,Pass
R10811:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,R,Resistor,,Fail
R10822:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,R,Resistor,,Fail
R10822:,    Pin:2, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,R,Resistor,50.0,Pass
R10911:,    Pin:2, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,R,Resistor,50.0,Pass
R10911:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,R,Resistor,,Fail
R10922:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,R,Resistor,,Fail
R10922:,    Pin:2, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,R,Resistor,50.0,Pass
R10:,    Pin:1, Signal:NetR8_2, Orig_Signal:NetR8_2, NotProbed,R,Resistor,,Fail
R10:,    Pin:2, Signal:NetR10_2, Orig_Signal:NetR10_2, NotProbed,R,Resistor,,Fail
R11011:,    Pin:2, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,R,Resistor,,Fail
R11011:,    Pin:1, Signal:NetR11011_1, Orig_Signal:NetR11011_1, NotProbed,R,Resistor,,Fail
R11022:,    Pin:2, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,R,Resistor,,Fail
R11022:,    Pin:1, Signal:NetR11022_1, Orig_Signal:NetR11022_1, NotProbed,R,Resistor,,Fail
R11111:,    Pin:2, Signal:NetR11011_1, Orig_Signal:NetR11011_1, NotProbed,R,Resistor,50.0,Pass
R11111:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,R,Resistor,,Fail
R11122:,    Pin:2, Signal:NetR11022_1, Orig_Signal:NetR11022_1, NotProbed,R,Resistor,50.0,Pass
R11122:,    Pin:1, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,R,Resistor,,Fail
R11311:,    Pin:2, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R11311:,    Pin:1, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,R,Resistor,,Fail
R11322:,    Pin:2, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R11322:,    Pin:1, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,R,Resistor,,Fail
R114:,    Pin:1, Signal:L3, Orig_Signal:L3, NotProbed,R,Resistor,,Fail
R114:,    Pin:2, Signal:NetR114_2, Orig_Signal:NetR114_2, NotProbed,R,Resistor,,Fail
R115:,    Pin:2, Signal:NetR115_2, Orig_Signal:NetR115_2, NotProbed,R,Resistor,,Fail
R115:,    Pin:1, Signal:NetR114_2, Orig_Signal:NetR114_2, NotProbed,R,Resistor,,Fail
R116:,    Pin:2, Signal:NetR116_2, Orig_Signal:NetR116_2, NotProbed,R,Resistor,,Fail
R116:,    Pin:1, Signal:NetR115_2, Orig_Signal:NetR115_2, NotProbed,R,Resistor,,Fail
R117:,    Pin:1, Signal:NetR116_2, Orig_Signal:NetR116_2, NotProbed,R,Resistor,,Fail
R117:,    Pin:2, Signal:NetR117_2, Orig_Signal:NetR117_2, NotProbed,R,Resistor,,Fail
R118:,    Pin:2, Signal:NetR118_2, Orig_Signal:NetR118_2, NotProbed,R,Resistor,,Fail
R118:,    Pin:1, Signal:NetR117_2, Orig_Signal:NetR117_2, NotProbed,R,Resistor,,Fail
R119:,    Pin:1, Signal:NetR118_2, Orig_Signal:NetR118_2, NotProbed,R,Resistor,,Fail
R119:,    Pin:2, Signal:NetC54_1, Orig_Signal:NetC54_1, NotProbed,R,Resistor,,Fail
R11:,    Pin:2, Signal:NetR11_2, Orig_Signal:NetR11_2, NotProbed,R,Resistor,,Fail
R11:,    Pin:1, Signal:NetR9_2, Orig_Signal:NetR9_2, NotProbed,R,Resistor,,Fail
R120:,    Pin:2, Signal:NetC54_2, Orig_Signal:NetC54_2, NotProbed,R,Resistor,,Fail
R120:,    Pin:1, Signal:NetC54_1, Orig_Signal:NetC54_1, NotProbed,R,Resistor,,Fail
R121:,    Pin:1, Signal:NetC54_2, Orig_Signal:NetC54_2, NotProbed,R,Resistor,,Fail
R121:,    Pin:2, Signal:SENSE_L3, Orig_Signal:SENSE_L3, Probed,R,Resistor,50.0,Pass
R12711:,    Pin:1, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,R,Resistor,,Fail
R12711:,    Pin:2, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R12722:,    Pin:1, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,R,Resistor,,Fail
R12722:,    Pin:2, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R12811:,    Pin:1, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,R,Resistor,,Fail
R12811:,    Pin:2, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R12822:,    Pin:1, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,R,Resistor,,Fail
R12822:,    Pin:2, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R12911:,    Pin:1, Signal:NetC3811_1, Orig_Signal:NetC3811_1, NotProbed,R,Resistor,,Fail
R12911:,    Pin:2, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R12922:,    Pin:1, Signal:NetC3822_1, Orig_Signal:NetC3822_1, NotProbed,R,Resistor,,Fail
R12922:,    Pin:2, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R12:,    Pin:2, Signal:NetR12_2, Orig_Signal:NetR12_2, NotProbed,R,Resistor,,Fail
R12:,    Pin:1, Signal:NetR10_2, Orig_Signal:NetR10_2, NotProbed,R,Resistor,,Fail
R13011:,    Pin:2, Signal:NetC3211_1, Orig_Signal:NetC3211_1, NotProbed,R,Resistor,,Fail
R13011:,    Pin:1, Signal:VDD_AUX11, Orig_Signal:VDD-AUX11, NotProbed,R,Resistor,,Fail
R13022:,    Pin:1, Signal:VDD_AUX22, Orig_Signal:VDD-AUX22, NotProbed,R,Resistor,,Fail
R13022:,    Pin:2, Signal:NetC3222_1, Orig_Signal:NetC3222_1, NotProbed,R,Resistor,,Fail
R13111:,    Pin:1, Signal:DRIVE11, Orig_Signal:DRIVE11, NotProbed,R,Resistor,,Fail
R13111:,    Pin:2, Signal:NetQ1111_1, Orig_Signal:NetQ1111_1, NotProbed,R,Resistor,,Fail
R13122:,    Pin:1, Signal:DRIVE22, Orig_Signal:DRIVE22, NotProbed,R,Resistor,,Fail
R13122:,    Pin:2, Signal:NetQ1122_1, Orig_Signal:NetQ1122_1, NotProbed,R,Resistor,,Fail
R13311:,    Pin:1, Signal:DRIVE11, Orig_Signal:DRIVE11, NotProbed,R,Resistor,,Fail
R13311:,    Pin:2, Signal:NetQ1611_1, Orig_Signal:NetQ1611_1, NotProbed,R,Resistor,,Fail
R13322:,    Pin:1, Signal:DRIVE22, Orig_Signal:DRIVE22, NotProbed,R,Resistor,,Fail
R13322:,    Pin:2, Signal:NetQ1622_1, Orig_Signal:NetQ1622_1, NotProbed,R,Resistor,,Fail
R13411:,    Pin:1, Signal:VDD_AUX11, Orig_Signal:VDD-AUX11, NotProbed,R,Resistor,,Fail
R13411:,    Pin:2, Signal:NetC111_1, Orig_Signal:NetC111_1, NotProbed,R,Resistor,,Fail
R13422:,    Pin:2, Signal:NetC122_1, Orig_Signal:NetC122_1, NotProbed,R,Resistor,,Fail
R13422:,    Pin:1, Signal:VDD_AUX22, Orig_Signal:VDD-AUX22, NotProbed,R,Resistor,,Fail
R13511:,    Pin:1, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R13511:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R13522:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R13522:,    Pin:1, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R13611:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,R,Resistor,,Fail
R13611:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,R,Resistor,,Fail
R13622:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,R,Resistor,,Fail
R13622:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,R,Resistor,,Fail
R13711:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,R,Resistor,,Fail
R13711:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,R,Resistor,,Fail
R13722:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,R,Resistor,,Fail
R13722:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,R,Resistor,,Fail
R13811:,    Pin:2, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,R,Resistor,,Fail
R13811:,    Pin:1, Signal:NetQ511_3, Orig_Signal:NetQ511_3, NotProbed,R,Resistor,,Fail
R13822:,    Pin:2, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,R,Resistor,,Fail
R13822:,    Pin:1, Signal:NetQ522_3, Orig_Signal:NetQ522_3, NotProbed,R,Resistor,,Fail
R13911:,    Pin:1, Signal:MIDCAP11, Orig_Signal:MIDCAP11, NotProbed,R,Resistor,,Fail
R13911:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,R,Resistor,,Fail
R13922:,    Pin:1, Signal:MIDCAP22, Orig_Signal:MIDCAP22, NotProbed,R,Resistor,,Fail
R13922:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,R,Resistor,,Fail
R13:,    Pin:1, Signal:NetR11_2, Orig_Signal:NetR11_2, NotProbed,R,Resistor,,Fail
R13:,    Pin:2, Signal:NetR13_2, Orig_Signal:NetR13_2, NotProbed,R,Resistor,,Fail
R14011:,    Pin:1, Signal:NetD1811_1, Orig_Signal:NetD1811_1, NotProbed,R,Resistor,,Fail
R14011:,    Pin:2, Signal:NetC3011_1, Orig_Signal:NetC3011_1, NotProbed,R,Resistor,,Fail
R14022:,    Pin:1, Signal:NetD1822_1, Orig_Signal:NetD1822_1, NotProbed,R,Resistor,,Fail
R14022:,    Pin:2, Signal:NetC3022_1, Orig_Signal:NetC3022_1, NotProbed,R,Resistor,,Fail
R14111:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R14111:,    Pin:1, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R14122:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R14122:,    Pin:1, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R14211:,    Pin:1, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R14211:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R14222:,    Pin:1, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R14222:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R14311:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R14311:,    Pin:1, Signal:NetR11311_2, Orig_Signal:NetR11311_2, NotProbed,R,Resistor,,Fail
R14322:,    Pin:1, Signal:NetR11322_2, Orig_Signal:NetR11322_2, NotProbed,R,Resistor,,Fail
R14322:,    Pin:2, Signal:24V_OUT, Orig_Signal:24V_OUT, Probed,R,Resistor,50.0,Pass
R14511:,    Pin:1, Signal:NetR14511_1, Orig_Signal:NetR14511_1, NotProbed,R,Resistor,,Fail
R14511:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,R,Resistor,50.0,Pass
R14522:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,R,Resistor,50.0,Pass
R14522:,    Pin:1, Signal:NetR14522_1, Orig_Signal:NetR14522_1, NotProbed,R,Resistor,,Fail
R14611:,    Pin:2, Signal:NetR14511_1, Orig_Signal:NetR14511_1, NotProbed,R,Resistor,50.0,Pass
R14611:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,R,Resistor,,Fail
R14622:,    Pin:2, Signal:NetR14522_1, Orig_Signal:NetR14522_1, NotProbed,R,Resistor,50.0,Pass
R14622:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,R,Resistor,,Fail
R14711:,    Pin:1, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,R,Resistor,,Fail
R14711:,    Pin:2, Signal:NetR14711_2, Orig_Signal:NetR14711_2, NotProbed,R,Resistor,,Fail
R14722:,    Pin:1, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,R,Resistor,,Fail
R14722:,    Pin:2, Signal:NetR14722_2, Orig_Signal:NetR14722_2, NotProbed,R,Resistor,,Fail
R14:,    Pin:2, Signal:NetR14_2, Orig_Signal:NetR14_2, NotProbed,R,Resistor,,Fail
R14:,    Pin:1, Signal:NetR12_2, Orig_Signal:NetR12_2, NotProbed,R,Resistor,,Fail
R15:,    Pin:2, Signal:NetR15_2, Orig_Signal:NetR15_2, NotProbed,R,Resistor,,Fail
R15:,    Pin:1, Signal:NetR13_2, Orig_Signal:NetR13_2, NotProbed,R,Resistor,,Fail
R16:,    Pin:1, Signal:NetR14_2, Orig_Signal:NetR14_2, NotProbed,R,Resistor,,Fail
R16:,    Pin:2, Signal:NetR16_2, Orig_Signal:NetR16_2, NotProbed,R,Resistor,,Fail
R17:,    Pin:1, Signal:NetR15_2, Orig_Signal:NetR15_2, NotProbed,R,Resistor,,Fail
R17:,    Pin:2, Signal:NetR17_2, Orig_Signal:NetR17_2, NotProbed,R,Resistor,,Fail
R18:,    Pin:2, Signal:NetR18_2, Orig_Signal:NetR18_2, NotProbed,R,Resistor,,Fail
R18:,    Pin:1, Signal:NetR16_2, Orig_Signal:NetR16_2, NotProbed,R,Resistor,,Fail
R19:,    Pin:1, Signal:NetR17_2, Orig_Signal:NetR17_2, NotProbed,R,Resistor,,Fail
R19:,    Pin:2, Signal:NetQ1_4, Orig_Signal:NetQ1_4, NotProbed,R,Resistor,,Fail
R1:,    Pin:2, Signal:NetR1_2, Orig_Signal:NetR1_2, NotProbed,R,Resistor,50.0,Pass
R1:,    Pin:1, Signal:BUS_POS, Orig_Signal:BUS_POS, Probed,R,Resistor,,Fail
R20:,    Pin:1, Signal:NetR18_2, Orig_Signal:NetR18_2, NotProbed,R,Resistor,,Fail
R20:,    Pin:2, Signal:NetQ2_3, Orig_Signal:NetQ2_3, NotProbed,R,Resistor,,Fail
R21:,    Pin:2, Signal:VDS, Orig_Signal:VDS, NotProbed,R,Resistor,,Fail
R21:,    Pin:1, Signal:NetR21_1, Orig_Signal:NetR21_1, NotProbed,R,Resistor,,Fail
R22:,    Pin:1, Signal:12V0, Orig_Signal:12V0, NotProbed,R,Resistor,,Fail
R22:,    Pin:2, Signal:NetR22_2, Orig_Signal:NetR22_2, NotProbed,R,Resistor,,Fail
R23:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,R,Resistor,,Fail
R23:,    Pin:2, Signal:NetR23_2, Orig_Signal:NetR23_2, NotProbed,R,Resistor,,Fail
R24:,    Pin:2, Signal:NetR24_2, Orig_Signal:NetR24_2, NotProbed,R,Resistor,,Fail
R24:,    Pin:1, Signal:12V0, Orig_Signal:12V0, NotProbed,R,Resistor,,Fail
R25:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,R,Resistor,,Fail
R25:,    Pin:2, Signal:NetR25_2, Orig_Signal:NetR25_2, NotProbed,R,Resistor,,Fail
R26:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,R,Resistor,,Fail
R26:,    Pin:2, Signal:NetR26_2, Orig_Signal:NetR26_2, NotProbed,R,Resistor,,Fail
R27:,    Pin:1, Signal:NetR27_1, Orig_Signal:NetR27_1, NotProbed,R,Resistor,,Fail
R27:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,R,Resistor,50.0,Pass
R2811:,    Pin:2, Signal:NetR2811_2, Orig_Signal:NetR2811_2, NotProbed,R,Resistor,,Fail
R2811:,    Pin:1, Signal:NetD1811_2, Orig_Signal:NetD1811_2, NotProbed,R,Resistor,,Fail
R2822:,    Pin:1, Signal:NetD1822_2, Orig_Signal:NetD1822_2, NotProbed,R,Resistor,,Fail
R2822:,    Pin:2, Signal:NetR2822_2, Orig_Signal:NetR2822_2, NotProbed,R,Resistor,,Fail
R29:,    Pin:1, Signal:NetR29_1, Orig_Signal:NetR29_1, NotProbed,R,Resistor,,Fail
R29:,    Pin:2, Signal:VDS, Orig_Signal:VDS, NotProbed,R,Resistor,,Fail
R2:,    Pin:1, Signal:BUS_NEG, Orig_Signal:BUS_NEG, Probed,R,Resistor,,Fail
R2:,    Pin:2, Signal:NetR2_2, Orig_Signal:NetR2_2, NotProbed,R,Resistor,50.0,Pass
R30:,    Pin:1, Signal:NetCS_1, Orig_Signal:NetCS_1, NotProbed,R,Resistor,,Fail
R30:,    Pin:2, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,R,Resistor,50.0,Pass
R31:,    Pin:2, Signal:NetD11_2, Orig_Signal:NetD11_2, NotProbed,R,Resistor,,Fail
R31:,    Pin:1, Signal:L1, Orig_Signal:L1, NotProbed,R,Resistor,,Fail
R32:,    Pin:1, Signal:L2, Orig_Signal:L2, NotProbed,R,Resistor,,Fail
R32:,    Pin:2, Signal:NetD13_2, Orig_Signal:NetD13_2, NotProbed,R,Resistor,,Fail
R33:,    Pin:1, Signal:L3, Orig_Signal:L3, NotProbed,R,Resistor,,Fail
R33:,    Pin:2, Signal:NetD15_2, Orig_Signal:NetD15_2, NotProbed,R,Resistor,,Fail
R34:,    Pin:1, Signal:CHARGE, Orig_Signal:CHARGE, Probed,R,Resistor,,Fail
R34:,    Pin:2, Signal:NetR34_2, Orig_Signal:NetR34_2, NotProbed,R,Resistor,50.0,Pass
R35:,    Pin:2, Signal:NetR35_2, Orig_Signal:NetR35_2, NotProbed,R,Resistor,,Fail
R35:,    Pin:1, Signal:NetR35_1, Orig_Signal:NetR35_1, NotProbed,R,Resistor,,Fail
R36:,    Pin:1, Signal:NetR36_1, Orig_Signal:NetR36_1, NotProbed,R,Resistor,,Fail
R36:,    Pin:2, Signal:NetR36_2, Orig_Signal:NetR36_2, NotProbed,R,Resistor,,Fail
R3711:,    Pin:2, Signal:NetC3011_1, Orig_Signal:NetC3011_1, NotProbed,R,Resistor,,Fail
R3711:,    Pin:1, Signal:VDD_AUX11, Orig_Signal:VDD-AUX11, NotProbed,R,Resistor,,Fail
R3722:,    Pin:1, Signal:VDD_AUX22, Orig_Signal:VDD-AUX22, NotProbed,R,Resistor,,Fail
R3722:,    Pin:2, Signal:NetC3022_1, Orig_Signal:NetC3022_1, NotProbed,R,Resistor,,Fail
R3811:,    Pin:1, Signal:NetR2811_2, Orig_Signal:NetR2811_2, NotProbed,R,Resistor,,Fail
R3811:,    Pin:2, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,R,Resistor,,Fail
R3822:,    Pin:1, Signal:NetR2822_2, Orig_Signal:NetR2822_2, NotProbed,R,Resistor,,Fail
R3822:,    Pin:2, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,R,Resistor,,Fail
R3911:,    Pin:1, Signal:NetF211_2, Orig_Signal:NetF211_2, NotProbed,R,Resistor,,Fail
R3911:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,R,Resistor,,Fail
R3922:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,R,Resistor,,Fail
R3922:,    Pin:1, Signal:NetF222_2, Orig_Signal:NetF222_2, NotProbed,R,Resistor,,Fail
R3:,    Pin:2, Signal:NetR3_2, Orig_Signal:NetR3_2, NotProbed,R,Resistor,,Fail
R3:,    Pin:1, Signal:NetR1_2, Orig_Signal:NetR1_2, NotProbed,R,Resistor,,Fail
R4011:,    Pin:2, Signal:HV_11, Orig_Signal:HV+11, NotProbed,R,Resistor,,Fail
R4011:,    Pin:1, Signal:NetF111_2, Orig_Signal:NetF111_2, NotProbed,R,Resistor,,Fail
R4022:,    Pin:2, Signal:HV_22, Orig_Signal:HV+22, NotProbed,R,Resistor,,Fail
R4022:,    Pin:1, Signal:NetF122_2, Orig_Signal:NetF122_2, NotProbed,R,Resistor,,Fail
R4111:,    Pin:1, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,R,Resistor,,Fail
R4111:,    Pin:2, Signal:NetR4111_2, Orig_Signal:NetR4111_2, NotProbed,R,Resistor,,Fail
R4122:,    Pin:2, Signal:NetR4122_2, Orig_Signal:NetR4122_2, NotProbed,R,Resistor,,Fail
R4122:,    Pin:1, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,R,Resistor,,Fail
R4211:,    Pin:2, Signal:NetQ511_3, Orig_Signal:NetQ511_3, NotProbed,R,Resistor,,Fail
R4211:,    Pin:1, Signal:NetC3711_1, Orig_Signal:NetC3711_1, NotProbed,R,Resistor,,Fail
R4222:,    Pin:2, Signal:NetQ522_3, Orig_Signal:NetQ522_3, NotProbed,R,Resistor,,Fail
R4222:,    Pin:1, Signal:NetC3722_1, Orig_Signal:NetC3722_1, NotProbed,R,Resistor,,Fail
R4311:,    Pin:2, Signal:NetD2411_2, Orig_Signal:NetD2411_2, NotProbed,R,Resistor,,Fail
R4311:,    Pin:1, Signal:NetD2411_1, Orig_Signal:NetD2411_1, NotProbed,R,Resistor,,Fail
R4322:,    Pin:2, Signal:NetD2422_2, Orig_Signal:NetD2422_2, NotProbed,R,Resistor,,Fail
R4322:,    Pin:1, Signal:NetD2422_1, Orig_Signal:NetD2422_1, NotProbed,R,Resistor,,Fail
R4411:,    Pin:2, Signal:NetD2711_2, Orig_Signal:NetD2711_2, NotProbed,R,Resistor,,Fail
R4411:,    Pin:1, Signal:NetD2711_1, Orig_Signal:NetD2711_1, NotProbed,R,Resistor,,Fail
R4422:,    Pin:1, Signal:NetD2722_1, Orig_Signal:NetD2722_1, NotProbed,R,Resistor,,Fail
R4422:,    Pin:2, Signal:NetD2722_2, Orig_Signal:NetD2722_2, NotProbed,R,Resistor,,Fail
R4511:,    Pin:1, Signal:NetD2511_1, Orig_Signal:NetD2511_1, NotProbed,R,Resistor,,Fail
R4511:,    Pin:2, Signal:NetD2511_2, Orig_Signal:NetD2511_2, NotProbed,R,Resistor,,Fail
R4522:,    Pin:1, Signal:NetD2522_1, Orig_Signal:NetD2522_1, NotProbed,R,Resistor,,Fail
R4522:,    Pin:2, Signal:NetD2522_2, Orig_Signal:NetD2522_2, NotProbed,R,Resistor,,Fail
R46:,    Pin:1, Signal:BUS_POS, Orig_Signal:BUS_POS, Probed,R,Resistor,,Fail
R46:,    Pin:2, Signal:NetR46_2, Orig_Signal:NetR46_2, NotProbed,R,Resistor,50.0,Pass
R47:,    Pin:1, Signal:BUS_NEG, Orig_Signal:BUS_NEG, Probed,R,Resistor,,Fail
R47:,    Pin:2, Signal:NetR47_2, Orig_Signal:NetR47_2, NotProbed,R,Resistor,50.0,Pass
R48:,    Pin:2, Signal:NetR48_2, Orig_Signal:NetR48_2, NotProbed,R,Resistor,50.0,Pass
R48:,    Pin:1, Signal:BUS_MID, Orig_Signal:BUS_MID, Probed,R,Resistor,,Fail
R49:,    Pin:2, Signal:NetR49_2, Orig_Signal:NetR49_2, NotProbed,R,Resistor,,Fail
R49:,    Pin:1, Signal:L2, Orig_Signal:L2, NotProbed,R,Resistor,,Fail
R4:,    Pin:1, Signal:NetR2_2, Orig_Signal:NetR2_2, NotProbed,R,Resistor,,Fail
R4:,    Pin:2, Signal:NetR4_2, Orig_Signal:NetR4_2, NotProbed,R,Resistor,,Fail
R50:,    Pin:1, Signal:L1, Orig_Signal:L1, NotProbed,R,Resistor,,Fail
R50:,    Pin:2, Signal:NetR50_2, Orig_Signal:NetR50_2, NotProbed,R,Resistor,,Fail
R51:,    Pin:1, Signal:NetR46_2, Orig_Signal:NetR46_2, NotProbed,R,Resistor,,Fail
R51:,    Pin:2, Signal:NetR51_2, Orig_Signal:NetR51_2, NotProbed,R,Resistor,,Fail
R52:,    Pin:2, Signal:NetR52_2, Orig_Signal:NetR52_2, NotProbed,R,Resistor,,Fail
R52:,    Pin:1, Signal:NetR47_2, Orig_Signal:NetR47_2, NotProbed,R,Resistor,,Fail
R53:,    Pin:1, Signal:NetR48_2, Orig_Signal:NetR48_2, NotProbed,R,Resistor,,Fail
R53:,    Pin:2, Signal:NetR53_2, Orig_Signal:NetR53_2, NotProbed,R,Resistor,,Fail
R54:,    Pin:2, Signal:NetR54_2, Orig_Signal:NetR54_2, NotProbed,R,Resistor,,Fail
R54:,    Pin:1, Signal:NetR49_2, Orig_Signal:NetR49_2, NotProbed,R,Resistor,,Fail
R55:,    Pin:2, Signal:NetR55_2, Orig_Signal:NetR55_2, NotProbed,R,Resistor,,Fail
R55:,    Pin:1, Signal:NetR50_2, Orig_Signal:NetR50_2, NotProbed,R,Resistor,,Fail
R56:,    Pin:1, Signal:NetR51_2, Orig_Signal:NetR51_2, NotProbed,R,Resistor,,Fail
R56:,    Pin:2, Signal:NetR56_2, Orig_Signal:NetR56_2, NotProbed,R,Resistor,,Fail
R57:,    Pin:1, Signal:NetR52_2, Orig_Signal:NetR52_2, NotProbed,R,Resistor,,Fail
R57:,    Pin:2, Signal:NetR57_2, Orig_Signal:NetR57_2, NotProbed,R,Resistor,,Fail
R58:,    Pin:2, Signal:NetR58_2, Orig_Signal:NetR58_2, NotProbed,R,Resistor,,Fail
R58:,    Pin:1, Signal:NetR53_2, Orig_Signal:NetR53_2, NotProbed,R,Resistor,,Fail
R59:,    Pin:2, Signal:NetR59_2, Orig_Signal:NetR59_2, NotProbed,R,Resistor,,Fail
R59:,    Pin:1, Signal:NetR54_2, Orig_Signal:NetR54_2, NotProbed,R,Resistor,,Fail
R5:,    Pin:2, Signal:NetR5_2, Orig_Signal:NetR5_2, NotProbed,R,Resistor,,Fail
R5:,    Pin:1, Signal:NetR3_2, Orig_Signal:NetR3_2, NotProbed,R,Resistor,,Fail
R60:,    Pin:2, Signal:NetR60_2, Orig_Signal:NetR60_2, NotProbed,R,Resistor,,Fail
R60:,    Pin:1, Signal:NetR55_2, Orig_Signal:NetR55_2, NotProbed,R,Resistor,,Fail
R61:,    Pin:1, Signal:NetR56_2, Orig_Signal:NetR56_2, NotProbed,R,Resistor,,Fail
R61:,    Pin:2, Signal:NetR61_2, Orig_Signal:NetR61_2, NotProbed,R,Resistor,,Fail
R62:,    Pin:1, Signal:NetR57_2, Orig_Signal:NetR57_2, NotProbed,R,Resistor,,Fail
R62:,    Pin:2, Signal:NetR62_2, Orig_Signal:NetR62_2, NotProbed,R,Resistor,,Fail
R63:,    Pin:2, Signal:NetR63_2, Orig_Signal:NetR63_2, NotProbed,R,Resistor,,Fail
R63:,    Pin:1, Signal:NetR58_2, Orig_Signal:NetR58_2, NotProbed,R,Resistor,,Fail
R64:,    Pin:1, Signal:NetR59_2, Orig_Signal:NetR59_2, NotProbed,R,Resistor,,Fail
R64:,    Pin:2, Signal:NetR64_2, Orig_Signal:NetR64_2, NotProbed,R,Resistor,,Fail
R65:,    Pin:1, Signal:NetR60_2, Orig_Signal:NetR60_2, NotProbed,R,Resistor,,Fail
R65:,    Pin:2, Signal:NetR65_2, Orig_Signal:NetR65_2, NotProbed,R,Resistor,,Fail
R66:,    Pin:1, Signal:NetR61_2, Orig_Signal:NetR61_2, NotProbed,R,Resistor,,Fail
R66:,    Pin:2, Signal:NetR66_2, Orig_Signal:NetR66_2, NotProbed,R,Resistor,,Fail
R67:,    Pin:1, Signal:NetR62_2, Orig_Signal:NetR62_2, NotProbed,R,Resistor,,Fail
R67:,    Pin:2, Signal:NetR67_2, Orig_Signal:NetR67_2, NotProbed,R,Resistor,,Fail
R68:,    Pin:2, Signal:NetR68_2, Orig_Signal:NetR68_2, NotProbed,R,Resistor,,Fail
R68:,    Pin:1, Signal:NetR63_2, Orig_Signal:NetR63_2, NotProbed,R,Resistor,,Fail
R69:,    Pin:2, Signal:NetR69_2, Orig_Signal:NetR69_2, NotProbed,R,Resistor,,Fail
R69:,    Pin:1, Signal:NetR64_2, Orig_Signal:NetR64_2, NotProbed,R,Resistor,,Fail
R6:,    Pin:1, Signal:NetR4_2, Orig_Signal:NetR4_2, NotProbed,R,Resistor,,Fail
R6:,    Pin:2, Signal:NetR6_2, Orig_Signal:NetR6_2, NotProbed,R,Resistor,,Fail
R70:,    Pin:2, Signal:NetR70_2, Orig_Signal:NetR70_2, NotProbed,R,Resistor,,Fail
R70:,    Pin:1, Signal:NetR65_2, Orig_Signal:NetR65_2, NotProbed,R,Resistor,,Fail
R71:,    Pin:2, Signal:NetC10_1, Orig_Signal:NetC10_1, NotProbed,R,Resistor,,Fail
R71:,    Pin:1, Signal:NetR66_2, Orig_Signal:NetR66_2, NotProbed,R,Resistor,,Fail
R72:,    Pin:1, Signal:NetR67_2, Orig_Signal:NetR67_2, NotProbed,R,Resistor,,Fail
R72:,    Pin:2, Signal:NetC11_1, Orig_Signal:NetC11_1, NotProbed,R,Resistor,,Fail
R73:,    Pin:1, Signal:NetR68_2, Orig_Signal:NetR68_2, NotProbed,R,Resistor,,Fail
R73:,    Pin:2, Signal:NetC12_1, Orig_Signal:NetC12_1, NotProbed,R,Resistor,,Fail
R74:,    Pin:2, Signal:NetC13_1, Orig_Signal:NetC13_1, NotProbed,R,Resistor,,Fail
R74:,    Pin:1, Signal:NetR69_2, Orig_Signal:NetR69_2, NotProbed,R,Resistor,,Fail
R75:,    Pin:2, Signal:NetC14_1, Orig_Signal:NetC14_1, NotProbed,R,Resistor,,Fail
R75:,    Pin:1, Signal:NetR70_2, Orig_Signal:NetR70_2, NotProbed,R,Resistor,,Fail
R76:,    Pin:2, Signal:NetC10_2, Orig_Signal:NetC10_2, NotProbed,R,Resistor,,Fail
R76:,    Pin:1, Signal:NetC10_1, Orig_Signal:NetC10_1, NotProbed,R,Resistor,,Fail
R77:,    Pin:1, Signal:NetC11_1, Orig_Signal:NetC11_1, NotProbed,R,Resistor,,Fail
R77:,    Pin:2, Signal:NetC11_2, Orig_Signal:NetC11_2, NotProbed,R,Resistor,,Fail
R78:,    Pin:1, Signal:NetC12_1, Orig_Signal:NetC12_1, NotProbed,R,Resistor,,Fail
R78:,    Pin:2, Signal:NetC12_2, Orig_Signal:NetC12_2, NotProbed,R,Resistor,,Fail
R79:,    Pin:2, Signal:NetC13_2, Orig_Signal:NetC13_2, NotProbed,R,Resistor,,Fail
R79:,    Pin:1, Signal:NetC13_1, Orig_Signal:NetC13_1, NotProbed,R,Resistor,,Fail
R7:,    Pin:2, Signal:NetR7_2, Orig_Signal:NetR7_2, NotProbed,R,Resistor,,Fail
R7:,    Pin:1, Signal:NetR5_2, Orig_Signal:NetR5_2, NotProbed,R,Resistor,,Fail
R80:,    Pin:1, Signal:NetC14_1, Orig_Signal:NetC14_1, NotProbed,R,Resistor,,Fail
R80:,    Pin:2, Signal:NetC14_2, Orig_Signal:NetC14_2, NotProbed,R,Resistor,,Fail
R81:,    Pin:2, Signal:SENSE_INT_HV_POS, Orig_Signal:SENSE_INT_HV_POS, Probed,R,Resistor,50.0,Pass
R81:,    Pin:1, Signal:NetC10_2, Orig_Signal:NetC10_2, NotProbed,R,Resistor,,Fail
R82:,    Pin:1, Signal:NetC11_2, Orig_Signal:NetC11_2, NotProbed,R,Resistor,,Fail
R82:,    Pin:2, Signal:SENSE_INT_HV_NEG, Orig_Signal:SENSE_INT_HV_NEG, Probed,R,Resistor,50.0,Pass
R83:,    Pin:1, Signal:NetC12_2, Orig_Signal:NetC12_2, NotProbed,R,Resistor,,Fail
R83:,    Pin:2, Signal:SENSE_MIDV, Orig_Signal:SENSE_MIDV, Probed,R,Resistor,50.0,Pass
R84:,    Pin:1, Signal:NetC13_2, Orig_Signal:NetC13_2, NotProbed,R,Resistor,,Fail
R84:,    Pin:2, Signal:SENSE_L2, Orig_Signal:SENSE_L2, Probed,R,Resistor,50.0,Pass
R85:,    Pin:2, Signal:SENSE_L1, Orig_Signal:SENSE_L1, Probed,R,Resistor,50.0,Pass
R85:,    Pin:1, Signal:NetC14_2, Orig_Signal:NetC14_2, NotProbed,R,Resistor,,Fail
R86:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,R,Resistor,,Fail
R86:,    Pin:2, Signal:2V9, Orig_Signal:2V9, NotProbed,R,Resistor,,Fail
R87:,    Pin:1, Signal:2V9, Orig_Signal:2V9, NotProbed,R,Resistor,,Fail
R87:,    Pin:2, Signal:1V5, Orig_Signal:1V5, NotProbed,R,Resistor,,Fail
R88:,    Pin:1, Signal:1V5, Orig_Signal:1V5, NotProbed,R,Resistor,,Fail
R88:,    Pin:2, Signal:0V1, Orig_Signal:0V1, NotProbed,R,Resistor,,Fail
R89:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,R,Resistor,50.0,Pass
R89:,    Pin:1, Signal:0V1, Orig_Signal:0V1, NotProbed,R,Resistor,,Fail
R8:,    Pin:1, Signal:NetR6_2, Orig_Signal:NetR6_2, NotProbed,R,Resistor,,Fail
R8:,    Pin:2, Signal:NetR8_2, Orig_Signal:NetR8_2, NotProbed,R,Resistor,,Fail
R90:,    Pin:2, Signal:NetR90_2, Orig_Signal:NetR90_2, NotProbed,R,Resistor,,Fail
R90:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,R,Resistor,,Fail
R91:,    Pin:1, Signal:NetR91_1, Orig_Signal:NetR91_1, NotProbed,R,Resistor,,Fail
R91:,    Pin:2, Signal:SENSE_HV_POS_REF, Orig_Signal:SENSE_HV_POS_REF, Probed,R,Resistor,50.0,Pass
R92:,    Pin:2, Signal:SENSE_MIDV_REF, Orig_Signal:SENSE_MIDV_REF, Probed,R,Resistor,50.0,Pass
R92:,    Pin:1, Signal:NetR92_1, Orig_Signal:NetR92_1, NotProbed,R,Resistor,,Fail
R93:,    Pin:2, Signal:SENSE_HV_NEG_REF, Orig_Signal:SENSE_HV_NEG_REF, Probed,R,Resistor,50.0,Pass
R93:,    Pin:1, Signal:NetR93_1, Orig_Signal:NetR93_1, NotProbed,R,Resistor,,Fail
R94:,    Pin:2, Signal:NetR94_2, Orig_Signal:NetR94_2, NotProbed,R,Resistor,,Fail
R94:,    Pin:1, Signal:3V3, Orig_Signal:3V3, NotProbed,R,Resistor,,Fail
R9511:,    Pin:1, Signal:NetD2611_1, Orig_Signal:NetD2611_1, NotProbed,R,Resistor,,Fail
R9511:,    Pin:2, Signal:NetD2611_2, Orig_Signal:NetD2611_2, NotProbed,R,Resistor,,Fail
R9522:,    Pin:1, Signal:NetD2622_1, Orig_Signal:NetD2622_1, NotProbed,R,Resistor,,Fail
R9522:,    Pin:2, Signal:NetD2622_2, Orig_Signal:NetD2622_2, NotProbed,R,Resistor,,Fail
R9611:,    Pin:2, Signal:NetD2811_1, Orig_Signal:NetD2811_1, NotProbed,R,Resistor,,Fail
R9611:,    Pin:1, Signal:NetD2411_2, Orig_Signal:NetD2411_2, NotProbed,R,Resistor,,Fail
R9622:,    Pin:1, Signal:NetD2422_2, Orig_Signal:NetD2422_2, NotProbed,R,Resistor,,Fail
R9622:,    Pin:2, Signal:NetD2822_1, Orig_Signal:NetD2822_1, NotProbed,R,Resistor,,Fail
R9711:,    Pin:2, Signal:NetQ511_3, Orig_Signal:NetQ511_3, NotProbed,R,Resistor,,Fail
R9711:,    Pin:1, Signal:NetD2711_2, Orig_Signal:NetD2711_2, NotProbed,R,Resistor,,Fail
R9722:,    Pin:2, Signal:NetQ522_3, Orig_Signal:NetQ522_3, NotProbed,R,Resistor,,Fail
R9722:,    Pin:1, Signal:NetD2722_2, Orig_Signal:NetD2722_2, NotProbed,R,Resistor,,Fail
R9811:,    Pin:2, Signal:NetD3011_1, Orig_Signal:NetD3011_1, NotProbed,R,Resistor,,Fail
R9811:,    Pin:1, Signal:NetD2511_2, Orig_Signal:NetD2511_2, NotProbed,R,Resistor,,Fail
R9822:,    Pin:2, Signal:NetD3022_1, Orig_Signal:NetD3022_1, NotProbed,R,Resistor,,Fail
R9822:,    Pin:1, Signal:NetD2522_2, Orig_Signal:NetD2522_2, NotProbed,R,Resistor,,Fail
R9911:,    Pin:2, Signal:HV_111, Orig_Signal:HV-11, NotProbed,R,Resistor,,Fail
R9911:,    Pin:1, Signal:NetD2611_2, Orig_Signal:NetD2611_2, NotProbed,R,Resistor,,Fail
R9922:,    Pin:1, Signal:NetD2622_2, Orig_Signal:NetD2622_2, NotProbed,R,Resistor,,Fail
R9922:,    Pin:2, Signal:HV_221, Orig_Signal:HV-22, NotProbed,R,Resistor,,Fail
R9:,    Pin:2, Signal:NetR9_2, Orig_Signal:NetR9_2, NotProbed,R,Resistor,,Fail
R9:,    Pin:1, Signal:NetR7_2, Orig_Signal:NetR7_2, NotProbed,R,Resistor,,Fail
RV1:,    Pin:1, Signal:NetE1_1, Orig_Signal:NetE1_1, NotProbed,R,Resistor,,Fail
RV1:,    Pin:2, Signal:NetD15_2, Orig_Signal:NetD15_2, NotProbed,R,Resistor,,Fail
RV2:,    Pin:1, Signal:NetE2_1, Orig_Signal:NetE2_1, NotProbed,R,Resistor,,Fail
RV2:,    Pin:2, Signal:NetD13_2, Orig_Signal:NetD13_2, NotProbed,R,Resistor,,Fail
RV3:,    Pin:2, Signal:NetE3_2, Orig_Signal:NetE3_2, NotProbed,R,Resistor,,Fail
RV3:,    Pin:1, Signal:NetD13_2, Orig_Signal:NetD13_2, NotProbed,R,Resistor,,Fail
T1:,    Pin:6, Signal:NetD5_1, Orig_Signal:NetD5_1, NotProbed,T,0,,Fail
T1:,    Pin:5, Signal:NetD4_2, Orig_Signal:NetD4_2, NotProbed,T,0,,Fail
T1:,    Pin:1, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,T,0,,Fail
T1:,    Pin:2, Signal:VDS, Orig_Signal:VDS, NotProbed,T,0,,Fail
T1:,    Pin:4, Signal:NetD3_1, Orig_Signal:NetD3_1, NotProbed,T,0,,Fail
T1:,    Pin:3, Signal:NetD2_2, Orig_Signal:NetD2_2, NotProbed,T,0,,Fail
T211:,    Pin:3, Signal:NetD3311_2, Orig_Signal:NetD3311_2, NotProbed,T,0,,Fail
T211:,    Pin:6, Signal:NetD2811_1, Orig_Signal:NetD2811_1, NotProbed,T,0,,Fail
T211:,    Pin:5, Signal:NetD2411_1, Orig_Signal:NetD2411_1, NotProbed,T,0,,Fail
T211:,    Pin:2, Signal:NetD2711_1, Orig_Signal:NetD2711_1, NotProbed,T,0,,Fail
T211:,    Pin:4, Signal:NetD1911_1, Orig_Signal:NetD1911_1, NotProbed,T,0,,Fail
T211:,    Pin:1, Signal:NetQ511_3, Orig_Signal:NetQ511_3, NotProbed,T,0,,Fail
T222:,    Pin:6, Signal:NetD2822_1, Orig_Signal:NetD2822_1, NotProbed,T,0,,Fail
T222:,    Pin:5, Signal:NetD2422_1, Orig_Signal:NetD2422_1, NotProbed,T,0,,Fail
T222:,    Pin:3, Signal:NetD3322_2, Orig_Signal:NetD3322_2, NotProbed,T,0,,Fail
T222:,    Pin:1, Signal:NetQ522_3, Orig_Signal:NetQ522_3, NotProbed,T,0,,Fail
T222:,    Pin:4, Signal:NetD1922_1, Orig_Signal:NetD1922_1, NotProbed,T,0,,Fail
T222:,    Pin:2, Signal:NetD2722_1, Orig_Signal:NetD2722_1, NotProbed,T,0,,Fail
T311:,    Pin:2, Signal:NetD2611_1, Orig_Signal:NetD2611_1, NotProbed,T,0,,Fail
T311:,    Pin:1, Signal:HV_111, Orig_Signal:HV-11, NotProbed,T,0,,Fail
T311:,    Pin:5, Signal:NetD2511_1, Orig_Signal:NetD2511_1, NotProbed,T,0,,Fail
T311:,    Pin:3, Signal:NetD2011_2, Orig_Signal:NetD2011_2, NotProbed,T,0,,Fail
T311:,    Pin:4, Signal:NetD2111_1, Orig_Signal:NetD2111_1, NotProbed,T,0,,Fail
T311:,    Pin:6, Signal:NetD3011_1, Orig_Signal:NetD3011_1, NotProbed,T,0,,Fail
T322:,    Pin:4, Signal:NetD2122_1, Orig_Signal:NetD2122_1, NotProbed,T,0,,Fail
T322:,    Pin:6, Signal:NetD3022_1, Orig_Signal:NetD3022_1, NotProbed,T,0,,Fail
T322:,    Pin:5, Signal:NetD2522_1, Orig_Signal:NetD2522_1, NotProbed,T,0,,Fail
T322:,    Pin:3, Signal:NetD2022_2, Orig_Signal:NetD2022_2, NotProbed,T,0,,Fail
T322:,    Pin:2, Signal:NetD2622_1, Orig_Signal:NetD2622_1, NotProbed,T,0,,Fail
T322:,    Pin:1, Signal:HV_221, Orig_Signal:HV-22, NotProbed,T,0,,Fail
T411:,    Pin:2, Signal:w11, Orig_Signal:w11, NotProbed,T,0,,Fail
T411:,    Pin:4, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,T,0,,Fail
T411:,    Pin:16, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,T,0,,Fail
T411:,    Pin:1, Signal:NetD2811_1, Orig_Signal:NetD2811_1, NotProbed,T,0,,Fail
T411:,    Pin:11, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,T,0,,Fail
T411:,    Pin:12, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,T,0,,Fail
T411:,    Pin:7, Signal:y11, Orig_Signal:y11, NotProbed,T,0,,Fail
T411:,    Pin:5, Signal:NetD1811_2, Orig_Signal:NetD1811_2, NotProbed,T,0,,Fail
T411:,    Pin:9, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,T,0,,Fail
T411:,    Pin:3, Signal:NetD2911_2, Orig_Signal:NetD2911_2, NotProbed,T,0,,Fail
T411:,    Pin:10, Signal:NetC6011_2, Orig_Signal:NetC6011_2, NotProbed,T,0,,Fail
T411:,    Pin:15, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,T,0,,Fail
T411:,    Pin:6, Signal:NetD3011_1, Orig_Signal:NetD3011_1, NotProbed,T,0,,Fail
T411:,    Pin:13, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,T,0,,Fail
T411:,    Pin:8, Signal:NetD3111_2, Orig_Signal:NetD3111_2, NotProbed,T,0,,Fail
T411:,    Pin:14, Signal:NetC6511_2, Orig_Signal:NetC6511_2, NotProbed,T,0,,Fail
T422:,    Pin:11, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,T,0,,Fail
T422:,    Pin:6, Signal:NetD3022_1, Orig_Signal:NetD3022_1, NotProbed,T,0,,Fail
T422:,    Pin:12, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,T,0,,Fail
T422:,    Pin:7, Signal:y22, Orig_Signal:y22, NotProbed,T,0,,Fail
T422:,    Pin:10, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,T,0,,Fail
T422:,    Pin:14, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,T,0,,Fail
T422:,    Pin:13, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,T,0,,Fail
T422:,    Pin:2, Signal:w22, Orig_Signal:w22, NotProbed,T,0,,Fail
T422:,    Pin:9, Signal:NetC6022_2, Orig_Signal:NetC6022_2, NotProbed,T,0,,Fail
T422:,    Pin:4, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,T,0,,Fail
T422:,    Pin:3, Signal:NetD2922_2, Orig_Signal:NetD2922_2, NotProbed,T,0,,Fail
T422:,    Pin:5, Signal:NetD1822_2, Orig_Signal:NetD1822_2, NotProbed,T,0,,Fail
T422:,    Pin:1, Signal:NetD2822_1, Orig_Signal:NetD2822_1, NotProbed,T,0,,Fail
T422:,    Pin:15, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,T,0,,Fail
T422:,    Pin:16, Signal:NetC6522_2, Orig_Signal:NetC6522_2, NotProbed,T,0,,Fail
T422:,    Pin:8, Signal:NetD3122_2, Orig_Signal:NetD3122_2, NotProbed,T,0,,Fail
TH1:,    Pin:1, Signal:UNCONNECTED_6, Orig_Signal:UNCONNECTED_6, NotProbed,T,0,,Fail
TH2:,    Pin:1, Signal:UNCONNECTED_5, Orig_Signal:UNCONNECTED_5, NotProbed,T,0,,Fail
U10:,    Pin:2, Signal:NetR36_1, Orig_Signal:NetR36_1, NotProbed,U,Library,,Fail
U10:,    Pin:1, Signal:12V0, Orig_Signal:12V0, NotProbed,U,Library,,Fail
U10:,    Pin:3, Signal:GND, Orig_Signal:GND, Probed,U,Library,,Fail
U10:,    Pin:4, Signal:nDONE, Orig_Signal:nDONE, Probed,U,Library,50.0,Pass
U11:,    Pin:2, Signal:NetR35_1, Orig_Signal:NetR35_1, NotProbed,U,Library,,Fail
U11:,    Pin:4, Signal:nFAULT, Orig_Signal:nFAULT, Probed,U,Library,50.0,Pass
U11:,    Pin:3, Signal:GND, Orig_Signal:GND, Probed,U,Library,,Fail
U11:,    Pin:1, Signal:12V0, Orig_Signal:12V0, NotProbed,U,Library,,Fail
U13:,    Pin:4, Signal:NetC54_1, Orig_Signal:NetC54_1, NotProbed,U,Library,,Fail
U13:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,U,Library,,Fail
U13:,    Pin:1, Signal:NetC54_2, Orig_Signal:NetC54_2, NotProbed,U,Library,,Fail
U13:,    Pin:5, Signal:3V3, Orig_Signal:3V3, NotProbed,U,Library,20.0,Fail
U13:,    Pin:3, Signal:1V5, Orig_Signal:1V5, NotProbed,U,Library,,Fail
U1511:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,U,Library,,Fail
U1511:,    Pin:3, Signal:NetC7011_1, Orig_Signal:NetC7011_1, NotProbed,U,Library,,Fail
U1511:,    Pin:4, Signal:NetC6211_2, Orig_Signal:NetC6211_2, NotProbed,U,Library,,Fail
U1511:,    Pin:5, Signal:NetR10211_2, Orig_Signal:NetR10211_2, NotProbed,U,Library,20.0,Fail
U1511:,    Pin:1, Signal:NetR10411_2, Orig_Signal:NetR10411_2, NotProbed,U,Library,,Fail
U1522:,    Pin:1, Signal:NetR10422_2, Orig_Signal:NetR10422_2, NotProbed,U,Library,,Fail
U1522:,    Pin:2, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,U,Library,,Fail
U1522:,    Pin:3, Signal:NetC7022_1, Orig_Signal:NetC7022_1, NotProbed,U,Library,,Fail
U1522:,    Pin:4, Signal:NetC6222_2, Orig_Signal:NetC6222_2, NotProbed,U,Library,,Fail
U1522:,    Pin:5, Signal:NetR10222_2, Orig_Signal:NetR10222_2, NotProbed,U,Library,20.0,Fail
U1:,    Pin:5, Signal:0V1, Orig_Signal:0V1, NotProbed,U,Library,,Fail
U1:,    Pin:11, Signal:GND, Orig_Signal:GND, Probed,U,Library,,Fail
U1:,    Pin:1, Signal:NetC10_2, Orig_Signal:NetC10_2, NotProbed,U,Library,,Fail
U1:,    Pin:2, Signal:NetC10_1, Orig_Signal:NetC10_1, NotProbed,U,Library,,Fail
U1:,    Pin:3, Signal:2V9, Orig_Signal:2V9, NotProbed,U,Library,,Fail
U1:,    Pin:4, Signal:3V3, Orig_Signal:3V3, NotProbed,U,Library,,Fail
U1:,    Pin:6, Signal:NetC11_1, Orig_Signal:NetC11_1, NotProbed,U,Library,,Fail
U1:,    Pin:7, Signal:NetC11_2, Orig_Signal:NetC11_2, NotProbed,U,Library,,Fail
U1:,    Pin:8, Signal:NetC12_2, Orig_Signal:NetC12_2, NotProbed,U,Library,,Fail
U1:,    Pin:10, Signal:1V5, Orig_Signal:1V5, NotProbed,U,Library,,Fail
U1:,    Pin:9, Signal:NetC12_1, Orig_Signal:NetC12_1, NotProbed,U,Library,,Fail
U1:,    Pin:12, Signal:1V5, Orig_Signal:1V5, NotProbed,U,Library,,Fail
U1:,    Pin:13, Signal:NetR92_1, Orig_Signal:NetR92_1, NotProbed,U,Library,,Fail
U1:,    Pin:14, Signal:NetR92_1, Orig_Signal:NetR92_1, NotProbed,U,Library,7.142857142857142,Fail
U2:,    Pin:4, Signal:3V3, Orig_Signal:3V3, NotProbed,U,Library,,Fail
U2:,    Pin:2, Signal:NetC14_1, Orig_Signal:NetC14_1, NotProbed,U,Library,,Fail
U2:,    Pin:3, Signal:1V5, Orig_Signal:1V5, NotProbed,U,Library,,Fail
U2:,    Pin:14, Signal:NetR93_1, Orig_Signal:NetR93_1, NotProbed,U,Library,7.142857142857142,Fail
U2:,    Pin:13, Signal:NetR93_1, Orig_Signal:NetR93_1, NotProbed,U,Library,,Fail
U2:,    Pin:6, Signal:NetC13_1, Orig_Signal:NetC13_1, NotProbed,U,Library,,Fail
U2:,    Pin:1, Signal:NetC14_2, Orig_Signal:NetC14_2, NotProbed,U,Library,,Fail
U2:,    Pin:8, Signal:NetR91_1, Orig_Signal:NetR91_1, NotProbed,U,Library,,Fail
U2:,    Pin:9, Signal:NetR91_1, Orig_Signal:NetR91_1, NotProbed,U,Library,,Fail
U2:,    Pin:11, Signal:GND, Orig_Signal:GND, Probed,U,Library,,Fail
U2:,    Pin:12, Signal:0V1, Orig_Signal:0V1, NotProbed,U,Library,,Fail
U2:,    Pin:5, Signal:1V5, Orig_Signal:1V5, NotProbed,U,Library,,Fail
U2:,    Pin:10, Signal:2V9, Orig_Signal:2V9, NotProbed,U,Library,,Fail
U2:,    Pin:7, Signal:NetC13_2, Orig_Signal:NetC13_2, NotProbed,U,Library,,Fail
U3:,    Pin:1, Signal:NetR90_2, Orig_Signal:NetR90_2, NotProbed,U,Library,,Fail
U3:,    Pin:3, Signal:CHASSIS, Orig_Signal:CHASSIS, NotProbed,U,Library,,Fail
U3:,    Pin:4, Signal:NetQ1_1, Orig_Signal:NetQ1_1, NotProbed,U,Library,,Fail
U3:,    Pin:2, Signal:NetQ8_3, Orig_Signal:NetQ8_3, NotProbed,U,Library,,Fail
U4:,    Pin:1, Signal:NetR94_2, Orig_Signal:NetR94_2, NotProbed,U,Library,,Fail
U4:,    Pin:3, Signal:NetQ2_3, Orig_Signal:NetQ2_3, NotProbed,U,Library,,Fail
U4:,    Pin:2, Signal:NetQ9_3, Orig_Signal:NetQ9_3, NotProbed,U,Library,,Fail
U4:,    Pin:4, Signal:NetQ2_1, Orig_Signal:NetQ2_1, NotProbed,U,Library,,Fail
U5:,    Pin:21, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,U,Library,23.809523809523807,Fail
U5:,    Pin:10, Signal:NetCS_1, Orig_Signal:NetCS_1, NotProbed,U,Library,,Fail
U5:,    Pin:4, Signal:NetR35_2, Orig_Signal:NetR35_2, NotProbed,U,Library,,Fail
U5:,    Pin:20, Signal:NetR25_2, Orig_Signal:NetR25_2, NotProbed,U,Library,,Fail
U5:,    Pin:3, Signal:NetR22_2, Orig_Signal:NetR22_2, NotProbed,U,Library,,Fail
U5:,    Pin:2, Signal:NetR24_2, Orig_Signal:NetR24_2, NotProbed,U,Library,,Fail
U5:,    Pin:1, Signal:NetR23_2, Orig_Signal:NetR23_2, NotProbed,U,Library,,Fail
U5:,    Pin:6, Signal:NetC25_1, Orig_Signal:NetC25_1, NotProbed,U,Library,,Fail
U5:,    Pin:7, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,U,Library,,Fail
U5:,    Pin:19, Signal:NetR26_2, Orig_Signal:NetR26_2, NotProbed,U,Library,,Fail
U5:,    Pin:8, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,U,Library,,Fail
U5:,    Pin:17, Signal:NetR21_1, Orig_Signal:NetR21_1, NotProbed,U,Library,,Fail
U5:,    Pin:18, Signal:UNCONNECTED_15, Orig_Signal:UNCONNECTED_15, NotProbed,U,Library,,Fail
U5:,    Pin:9, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,U,Library,,Fail
U5:,    Pin:11, Signal:12V0, Orig_Signal:12V0, NotProbed,U,Library,,Fail
U5:,    Pin:12, Signal:12V0, Orig_Signal:12V0, NotProbed,U,Library,,Fail
U5:,    Pin:5, Signal:NetR36_2, Orig_Signal:NetR36_2, NotProbed,U,Library,,Fail
U5:,    Pin:14, Signal:NetR27_1, Orig_Signal:NetR27_1, NotProbed,U,Library,,Fail
U5:,    Pin:15, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,U,Library,,Fail
U5:,    Pin:16, Signal:NetR29_1, Orig_Signal:NetR29_1, NotProbed,U,Library,,Fail
U5:,    Pin:13, Signal:NetQ4_1, Orig_Signal:NetQ4_1, NotProbed,U,Library,,Fail
U611:,    Pin:7, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,U,Library,,Fail
U611:,    Pin:14, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,U,Library,,Fail
U611:,    Pin:13, Signal:UNCONNECTED_4, Orig_Signal:UNCONNECTED_4, NotProbed,U,Library,,Fail
U611:,    Pin:12, Signal:UNCONNECTED_3, Orig_Signal:UNCONNECTED_3, NotProbed,U,Library,,Fail
U611:,    Pin:11, Signal:NetQ1311_4, Orig_Signal:NetQ1311_4, NotProbed,U,Library,,Fail
U611:,    Pin:10, Signal:NetR14711_2, Orig_Signal:NetR14711_2, NotProbed,U,Library,,Fail
U611:,    Pin:9, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,U,Library,,Fail
U611:,    Pin:2, Signal:NetC3511_2, Orig_Signal:NetC3511_2, NotProbed,U,Library,,Fail
U611:,    Pin:6, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,U,Library,,Fail
U611:,    Pin:5, Signal:NetR11011_1, Orig_Signal:NetR11011_1, NotProbed,U,Library,,Fail
U611:,    Pin:1, Signal:NetR14511_1, Orig_Signal:NetR14511_1, NotProbed,U,Library,,Fail
U611:,    Pin:8, Signal:NetC3911_1, Orig_Signal:NetC3911_1, NotProbed,U,Library,,Fail
U611:,    Pin:3, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,U,Library,,Fail
U611:,    Pin:4, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,U,Library,,Fail
U611:,    Pin:15, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,U,Library,26.666666666666668,Fail
U622:,    Pin:15, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,U,Library,26.666666666666668,Fail
U622:,    Pin:14, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,U,Library,,Fail
U622:,    Pin:8, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,U,Library,,Fail
U622:,    Pin:2, Signal:NetC3522_2, Orig_Signal:NetC3522_2, NotProbed,U,Library,,Fail
U622:,    Pin:1, Signal:NetR14522_1, Orig_Signal:NetR14522_1, NotProbed,U,Library,,Fail
U622:,    Pin:7, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,U,Library,,Fail
U622:,    Pin:4, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,U,Library,,Fail
U622:,    Pin:13, Signal:UNCONNECTED_2, Orig_Signal:UNCONNECTED_2, NotProbed,U,Library,,Fail
U622:,    Pin:6, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,U,Library,,Fail
U622:,    Pin:12, Signal:UNCONNECTED_1, Orig_Signal:UNCONNECTED_1, NotProbed,U,Library,,Fail
U622:,    Pin:11, Signal:NetQ1322_4, Orig_Signal:NetQ1322_4, NotProbed,U,Library,,Fail
U622:,    Pin:10, Signal:NetR14722_2, Orig_Signal:NetR14722_2, NotProbed,U,Library,,Fail
U622:,    Pin:9, Signal:NetC3922_1, Orig_Signal:NetC3922_1, NotProbed,U,Library,,Fail
U622:,    Pin:3, Signal:GND_AUX_0, Orig_Signal:GND_AUX_0, Probed,U,Library,,Fail
U622:,    Pin:5, Signal:NetR11022_1, Orig_Signal:NetR11022_1, NotProbed,U,Library,,Fail
U711:,    Pin:2, Signal:NetR2811_2, Orig_Signal:NetR2811_2, NotProbed,U,Library,,Fail
U711:,    Pin:3, Signal:NetR4111_2, Orig_Signal:NetR4111_2, NotProbed,U,Library,,Fail
U711:,    Pin:4, Signal:MIDV11, Orig_Signal:MIDV11, NotProbed,U,Library,,Fail
U711:,    Pin:6, Signal:DRIVE11, Orig_Signal:DRIVE11, NotProbed,U,Library,,Fail
U711:,    Pin:5, Signal:NetC3711_1, Orig_Signal:NetC3711_1, NotProbed,U,Library,,Fail
U711:,    Pin:7, Signal:NetD611_2, Orig_Signal:NetD611_2, NotProbed,U,Library,,Fail
U711:,    Pin:1, Signal:VDD_AUX11, Orig_Signal:VDD-AUX11, NotProbed,U,Library,,Fail
U722:,    Pin:1, Signal:VDD_AUX22, Orig_Signal:VDD-AUX22, NotProbed,U,Library,,Fail
U722:,    Pin:7, Signal:NetD622_2, Orig_Signal:NetD622_2, NotProbed,U,Library,,Fail
U722:,    Pin:2, Signal:NetR2822_2, Orig_Signal:NetR2822_2, NotProbed,U,Library,,Fail
U722:,    Pin:3, Signal:NetR4122_2, Orig_Signal:NetR4122_2, NotProbed,U,Library,,Fail
U722:,    Pin:4, Signal:MIDV22, Orig_Signal:MIDV22, NotProbed,U,Library,,Fail
U722:,    Pin:5, Signal:NetC3722_1, Orig_Signal:NetC3722_1, NotProbed,U,Library,,Fail
U722:,    Pin:6, Signal:DRIVE22, Orig_Signal:DRIVE22, NotProbed,U,Library,,Fail
U8:,    Pin:2, Signal:12V0, Orig_Signal:12V0, NotProbed,U,Library,,Fail
U8:,    Pin:3, Signal:24V_PRCHRG, Orig_Signal:24V_PRCHRG, NotProbed,U,Library,33.33333333333333,Fail
U8:,    Pin:1, Signal:GND_PRCHRG, Orig_Signal:GND_PRCHRG, Probed,U,Library,,Fail
U9:,    Pin:3, Signal:NetC25_1, Orig_Signal:NetC25_1, NotProbed,U,Library,,Fail
U9:,    Pin:4, Signal:12V0, Orig_Signal:12V0, NotProbed,U,Library,25.0,Fail
U9:,    Pin:1, Signal:NetR34_2, Orig_Signal:NetR34_2, NotProbed,U,Library,,Fail
U9:,    Pin:2, Signal:GND, Orig_Signal:GND, Probed,U,Library,,Fail
VAUX11:,    Pin:1, Signal:24V_AUX_0, Orig_Signal:24V_AUX_0, Probed,V,Library,100.0,Pass
VAUX22:,    Pin:1, Signal:24V_AUX_1, Orig_Signal:24V_AUX_1, Probed,V,Library,100.0,Pass
VDS:,    Pin:1, Signal:VDS, Orig_Signal:VDS, NotProbed,V,Library,,Fail
