* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Aug 9 2020 19:56:51

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  24
    LUTs:                 45
    RAMs:                 0
    IOBs:                 9
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 46/1280
        Combinational Logic Cells: 22       out of   1280      1.71875%
        Sequential Logic Cells:    24       out of   1280      1.875%
        Logic Tiles:               12       out of   160       7.5%
    Registers: 
        Logic Registers:           24       out of   1280      1.875%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   72        2.77778%
        Output Pins:               7        out of   72        9.72222%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 5        out of   18        27.7778%
    Bank 1: 1        out of   19        5.26316%
    Bank 0: 3        out of   19        15.7895%
    Bank 2: 0        out of   16        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    15          Input      SB_LVCMOS    No       3        Simple Input   i_Clk         
    53          Input      SB_LVCMOS    No       1        Simple Input   i_Switch_1    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name   
    ----------  ---------  -----------  -------  -------  -----------    -----------   
    1           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_F  
    2           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_G  
    3           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_A  
    4           Output     SB_LVCMOS    No       3        Simple Output  o_Segment1_B  
    90          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_E  
    91          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_D  
    93          Output     SB_LVCMOS    No       0        Simple Output  o_Segment1_C  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                    
    -------------  -------  ---------  ------  -----------                    
    1              3        IO         24      i_Clk_c_g                      
    6              3                   18      debounce_Inst.r_counter12_i_g  
