<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</p>
        <p>Date: Thu Aug 29 22:09:45 2019
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2GL025</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>0:25:85</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>100ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>3.3V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 3.3V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>Yes</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>creative</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>C:\GitHub\Rattlesnake\build\par\Microchip\creative\synthesis\creative.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>5913</td>
                <td>27696</td>
                <td>21.35</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>4353</td>
                <td>27696</td>
                <td>15.72</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>414</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>5</td>
                <td>138</td>
                <td>3.62</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>5</td>
                <td>138</td>
                <td>3.62</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>65</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>2</td>
                <td>34</td>
                <td>5.88</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>28</td>
                <td>31</td>
                <td>90.32</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>4</td>
                <td>34</td>
                <td>11.76</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>3</td>
                <td>16</td>
                <td>18.75</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>1</td>
                <td>6</td>
                <td>16.67</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>HPMS</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>4689</td>
                <td>3129</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>72</td>
                <td>72</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>1008</td>
                <td>1008</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>144</td>
                <td>144</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>5913</td>
                <td>4353</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>72</td>
            </tr>
            <tr>
                <td>7</td>
                <td>3</td>
            </tr>
            <tr>
                <td>8</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>2</td>
            </tr>
            <tr>
                <td>12</td>
                <td>2</td>
            </tr>
            <tr>
                <td>14</td>
                <td>1</td>
            </tr>
            <tr>
                <td>15</td>
                <td>6</td>
            </tr>
            <tr>
                <td>17</td>
                <td>1</td>
            </tr>
            <tr>
                <td>20</td>
                <td>1</td>
            </tr>
            <tr>
                <td>30</td>
                <td>2</td>
            </tr>
            <tr>
                <td>31</td>
                <td>4</td>
            </tr>
            <tr>
                <td>32</td>
                <td>5</td>
            </tr>
            <tr>
                <td>33</td>
                <td>8</td>
            </tr>
            <tr>
                <td>34</td>
                <td>1</td>
            </tr>
            <tr>
                <td>64</td>
                <td>4</td>
            </tr>
            <tr>
                <td>65</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>114</td>
            </tr>
        </table>
        <h2>Detailed MACC Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>4</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>1</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>2</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>3</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS33</td>
                <td> 3.30v</td>
                <td> N/A</td>
                <td> 2</td>
                <td> 3</td>
                <td> 0</td>
            </tr>
        </table>
        <h2>I/O Placement</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Count</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Locked</td>
                <td> 0</td>
                <td>0.00%</td>
            </tr>
            <tr>
                <td>Placed</td>
                <td> 0</td>
                <td>0.00%</td>
            </tr>
            <tr>
                <td>UnPlaced</td>
                <td> 5</td>
                <td>100.00%</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>3179</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_C0_0_GL0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2399</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/reset_n_i_1_i_i_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>527</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/NN_2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/reset_n_RNIGUS4/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>193</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/N_54_i_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_o2_2_1_RNI03N41</td>
            </tr>
            <tr>
                <td>149</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/rs2[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[21]</td>
            </tr>
            <tr>
                <td>149</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/reply_enable</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/ocd_i.debug_coprocessor_i.reply_enable_out</td>
            </tr>
            <tr>
                <td>139</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/current_state_3[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.current_state[2]</td>
            </tr>
            <tr>
                <td>130</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/N_555_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.current_state_RNIS8FF1[3]</td>
            </tr>
            <tr>
                <td>115</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/activate_exception</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[12]</td>
            </tr>
            <tr>
                <td>99</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/decode_IR_out[31]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[31]</td>
            </tr>
            <tr>
                <td>97</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/read_rs1_data_out_1_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.read_rs1_data_out_1</td>
            </tr>
            <tr>
                <td>91</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/N_67_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/ocd_i.debug_reply_i.ctl_inc_data_counter_i_o4</td>
            </tr>
            <tr>
                <td>88</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/un1_ctl_reset_data_counter4_2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/ocd_i.debug_reply_i.un1_ctl_reset_data_counter4_2_0</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>193</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/N_54_i_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_7_0_o2_2_1_RNI03N41</td>
            </tr>
            <tr>
                <td>149</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/rs2[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_fetch_instruction_i.IR_out[21]</td>
            </tr>
            <tr>
                <td>149</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/reply_enable</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/ocd_i.debug_coprocessor_i.reply_enable_out</td>
            </tr>
            <tr>
                <td>139</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/current_state_3[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.current_state[2]</td>
            </tr>
            <tr>
                <td>130</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/N_555_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.genblk1.mul_div_32_i.long_slow_div_denom_reg_i.current_state_RNIS8FF1[3]</td>
            </tr>
            <tr>
                <td>115</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/activate_exception</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[12]</td>
            </tr>
            <tr>
                <td>99</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/decode_IR_out[31]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_instruction_decode_i.IR_out[31]</td>
            </tr>
            <tr>
                <td>97</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/read_rs1_data_out_1_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.read_rs1_data_out_1</td>
            </tr>
            <tr>
                <td>91</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/N_67_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/ocd_i.debug_reply_i.ctl_inc_data_counter_i_o4</td>
            </tr>
            <tr>
                <td>88</td>
                <td>INT_NET</td>
                <td>Net   : Rattlesnake_0/un1_ctl_reset_data_counter4_2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: Rattlesnake_0/ocd_i.debug_reply_i.un1_ctl_reset_data_counter4_2_0</td>
            </tr>
        </table>
    </body>
</html>
