{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.02976,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0392581,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.070235,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0829607,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0404245,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0829607,
	"finish__timing__setup__tns": -11972.8,
	"finish__timing__setup__ws": -0.861059,
	"finish__clock__skew__setup": 0.337536,
	"finish__clock__skew__hold": 0.337536,
	"finish__timing__drv__max_slew_limit": -0.419408,
	"finish__timing__drv__max_slew": 3,
	"finish__timing__drv__max_cap_limit": -0.968089,
	"finish__timing__drv__max_cap": 1521,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 42731,
	"finish__timing__drv__hold_violation_count": 1867,
	"finish__power__internal__total": 1.48969,
	"finish__power__switching__total": 0.23545,
	"finish__power__leakage__total": 0.188208,
	"finish__power__total": 1.91335,
	"finish__design__io": 135,
	"finish__design__die__area": 1.296e+07,
	"finish__design__core__area": 1.28049e+07,
	"finish__design__instance__count": 1627746,
	"finish__design__instance__area": 5.62727e+06,
	"finish__design__instance__count__stdcell": 1627526,
	"finish__design__instance__area__stdcell": 2.99042e+06,
	"finish__design__instance__count__macros": 220,
	"finish__design__instance__area__macros": 2.63686e+06,
	"finish__design__instance__utilization": 0.439462,
	"finish__design__instance__utilization__stdcell": 0.294099
}