Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Apr 26 16:35:12 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mainBus_timing_summary_routed.rpt -rpx mainBus_timing_summary_routed.rpx
| Design       : mainBus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: push (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: startProc (HIGH)

 There are 247 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 247 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 247 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 247 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 247 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ProcessorMaster/Processor/Data/IR_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.098     -356.953                     33                 1913        0.122        0.000                      0                 1913        4.500        0.000                       0                   901  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.098     -356.953                     33                 1913        0.122        0.000                      0                 1913        4.500        0.000                       0                   901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack      -11.098ns,  Total Violation     -356.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.098ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 9.922ns (48.146%)  route 10.686ns (51.854%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.758    25.692    tmpDispClk
    SLICE_X37Y39         FDSE                                         r  counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y39         FDSE                                         r  counter_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y39         FDSE (Setup_fdse_C_S)       -0.429    14.595    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -25.692    
  -------------------------------------------------------------------
                         slack                                -11.098    

Slack (VIOLATED) :        -11.098ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.608ns  (logic 9.922ns (48.146%)  route 10.686ns (51.854%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.758    25.692    tmpDispClk
    SLICE_X37Y39         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y39         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -25.692    
  -------------------------------------------------------------------
                         slack                                -11.098    

Slack (VIOLATED) :        -11.093ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.602ns  (logic 9.770ns (47.423%)  route 10.832ns (52.577%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  counter_reg[5]/Q
                         net (fo=12, routed)          0.939     6.481    counter_reg[5]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.605 r  counter[0]_i_307/O
                         net (fo=1, routed)           0.000     6.605    counter[0]_i_307_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.003 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.003    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.117 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.117    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.231    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.407    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.531 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.776    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.900 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.900    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.433 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.433    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.550 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.550    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.667 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.667    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.784 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.784    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.901 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.901    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.224 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.859    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.165 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.632    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.756 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.443    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.969 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.969    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.303 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.327    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.630 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.630    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.210 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.674    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.976 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.976    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.352 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.352    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.571 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.132    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.427 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.427    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.977    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.199 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.917    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.592 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.592    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.846 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.656    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.023 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.023    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.556 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.556    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.795 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.521    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.822 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.971    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.095 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.513    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.637 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.800    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.924 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.764    25.688    tmpDispClk
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -25.688    
  -------------------------------------------------------------------
                         slack                                -11.093    

Slack (VIOLATED) :        -11.010ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 9.922ns (48.346%)  route 10.601ns (51.654%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.673    25.607    tmpDispClk
    SLICE_X37Y46         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -25.607    
  -------------------------------------------------------------------
                         slack                                -11.010    

Slack (VIOLATED) :        -11.010ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.523ns  (logic 9.922ns (48.346%)  route 10.601ns (51.654%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.673    25.607    tmpDispClk
    SLICE_X37Y46         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -25.607    
  -------------------------------------------------------------------
                         slack                                -11.010    

Slack (VIOLATED) :        -10.983ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 9.922ns (48.635%)  route 10.479ns (51.365%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.551    25.485    tmpDispClk
    SLICE_X38Y45         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -25.485    
  -------------------------------------------------------------------
                         slack                                -10.983    

Slack (VIOLATED) :        -10.983ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 9.922ns (48.635%)  route 10.479ns (51.365%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.551    25.485    tmpDispClk
    SLICE_X38Y45         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X38Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -25.485    
  -------------------------------------------------------------------
                         slack                                -10.983    

Slack (VIOLATED) :        -10.899ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.412ns  (logic 9.922ns (48.610%)  route 10.490ns (51.390%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.561    25.496    tmpDispClk
    SLICE_X37Y44         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -25.496    
  -------------------------------------------------------------------
                         slack                                -10.899    

Slack (VIOLATED) :        -10.897ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.409ns  (logic 9.922ns (48.615%)  route 10.487ns (51.385%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.559    25.493    tmpDispClk
    SLICE_X36Y43         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -25.493    
  -------------------------------------------------------------------
                         slack                                -10.897    

Slack (VIOLATED) :        -10.888ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 9.922ns (48.635%)  route 10.479ns (51.365%))
  Logic Levels:           34  (CARRY4=21 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.800     6.340    counter_reg[3]
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.464 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.464    counter[0]_i_308_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.014 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.000     7.014    counter_reg[0]_i_215_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.128    counter_reg[0]_i_165_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.242    counter_reg[0]_i_96_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.062     8.418    tmpDispClk7
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.542 r  counter[0]_i_388/O
                         net (fo=10, routed)          1.244     9.786    tmpDispClk5[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.910 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.910    counter[0]_i_465_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.443 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.443    counter_reg[0]_i_422_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.560 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.001    10.561    counter_reg[0]_i_427_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.678 r  counter_reg[0]_i_382/CO[3]
                         net (fo=1, routed)           0.000    10.678    counter_reg[0]_i_382_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.795 r  counter_reg[0]_i_332/CO[3]
                         net (fo=1, routed)           0.000    10.795    counter_reg[0]_i_332_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  counter_reg[0]_i_244/CO[3]
                         net (fo=1, routed)           0.000    10.912    counter_reg[0]_i_244_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  counter_reg[0]_i_197/O[1]
                         net (fo=3, routed)           0.635    11.870    counter_reg[0]_i_197_n_6
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.306    12.176 r  counter[0]_i_209/O
                         net (fo=2, routed)           0.467    12.643    counter[0]_i_209_n_0
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.124    12.767 r  counter[0]_i_143/O
                         net (fo=2, routed)           0.686    13.453    counter[0]_i_143_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.979 r  counter_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    13.979    counter_reg[0]_i_91_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.313 r  counter_reg[0]_i_134/O[1]
                         net (fo=12, routed)          1.024    15.337    counter_reg[0]_i_134_n_6
    SLICE_X29Y48         LUT6 (Prop_lut6_I0_O)        0.303    15.640 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.640    counter[0]_i_293_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.220 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.464    16.684    counter_reg[0]_i_213_n_5
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.302    16.986 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.986    counter[0]_i_152_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.362 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.362    counter_reg[0]_i_93_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.581 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.560    18.142    counter_reg[0]_i_95_n_7
    SLICE_X31Y47         LUT4 (Prop_lut4_I3_O)        0.295    18.437 r  counter[0]_i_65/O
                         net (fo=1, routed)           0.000    18.437    counter[0]_i_65_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.987 r  counter_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.987    counter_reg[0]_i_21_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.209 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.718    19.927    counter_reg[0]_i_37_n_7
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    20.602 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.602    counter_reg[0]_i_22_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.856 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.810    21.666    counter_reg[0]_i_17_n_3
    SLICE_X38Y46         LUT3 (Prop_lut3_I1_O)        0.367    22.033 r  counter[0]_i_120/O
                         net (fo=1, routed)           0.000    22.033    counter[0]_i_120_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.566 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.566    counter_reg[0]_i_83_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.805 f  counter_reg[0]_i_85/O[2]
                         net (fo=1, routed)           0.726    23.531    data0[11]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.301    23.832 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.149    23.981    counter[0]_i_84_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.105 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.418    24.523    counter[0]_i_35_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124    24.647 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.164    24.811    counter[0]_i_8_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.935 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.551    25.485    tmpDispClk
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -25.485    
  -------------------------------------------------------------------
                         slack                                -10.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.813%)  route 0.222ns (61.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  MemorySlave/MemInputAd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  MemorySlave/MemInputAd_reg[3]/Q
                         net (fo=2, routed)           0.222     1.811    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.877     2.005    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.690    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.094%)  route 0.220ns (60.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y10         FDSE                                         r  MemorySlave/MemInputAd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  MemorySlave/MemInputAd_reg[8]/Q
                         net (fo=2, routed)           0.220     1.808    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.873     2.001    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.686    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MemorySlave/tempHwdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/dataToReturn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.553%)  route 0.309ns (62.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.560     1.443    MemorySlave/clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  MemorySlave/tempHwdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  MemorySlave/tempHwdata_reg[7]/Q
                         net (fo=5, routed)           0.309     1.893    MemorySlave/Memory/BRAM/tempHwdata_reg[15][7]
    SLICE_X44Y7          LUT5 (Prop_lut5_I3_O)        0.045     1.938 r  MemorySlave/Memory/BRAM/dataToReturn[7]_i_1/O
                         net (fo=1, routed)           0.000     1.938    MemorySlave/tempDataToReturn[7]
    SLICE_X44Y7          FDRE                                         r  MemorySlave/dataToReturn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.960    MemorySlave/clk_IBUF_BUFG
    SLICE_X44Y7          FDRE                                         r  MemorySlave/dataToReturn_reg[7]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X44Y7          FDRE (Hold_fdre_C_D)         0.091     1.802    MemorySlave/dataToReturn_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.763%)  route 0.220ns (63.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y9          FDRE                                         r  MemorySlave/MemInputAd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.128     1.576 r  MemorySlave/MemInputAd_reg[6]/Q
                         net (fo=2, routed)           0.220     1.796    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.873     2.001    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.633    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ProcessorMaster/Processor/Data/RFile/registers_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/haddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.224ns (28.781%)  route 0.554ns (71.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.299ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.038     1.265    ProcessorMaster/clk_IBUF
    SLICE_X32Y24         LUT3 (Prop_lut3_I0_O)        0.042     1.307 r  ProcessorMaster/registers[15][31]_i_7/O
                         net (fo=1, routed)           0.649     1.956    ProcessorMaster_n_73
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.044 r  registers_reg[15][31]_i_4/O
                         net (fo=613, routed)         0.565     2.608    ProcessorMaster/Processor/Data/RFile/masterClkProc
    SLICE_X51Y9          FDRE                                         r  ProcessorMaster/Processor/Data/RFile/registers_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.128     2.736 r  ProcessorMaster/Processor/Data/RFile/registers_reg[15][2]/Q
                         net (fo=6, routed)           0.554     3.291    ProcessorMaster/Processor/Data/RFile/PCresult[2]
    SLICE_X45Y8          LUT3 (Prop_lut3_I2_O)        0.096     3.387 r  ProcessorMaster/Processor/Data/RFile/haddr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.387    ProcessorMaster/haddrTemp[2]
    SLICE_X45Y8          FDRE                                         r  ProcessorMaster/haddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.640     2.054    clk_IBUF
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.054     2.108 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.245     2.354    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     2.467 r  procClk_BUFG_inst/O
                         net (fo=86, routed)          0.833     3.299    ProcessorMaster/procClk_BUFG
    SLICE_X45Y8          FDRE                                         r  ProcessorMaster/haddr_reg[2]/C
                         clock pessimism             -0.188     3.112    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.107     3.219    ProcessorMaster/haddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ProcessorMaster/Processor/Data/RFile/registers_reg[15][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/haddr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.185ns (23.489%)  route 0.603ns (76.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.038     1.265    ProcessorMaster/clk_IBUF
    SLICE_X32Y24         LUT3 (Prop_lut3_I0_O)        0.042     1.307 r  ProcessorMaster/registers[15][31]_i_7/O
                         net (fo=1, routed)           0.649     1.956    ProcessorMaster_n_73
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.044 r  registers_reg[15][31]_i_4/O
                         net (fo=613, routed)         0.563     2.606    ProcessorMaster/Processor/Data/RFile/masterClkProc
    SLICE_X51Y12         FDRE                                         r  ProcessorMaster/Processor/Data/RFile/registers_reg[15][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     2.747 r  ProcessorMaster/Processor/Data/RFile/registers_reg[15][8]/Q
                         net (fo=7, routed)           0.603     3.350    ProcessorMaster/Processor/Data/RFile/haddr_reg[8]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.044     3.394 r  ProcessorMaster/Processor/Data/RFile/haddr[8]_i_1/O
                         net (fo=1, routed)           0.000     3.394    ProcessorMaster/haddrTemp[8]
    SLICE_X49Y10         FDRE                                         r  ProcessorMaster/haddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.640     2.054    clk_IBUF
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.054     2.108 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.245     2.354    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     2.467 r  procClk_BUFG_inst/O
                         net (fo=86, routed)          0.834     3.300    ProcessorMaster/procClk_BUFG
    SLICE_X49Y10         FDRE                                         r  ProcessorMaster/haddr_reg[8]/C
                         clock pessimism             -0.188     3.113    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.107     3.220    ProcessorMaster/haddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ProcessorMaster/Processor/Data/RFile/registers_reg[15][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessorMaster/haddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.977%)  route 0.590ns (76.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.038     1.265    ProcessorMaster/clk_IBUF
    SLICE_X32Y24         LUT3 (Prop_lut3_I0_O)        0.042     1.307 r  ProcessorMaster/registers[15][31]_i_7/O
                         net (fo=1, routed)           0.649     1.956    ProcessorMaster_n_73
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.044 r  registers_reg[15][31]_i_4/O
                         net (fo=613, routed)         0.563     2.606    ProcessorMaster/Processor/Data/RFile/masterClkProc
    SLICE_X51Y12         FDRE                                         r  ProcessorMaster/Processor/Data/RFile/registers_reg[15][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     2.747 r  ProcessorMaster/Processor/Data/RFile/registers_reg[15][7]/Q
                         net (fo=7, routed)           0.590     3.337    ProcessorMaster/Processor/Data/RFile/haddr_reg[7]
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.045     3.382 r  ProcessorMaster/Processor/Data/RFile/haddr[7]_i_1/O
                         net (fo=1, routed)           0.000     3.382    ProcessorMaster/haddrTemp[7]
    SLICE_X49Y10         FDRE                                         r  ProcessorMaster/haddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.640     2.054    clk_IBUF
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.054     2.108 r  procClk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.245     2.354    procClk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     2.467 r  procClk_BUFG_inst/O
                         net (fo=86, routed)          0.834     3.300    ProcessorMaster/procClk_BUFG
    SLICE_X49Y10         FDRE                                         r  ProcessorMaster/haddr_reg[7]/C
                         clock pessimism             -0.188     3.113    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.091     3.204    ProcessorMaster/haddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y10         FDSE                                         r  MemorySlave/MemInputAd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  MemorySlave/MemInputAd_reg[7]/Q
                         net (fo=2, routed)           0.277     1.865    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.873     2.001    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.686    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SlaveInterfaceLed/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlaveInterfaceLed/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.550     1.433    SlaveInterfaceLed/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  SlaveInterfaceLed/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  SlaveInterfaceLed/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.098     1.672    SlaveInterfaceLed/state[1]
    SLICE_X29Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.717 r  SlaveInterfaceLed/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.717    SlaveInterfaceLed/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X29Y24         FDRE                                         r  SlaveInterfaceLed/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.817     1.944    SlaveInterfaceLed/clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  SlaveInterfaceLed/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.091     1.537    SlaveInterfaceLed/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MemorySlave/MemInputAd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.735%)  route 0.277ns (66.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    MemorySlave/clk_IBUF_BUFG
    SLICE_X48Y9          FDRE                                         r  MemorySlave/MemInputAd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  MemorySlave/MemInputAd_reg[12]/Q
                         net (fo=2, routed)           0.277     1.866    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.873     2.001    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.686    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    MemorySlave/Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clockDisp_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  procClk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  registers_reg[15][31]_i_4/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y22   MasterInterfaceSwitch/htrans_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y11   MasterInterfaceSwitch/hwdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y18   ProcessorMaster/dataout_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y18   ProcessorMaster/dataout_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y18   ProcessorMaster/dataout_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y18   ProcessorMaster/dataout_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y20   ProcessorMaster/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y13   ProcessorMaster/Processor/Data/RFile/registers_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y13   ProcessorMaster/Processor/Data/RFile/registers_reg[10][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y12   ProcessorMaster/Processor/Data/RFile/registers_reg[14][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y12   ProcessorMaster/Processor/Data/RFile/registers_reg[14][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y12   ProcessorMaster/Processor/Data/RFile/registers_reg[14][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20   ProcessorMaster/Processor/Data/RFile/registers_reg[0][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20   ProcessorMaster/Processor/Data/RFile/registers_reg[0][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20   ProcessorMaster/Processor/Data/RFile/registers_reg[0][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y12   ProcessorMaster/Processor/Data/RFile/registers_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y12   ProcessorMaster/Processor/Data/RFile/registers_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y12   ProcessorMaster/Processor/Data/RFile/registers_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y12   ProcessorMaster/Processor/Data/RFile/registers_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y8    ProcessorMaster/Processor/Data/RFile/registers_reg[10][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y8    ProcessorMaster/Processor/Data/RFile/registers_reg[10][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y17   ProcessorMaster/Processor/Data/RFile/registers_reg[10][15]/C



