// Seed: 1575508692
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output wand id_2,
    input supply0 id_3
);
  always assert (id_0 | id_3);
  wire id_5;
  wire id_6;
  assign id_6 = id_5;
  wand id_7;
  tri0 id_8;
  wire id_9;
  tri0 id_10;
  final id_10 = 1;
  assign id_5 = id_9;
  assign id_8 = 1;
  wire id_11;
  assign id_5 = id_5;
  assign id_7 = 1;
  assign id_1 = 1;
  wire id_12;
  tri1 id_13 = 1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1,
    output wire id_2,
    output wand id_3,
    output tri0 id_4
);
  for (id_6 = 1; id_6 + id_6 - 1; id_4 = id_1) begin : LABEL_0
    wire id_7;
    supply1 id_8;
    assign id_8 = id_6;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_1
  );
  assign modCall_1.type_2 = 0;
  tri1 id_9 = id_6;
  assign id_4 = 1;
endmodule
