#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x15ed510 .scope module, "CPU" "CPU" 2 1;
 .timescale 0 0;
v0x163cac0_0 .net "clk_i", 0 0, C4<z>; 0 drivers
v0x163cb60_0 .net "instruction", 31 0, L_0x163d270; 1 drivers
v0x163cc30_0 .net "rst_i", 0 0, C4<z>; 0 drivers
v0x163ccb0_0 .net "start_i", 0 0, C4<z>; 0 drivers
L_0x163d420 .part L_0x163d270, 0, 26;
L_0x163d5f0 .part L_0x163d270, 26, 6;
L_0x163d690 .part L_0x163d270, 21, 5;
L_0x163d730 .part L_0x163d270, 16, 5;
L_0x163d8c0 .part L_0x163d270, 26, 6;
L_0x163dd30 .part L_0x163d270, 0, 16;
L_0x163e180 .part L_0x163d270, 21, 5;
L_0x163e270 .part L_0x163d270, 16, 5;
L_0x163e3b0 .part L_0x163d270, 21, 5;
L_0x163e450 .part L_0x163d270, 16, 5;
L_0x163e550 .part L_0x163d270, 16, 5;
L_0x163e5f0 .part L_0x163d270, 11, 5;
L_0x163e690 .part L_0x163d270, 0, 6;
S_0x163c7b0 .scope module, "Add_PC" "Adder" 2 10, 3 2, S_0x15ed510;
 .timescale 0 0;
v0x163c8a0_0 .net "data1_i", 31 0, v0x163c4e0_0; 1 drivers
v0x163c970_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x163c9f0_0 .net "data_o", 31 0, L_0x163cd30; 1 drivers
L_0x163cd30 .arith/sum 32, v0x163c4e0_0, C4<00000000000000000000000000000100>;
S_0x163c270 .scope module, "PC" "PC" 2 17, 4 1, S_0x15ed510;
 .timescale 0 0;
v0x163c390_0 .alias "clk_i", 0 0, v0x163cac0_0;
v0x163c430_0 .net "pc_i", 31 0, v0x163b590_0; 1 drivers
v0x163c4e0_0 .var "pc_o", 31 0;
v0x163c590_0 .alias "rst_i", 0 0, v0x163cc30_0;
v0x163c640_0 .net "stall_i", 0 0, v0x163a790_0; 1 drivers
v0x163c6f0_0 .alias "start_i", 0 0, v0x163ccb0_0;
E_0x163c360/0 .event negedge, v0x163c590_0;
E_0x163c360/1 .event posedge, v0x16335d0_0;
E_0x163c360 .event/or E_0x163c360/0, E_0x163c360/1;
S_0x163be00 .scope module, "Instruction_Memory" "Instruction_Memory" 2 26, 5 2, S_0x15ed510;
 .timescale 0 0;
L_0x163d270 .functor BUFZ 32, L_0x163cec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x163bef0_0 .net *"_s0", 31 0, L_0x163cec0; 1 drivers
v0x163bf70_0 .net *"_s2", 31 0, L_0x163d130; 1 drivers
v0x163bff0_0 .net *"_s4", 29 0, L_0x163cf60; 1 drivers
v0x163c070_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x163c0f0_0 .alias "addr_i", 31 0, v0x163c8a0_0;
v0x163c170_0 .alias "instr_o", 31 0, v0x163cb60_0;
v0x163c1f0 .array "memory", 255 0, 31 0;
L_0x163cec0 .array/port v0x163c1f0, L_0x163d130;
L_0x163cf60 .part v0x163c4e0_0, 2, 30;
L_0x163d130 .concat [ 30 2 0 0], L_0x163cf60, C4<00>;
S_0x163bae0 .scope module, "Brench_AND" "AND" 2 31, 6 2, S_0x15ed510;
 .timescale 0 0;
L_0x163d320 .functor AND 1, v0x16380d0_0, v0x1639aa0_0, C4<1>, C4<1>;
v0x163bbd0_0 .net "data1_i", 0 0, v0x16380d0_0; 1 drivers
v0x163bc80_0 .net "data2_i", 0 0, v0x1639aa0_0; 1 drivers
v0x163bd30_0 .net "data_o", 0 0, L_0x163d320; 1 drivers
S_0x163b6c0 .scope module, "Brench_MUX" "MUX32" 2 37, 7 3, S_0x15ed510;
 .timescale 0 0;
v0x163b7d0_0 .net "data1_i", 31 0, L_0x163da70; 1 drivers
v0x163b8a0_0 .alias "data2_i", 31 0, v0x163c9f0_0;
v0x163b950_0 .var "data_o", 31 0;
v0x163ba00_0 .alias "select_i", 0 0, v0x163bd30_0;
E_0x163aef0 .event edge, v0x163af50_0, v0x16390f0_0, v0x163add0_0;
L_0x163d550 .part v0x163b950_0, 28, 4;
S_0x163b2e0 .scope module, "Jump_MUX" "MUX32" 2 44, 7 3, S_0x15ed510;
 .timescale 0 0;
v0x163b420_0 .net "data1_i", 31 0, v0x163b950_0; 1 drivers
v0x163b4e0_0 .net "data2_i", 31 0, v0x163aa50_0; 1 drivers
v0x163b590_0 .var "data_o", 31 0;
v0x163b610_0 .net "select_i", 0 0, v0x1639b40_0; 1 drivers
E_0x163b3d0 .event edge, v0x1639b40_0, v0x163b420_0, v0x163aa50_0;
S_0x163ab90 .scope module, "IF_ID" "IF_ID" 2 51, 8 9, S_0x15ed510;
 .timescale 0 0;
v0x163ac80_0 .net "Hazard_stall_i", 0 0, v0x163a690_0; 1 drivers
v0x163ad50_0 .var "addedPC", 31 0;
v0x163add0_0 .alias "addedPC_i", 31 0, v0x163c9f0_0;
v0x163ae70_0 .var "addedPC_o", 31 0;
v0x163af50_0 .alias "brench_i", 0 0, v0x163bd30_0;
v0x163afd0_0 .alias "clk_i", 0 0, v0x163cac0_0;
v0x163b050_0 .var "inst", 31 0;
v0x163b0d0_0 .alias "inst_i", 31 0, v0x163cb60_0;
v0x163b1c0_0 .var "inst_o", 31 0;
v0x163b260_0 .alias "jump_i", 0 0, v0x163b610_0;
S_0x163a860 .scope module, "JumpAddr" "Shift_Left2_Concat" 2 62, 9 1, S_0x15ed510;
 .timescale 0 0;
v0x163a990_0 .net "inst_i", 25 0, L_0x163d420; 1 drivers
v0x163aa50_0 .var "jumpAddr_o", 31 0;
v0x163aaf0_0 .net "jumpPC_i", 3 0, L_0x163d550; 1 drivers
E_0x163a5e0 .event edge, v0x163aaf0_0, v0x163a990_0;
S_0x163a260 .scope module, "HD" "Hazard_Detection_Unit" 2 68, 10 1, S_0x15ed510;
 .timescale 0 0;
v0x163a3b0_0 .net "IDEX_MemRead_i", 0 0, L_0x163d7d0; 1 drivers
v0x163a430_0 .net "IDEX_RtAddr_i", 4 0, v0x1637900_0; 1 drivers
v0x163a4b0_0 .var "IDEX_stall_o", 0 0;
v0x163a560_0 .net "IFID_RsAddr_i", 4 0, L_0x163d690; 1 drivers
v0x163a610_0 .net "IFID_RtAddr_i", 4 0, L_0x163d730; 1 drivers
v0x163a690_0 .var "IFID_stall_o", 0 0;
v0x163a710_0 .net "Op_i", 5 0, L_0x163d5f0; 1 drivers
v0x163a790_0 .var "PC_stall_o", 0 0;
E_0x163a350/0 .event edge, v0x163a3b0_0, v0x163a710_0, v0x163a560_0, v0x16357c0_0;
E_0x163a350/1 .event edge, v0x163a610_0;
E_0x163a350 .event/or E_0x163a350/0, E_0x163a350/1;
S_0x1639c60 .scope module, "Flush_MUX" "Flush_MUX" 2 79, 11 3, S_0x15ed510;
 .timescale 0 0;
v0x1639da0_0 .net "EX_i", 3 0, v0x1639420_0; 1 drivers
v0x1639e70_0 .var "EX_o", 2 0;
v0x1639f20_0 .net "MEM_i", 1 0, v0x1639540_0; 1 drivers
v0x1639fd0_0 .var "MEM_o", 1 0;
v0x163a0b0_0 .net "WB_i", 1 0, v0x1639a00_0; 1 drivers
v0x163a160_0 .var "WB_o", 1 0;
v0x163a1e0_0 .net "flush_i", 0 0, v0x163a4b0_0; 1 drivers
E_0x16370b0 .event edge, v0x163a1e0_0, v0x1639a00_0, v0x1639420_0, v0x1639540_0;
S_0x1639190 .scope module, "Control" "Control" 2 89, 12 2, S_0x15ed510;
 .timescale 0 0;
v0x16392c0_0 .var "ALUOp", 2 0;
v0x1639380_0 .var "ALUSrc", 0 0;
v0x1639420_0 .var "EX_o", 3 0;
v0x16394c0_0 .var "FlushMUX_o", 0 0;
v0x1639540_0 .var "MEM_o", 1 0;
v0x16395e0_0 .var "MemRead", 0 0;
v0x1639680_0 .var "MemWrite", 0 0;
v0x1639720_0 .var "MemtoReg", 0 0;
v0x16397c0_0 .net "Op_i", 5 0, L_0x163d8c0; 1 drivers
v0x1639860_0 .var "RegDst", 0 0;
v0x1639960_0 .var "RegWrite", 0 0;
v0x1639a00_0 .var "WB_o", 1 0;
v0x1639aa0_0 .var "branchCtrl_o", 0 0;
v0x1639b40_0 .var "jumpCtrl_o", 0 0;
E_0x1637370 .event edge, v0x16397c0_0;
L_0x163d960 .part v0x1639420_0, 0, 2;
S_0x1638ee0 .scope module, "Add_Jump" "Adder" 2 99, 3 2, S_0x15ed510;
 .timescale 0 0;
v0x1638fd0_0 .net "data1_i", 31 0, v0x1638e40_0; 1 drivers
v0x1639070_0 .net "data2_i", 31 0, v0x163ae70_0; 1 drivers
v0x16390f0_0 .alias "data_o", 31 0, v0x163b7d0_0;
L_0x163da70 .arith/sum 32, v0x1638e40_0, v0x163ae70_0;
S_0x1638c90 .scope module, "branchx4" "Shift_Left2" 2 105, 13 1, S_0x15ed510;
 .timescale 0 0;
v0x1638da0_0 .net "data_i", 31 0, L_0x163dc00; 1 drivers
v0x1638e40_0 .var "data_o", 31 0;
E_0x1634500 .event edge, v0x1637d50_0;
S_0x16389c0 .scope module, "Signed_Extend" "Signed_Extend" 2 110, 14 2, S_0x15ed510;
 .timescale 0 0;
v0x1638ab0_0 .net *"_s3", 15 0, C4<0000000000000000>; 1 drivers
v0x1638b70_0 .net "data_i", 15 0, L_0x163dd30; 1 drivers
v0x1638c10_0 .alias "data_o", 31 0, v0x1638da0_0;
L_0x163dc00 .concat [ 16 16 0 0], L_0x163dd30, C4<0000000000000000>;
S_0x1638150 .scope module, "Registers" "Registers" 2 115, 15 2, S_0x15ed510;
 .timescale 0 0;
L_0x163df00 .functor BUFZ 32, L_0x163de60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x163e090 .functor BUFZ 32, L_0x163dff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1638240_0 .net "RDaddr_i", 4 0, v0x1633280_0; 1 drivers
v0x1638330_0 .net "RDdata_i", 31 0, v0x1632980_0; 1 drivers
v0x16383b0_0 .net "RSaddr_i", 4 0, L_0x163e180; 1 drivers
v0x1638450_0 .net "RSdata_o", 31 0, L_0x163df00; 1 drivers
v0x16384d0_0 .net "RTaddr_i", 4 0, L_0x163e270; 1 drivers
v0x1638550_0 .net "RTdata_o", 31 0, L_0x163e090; 1 drivers
v0x16385d0_0 .net "RegWrite_i", 0 0, v0x1633380_0; 1 drivers
v0x16386a0_0 .net *"_s0", 31 0, L_0x163de60; 1 drivers
v0x1638790_0 .net *"_s4", 31 0, L_0x163dff0; 1 drivers
v0x1638830_0 .alias "clk_i", 0 0, v0x163cac0_0;
v0x1638940 .array "register", 31 0, 31 0;
L_0x163de60 .array/port v0x1638940, L_0x163e180;
L_0x163dff0 .array/port v0x1638940, L_0x163e270;
S_0x1637ee0 .scope module, "Equal" "Equal" 2 126, 16 1, S_0x15ed510;
 .timescale 0 0;
v0x1637fd0_0 .alias "data1_i", 31 0, v0x1638450_0;
v0x1638050_0 .alias "data2_i", 31 0, v0x1638550_0;
v0x16380d0_0 .var "data_o", 0 0;
E_0x1637a20 .event edge, v0x1635fc0_0, v0x1636480_0;
S_0x1636840 .scope module, "ID_EX" "ID_EX" 2 132, 17 1, S_0x15ed510;
 .timescale 0 0;
v0x1636930_0 .var "ALU_OP_o", 1 0;
v0x16369b0_0 .var "ALU_Src_o", 0 0;
v0x1636a60_0 .var "EX", 3 0;
v0x1636ae0_0 .net "EX_i", 2 0, v0x1639e70_0; 1 drivers
v0x1636b90_0 .var "MEM", 1 0;
v0x1636c10_0 .net "MEM_i", 1 0, v0x1639fd0_0; 1 drivers
v0x1636cb0_0 .var "MEM_o", 1 0;
v0x1636d30_0 .var "RdAddr_WB", 4 0;
v0x1636db0_0 .net "RdAddr_WB_i", 4 0, L_0x163e5f0; 1 drivers
v0x1636e50_0 .var "RdAddr_WB_o", 4 0;
v0x1636f00_0 .var "Reg_Dst_o", 0 0;
v0x1636fb0_0 .var "Reg_data1", 31 0;
v0x1637030_0 .alias "Reg_data1_i", 31 0, v0x1638450_0;
v0x16370e0_0 .var "Reg_data1_o", 31 0;
v0x16371e0_0 .var "Reg_data2", 31 0;
v0x1637260_0 .alias "Reg_data2_i", 31 0, v0x1638550_0;
v0x1637160_0 .var "Reg_data2_o", 31 0;
v0x16373a0_0 .var "RsAddr_FW", 4 0;
v0x16374c0_0 .net "RsAddr_FW_i", 4 0, L_0x163e3b0; 1 drivers
v0x1637540_0 .var "RsAddr_FW_o", 4 0;
v0x1637420_0 .var "RtAddr_FW", 4 0;
v0x1637670_0 .net "RtAddr_FW_i", 4 0, L_0x163e450; 1 drivers
v0x16375c0_0 .var "RtAddr_FW_o", 4 0;
v0x16377b0_0 .var "RtAddr_WB", 4 0;
v0x16376f0_0 .net "RtAddr_WB_i", 4 0, L_0x163e550; 1 drivers
v0x1637900_0 .var "RtAddr_WB_o", 4 0;
v0x1637830_0 .var "WB", 1 0;
v0x1637a60_0 .net "WB_i", 1 0, v0x163a160_0; 1 drivers
v0x1637980_0 .var "WB_o", 1 0;
v0x1637bd0_0 .alias "clk_i", 0 0, v0x163cac0_0;
v0x1637ae0_0 .var "immd", 31 0;
v0x1637d50_0 .alias "immd_i", 31 0, v0x1638da0_0;
v0x1637c50_0 .var "immd_o", 31 0;
L_0x163d7d0 .part v0x1636cb0_0, 0, 1;
S_0x1636330 .scope module, "MUX6" "ForwardMUX" 2 158, 18 1, S_0x15ed510;
 .timescale 0 0;
v0x1636480_0 .alias "data0_i", 31 0, v0x1638450_0;
v0x1636500_0 .alias "data1_i", 31 0, v0x1638330_0;
v0x16365d0_0 .net "data2_i", 31 0, v0x1633e60_0; 1 drivers
v0x16366e0_0 .var "data_o", 31 0;
v0x1636790_0 .net "select_i", 1 0, v0x1634d20_0; 1 drivers
E_0x1636420 .event edge, v0x1634d20_0, v0x1636480_0, v0x1632980_0, v0x1632d40_0;
S_0x1635e70 .scope module, "MUX7" "ForwardMUX" 2 166, 18 1, S_0x15ed510;
 .timescale 0 0;
v0x1635fc0_0 .alias "data0_i", 31 0, v0x1638550_0;
v0x1636080_0 .alias "data1_i", 31 0, v0x1638330_0;
v0x1636130_0 .alias "data2_i", 31 0, v0x16365d0_0;
v0x16361b0_0 .var "data_o", 31 0;
v0x16362b0_0 .net "select_i", 1 0, v0x1634da0_0; 1 drivers
E_0x1635f60 .event edge, v0x1634da0_0, v0x1635fc0_0, v0x1632980_0, v0x1632d40_0;
S_0x1635a80 .scope module, "MUX_ALUSrc" "MUX32" 2 174, 7 3, S_0x15ed510;
 .timescale 0 0;
v0x1635bc0_0 .net "data1_i", 31 0, v0x16361b0_0; 1 drivers
v0x1635c90_0 .net "data2_i", 31 0, v0x1637c50_0; 1 drivers
v0x1635d10_0 .var "data_o", 31 0;
v0x1635dc0_0 .net "select_i", 0 0, v0x16369b0_0; 1 drivers
E_0x1635b70 .event edge, v0x1635dc0_0, v0x1634190_0, v0x1635c90_0;
S_0x1635680 .scope module, "MUX_RegDst" "MUX5" 2 181, 19 3, S_0x15ed510;
 .timescale 0 0;
v0x16357c0_0 .alias "data1_i", 4 0, v0x163a430_0;
v0x1635880_0 .net "data2_i", 4 0, v0x1636e50_0; 1 drivers
v0x1635920_0 .var "data_o", 4 0;
v0x16359d0_0 .net "select_i", 0 0, v0x1636f00_0; 1 drivers
E_0x1635770 .event edge, v0x16359d0_0, v0x16357c0_0, v0x1635880_0;
S_0x16351d0 .scope module, "ALU" "ALU" 2 188, 20 1, S_0x15ed510;
 .timescale 0 0;
v0x1635330_0 .net "ALUCtrl_i", 2 0, v0x1634fd0_0; 1 drivers
v0x1635400_0 .net "Zero_o", 0 0, C4<z>; 0 drivers
v0x1635480_0 .net "data1_i", 31 0, v0x16366e0_0; 1 drivers
v0x1635520_0 .net "data2_i", 31 0, v0x1635d10_0; 1 drivers
v0x16355d0_0 .var "data_o", 31 0;
E_0x16352c0 .event edge, v0x1634fd0_0, v0x1635480_0, v0x1635520_0;
S_0x1634e70 .scope module, "ALU_Control" "ALU_Control" 2 196, 21 2, S_0x15ed510;
 .timescale 0 0;
v0x1634fd0_0 .var "ALUCtrl_o", 2 0;
v0x1635090_0 .net "ALUOp_i", 1 0, L_0x163d960; 1 drivers
v0x1635130_0 .net "funct_i", 5 0, L_0x163e690; 1 drivers
E_0x1634f60 .event edge, v0x1635090_0, v0x1635130_0;
S_0x1634810 .scope module, "Forward_Unit" "Forward_Unit" 2 202, 22 1, S_0x15ed510;
 .timescale 0 0;
v0x1634900_0 .net "EXMEM_WB_i", 0 0, L_0x163e940; 1 drivers
v0x16349c0_0 .net "EXMEM_WriteAddr_i", 4 0, v0x1634480_0; 1 drivers
v0x1634a90_0 .net "IDEX_RsAddr_i", 4 0, v0x1637540_0; 1 drivers
v0x1634b30_0 .net "IDEX_RtAddr_i", 4 0, v0x16375c0_0; 1 drivers
v0x1634bb0_0 .alias "MEMWB_WB_i", 0 0, v0x16385d0_0;
v0x1634c60_0 .alias "MEMWB_WriteAddr_i", 4 0, v0x1638240_0;
v0x1634d20_0 .var "mux6_o", 1 0;
v0x1634da0_0 .var "mux7_o", 1 0;
E_0x1633aa0/0 .event edge, v0x1634900_0, v0x1633200_0, v0x1634a90_0, v0x1634b30_0;
E_0x1633aa0/1 .event edge, v0x1633380_0, v0x1633280_0;
E_0x1633aa0 .event/or E_0x1633aa0/0, E_0x1633aa0/1;
S_0x1633c50 .scope module, "EX_MEM" "EX_MEM" 2 213, 23 1, S_0x15ed510;
 .timescale 0 0;
v0x1633d40_0 .var "ALUout", 31 0;
v0x1633dc0_0 .net "ALUout_i", 31 0, v0x16355d0_0; 1 drivers
v0x1633e60_0 .var "ALUout_o", 31 0;
v0x1633f30_0 .var "MEM", 1 0;
v0x1633fb0_0 .net "MEM_i", 1 0, v0x1636cb0_0; 1 drivers
v0x1634050_0 .var "MemRead_o", 0 0;
v0x1634110_0 .var "MemWriteData", 31 0;
v0x1634190_0 .alias "MemWriteData_i", 31 0, v0x1635bc0_0;
v0x1634280_0 .var "MemWriteData_o", 31 0;
v0x1634300_0 .var "MemWrite_o", 0 0;
v0x1634380_0 .var "RegWriteAddr", 4 0;
v0x1634400_0 .net "RegWriteAddr_i", 4 0, v0x1635920_0; 1 drivers
v0x1634480_0 .var "RegWriteAddr_o", 4 0;
v0x1634530_0 .var "WB", 1 0;
v0x1634630_0 .net "WB_i", 1 0, v0x1637980_0; 1 drivers
v0x16346d0_0 .var "WB_o", 1 0;
v0x16345b0_0 .alias "clk_i", 0 0, v0x163cac0_0;
L_0x163e940 .part v0x16346d0_0, 1, 1;
S_0x16336f0 .scope module, "Data_Memory" "Data_Memory" 2 228, 24 1, S_0x15ed510;
 .timescale 0 0;
v0x16337e0_0 .net "MemRead_i", 0 0, v0x1634050_0; 1 drivers
v0x16338a0_0 .net "MemWrite_i", 0 0, v0x1634300_0; 1 drivers
v0x1633940_0 .alias "addr_i", 31 0, v0x16365d0_0;
v0x16339f0_0 .alias "clk_i", 0 0, v0x163cac0_0;
v0x1633ad0_0 .var "data_o", 31 0;
v0x1633b50 .array "memory", 31 0, 7 0;
v0x1633bd0_0 .net "write_data_i", 31 0, v0x1634280_0; 1 drivers
S_0x1632ad0 .scope module, "MEM_WB" "MEM_WB" 2 236, 25 1, S_0x15ed510;
 .timescale 0 0;
v0x1632c80_0 .var "ALU_data", 31 0;
v0x1632d40_0 .alias "ALU_data_i", 31 0, v0x16365d0_0;
v0x1632de0_0 .var "ALU_data_o", 31 0;
v0x1632e90_0 .var "MEM_data", 31 0;
v0x1632f40_0 .net "MEM_data_i", 31 0, v0x1633ad0_0; 1 drivers
v0x1632ff0_0 .var "MemToReg_o", 0 0;
v0x16330b0_0 .var "Mem_data_o", 31 0;
v0x1633130_0 .var "RegWriteAddr", 5 0;
v0x1633200_0 .alias "RegWriteAddr_i", 4 0, v0x16349c0_0;
v0x1633280_0 .var "RegWriteAddr_o", 4 0;
v0x1633380_0 .var "RegWrite_o", 0 0;
v0x1633420_0 .var "WB", 1 0;
v0x1633530_0 .net "WB_i", 1 0, v0x16346d0_0; 1 drivers
v0x16335d0_0 .alias "clk_i", 0 0, v0x163cac0_0;
E_0x1632bc0 .event negedge, v0x16335d0_0;
E_0x1632c30 .event posedge, v0x16335d0_0;
S_0x15bd290 .scope module, "DataToReg" "MUX32" 2 249, 7 3, S_0x15ed510;
 .timescale 0 0;
v0x15fb1b0_0 .alias "data1_i", 31 0, v0x1632f40_0;
v0x16328e0_0 .net "data2_i", 31 0, v0x1632de0_0; 1 drivers
v0x1632980_0 .var "data_o", 31 0;
v0x1632a20_0 .net "select_i", 0 0, v0x1632ff0_0; 1 drivers
E_0x1605f90 .event edge, v0x1632a20_0, v0x15fb1b0_0, v0x16328e0_0;
    .scope S_0x163c270;
T_0 ;
    %wait E_0x163c360;
    %load/v 8, v0x163c590_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163c4e0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x163c6f0_0, 1;
    %load/v 9, v0x163c640_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x163c430_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163c4e0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x163c4e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163c4e0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x163b6c0;
T_1 ;
    %wait E_0x163aef0;
    %load/v 8, v0x163ba00_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x163b7d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163b950_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x163b8a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163b950_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x163b2e0;
T_2 ;
    %wait E_0x163b3d0;
    %load/v 8, v0x163b610_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x163b420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163b590_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x163b4e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163b590_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x163ab90;
T_3 ;
    %wait E_0x1632c30;
    %load/v 8, v0x163add0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163ad50_0, 0, 8;
    %load/v 8, v0x163b0d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163b050_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x163ab90;
T_4 ;
    %wait E_0x1632bc0;
    %load/v 8, v0x163ac80_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x163af50_0, 1;
    %load/v 10, v0x163b260_0, 1;
    %or 9, 10, 1;
    %cmpi/u 9, 0, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163ae70_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163b1c0_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x163ad50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163ae70_0, 0, 8;
    %load/v 8, v0x163b050_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x163b1c0_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x163a860;
T_5 ;
    %wait E_0x163a5e0;
    %load/v 8, v0x163a990_0, 26;
    %mov 34, 0, 6;
    %ix/load 0, 6, 0;
    %load/vp0 40, v0x163aaf0_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v0x163aa50_0, 8, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x163a260;
T_6 ;
    %wait E_0x163a350;
    %load/v 8, v0x163a3b0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x163a710_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x163a560_0, 5;
    %load/v 14, v0x163a430_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a790_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a690_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a4b0_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0x163a710_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x163a710_0, 6;
    %cmpi/u 9, 0, 6;
    %or 8, 4, 1;
    %load/v 9, v0x163a560_0, 5;
    %load/v 14, v0x163a430_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x163a610_0, 5;
    %load/v 15, v0x163a430_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a790_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a690_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a4b0_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a690_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a4b0_0, 0, 1;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a790_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a690_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x163a4b0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1639c60;
T_7 ;
    %wait E_0x16370b0;
    %load/v 8, v0x163a1e0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x163a0b0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x163a160_0, 0, 8;
    %load/v 8, v0x1639da0_0, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1639e70_0, 0, 8;
    %load/v 8, v0x1639f20_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1639fd0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x163a160_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1639e70_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1639fd0_0, 0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1639190;
T_8 ;
    %wait E_0x1637370;
    %load/v 8, v0x16397c0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_8.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639380_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16392c0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639860_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16395e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639960_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639720_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x16397c0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/0xz  T_8.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639380_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16392c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16395e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639960_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639720_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x16397c0_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/0xz  T_8.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639380_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16392c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16395e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639960_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639720_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v0x16397c0_0, 6;
    %cmpi/u 8, 43, 6;
    %jmp/0xz  T_8.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639380_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16392c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639680_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16395e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639720_0, 0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v0x16397c0_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_8.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639380_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16392c0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639860_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16395e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639720_0, 0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/v 8, v0x16397c0_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_8.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639380_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x16392c0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639860_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16395e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1639720_0, 0, 0;
T_8.10 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/v 8, v0x1639380_0, 1;
    %mov 9, 0, 3;
    %ix/load 0, 3, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 4;
    %load/v 12, v0x16392c0_0, 3;
    %mov 15, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  12, 4;
    %add 8, 12, 4;
    %load/v 12, v0x1639860_0, 1;
    %mov 13, 0, 3;
    %add 8, 12, 4;
    %set/v v0x1639420_0, 8, 4;
    %load/v 8, v0x1639680_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x16395e0_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x1639540_0, 8, 2;
    %load/v 8, v0x1639960_0, 1;
    %mov 9, 0, 1;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 2;
    %load/v 10, v0x1639720_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %set/v v0x1639a00_0, 8, 2;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1638c90;
T_9 ;
    %wait E_0x1634500;
    %load/v 8, v0x1638da0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x1638e40_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1638150;
T_10 ;
    %wait E_0x1632c30;
    %load/v 8, v0x16385d0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x1638330_0, 32;
    %ix/getv 3, v0x1638240_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1638940, 0, 8;
t_0 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1637ee0;
T_11 ;
    %wait E_0x1637a20;
    %load/v 8, v0x1637fd0_0, 32;
    %load/v 40, v0x1638050_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x16380d0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1636840;
T_12 ;
    %wait E_0x1632c30;
    %load/v 8, v0x1637030_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1636fb0_0, 0, 8;
    %load/v 8, v0x1637260_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16371e0_0, 0, 8;
    %load/v 8, v0x1637d50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1637ae0_0, 0, 8;
    %load/v 8, v0x16374c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x16373a0_0, 0, 8;
    %load/v 8, v0x1637670_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1637420_0, 0, 8;
    %load/v 8, v0x16376f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x16377b0_0, 0, 8;
    %load/v 8, v0x1636db0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1636d30_0, 0, 8;
    %load/v 8, v0x1636ae0_0, 3;
    %mov 11, 0, 1;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1636a60_0, 0, 8;
    %load/v 8, v0x1637a60_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1637830_0, 0, 8;
    %load/v 8, v0x1636c10_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1636b90_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1636840;
T_13 ;
    %wait E_0x1632bc0;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.0, 4;
    %load/x1p 8, v0x1636a60_0, 1;
    %jmp T_13.1;
T_13.0 ;
    %mov 8, 2, 1;
T_13.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x16369b0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.2, 4;
    %load/x1p 8, v0x1636a60_0, 2;
    %jmp T_13.3;
T_13.2 ;
    %mov 8, 2, 2;
T_13.3 ;
; Save base=8 wid=2 in lookaside.
    %ix/load 0, 2, 0;
    %assign/v0 v0x1636930_0, 0, 8;
    %load/v 8, v0x1636a60_0, 1; Only need 1 of 4 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1636f00_0, 0, 8;
    %load/v 8, v0x1636fb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16370e0_0, 0, 8;
    %load/v 8, v0x16371e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1637160_0, 0, 8;
    %load/v 8, v0x1637ae0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1637c50_0, 0, 8;
    %load/v 8, v0x16373a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1637540_0, 0, 8;
    %load/v 8, v0x1637420_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x16375c0_0, 0, 8;
    %load/v 8, v0x16377b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1637900_0, 0, 8;
    %load/v 8, v0x1636d30_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1636e50_0, 0, 8;
    %load/v 8, v0x1637830_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1637980_0, 0, 8;
    %load/v 8, v0x1636b90_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1636cb0_0, 0, 8;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1636330;
T_14 ;
    %wait E_0x1636420;
    %load/v 8, v0x1636790_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/v 8, v0x1636480_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16366e0_0, 0, 8;
T_14.0 ;
    %load/v 8, v0x1636790_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_14.2, 4;
    %load/v 8, v0x1636500_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16366e0_0, 0, 8;
T_14.2 ;
    %load/v 8, v0x1636790_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_14.4, 4;
    %load/v 8, v0x16365d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16366e0_0, 0, 8;
T_14.4 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1635e70;
T_15 ;
    %wait E_0x1635f60;
    %load/v 8, v0x16362b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v0x1635fc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16361b0_0, 0, 8;
T_15.0 ;
    %load/v 8, v0x16362b0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_15.2, 4;
    %load/v 8, v0x1636080_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16361b0_0, 0, 8;
T_15.2 ;
    %load/v 8, v0x16362b0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_15.4, 4;
    %load/v 8, v0x1636130_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16361b0_0, 0, 8;
T_15.4 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1635a80;
T_16 ;
    %wait E_0x1635b70;
    %load/v 8, v0x1635dc0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x1635bc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1635d10_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1635c90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1635d10_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1635680;
T_17 ;
    %wait E_0x1635770;
    %load/v 8, v0x16359d0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x16357c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1635920_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1635880_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1635920_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x16351d0;
T_18 ;
    %wait E_0x16352c0;
    %load/v 8, v0x1635330_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_18.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_18.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_18.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_18.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.0 ;
    %load/v 8, v0x1635480_0, 32;
    %load/v 40, v0x1635520_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16355d0_0, 0, 8;
    %jmp T_18.5;
T_18.1 ;
    %load/v 8, v0x1635480_0, 32;
    %load/v 40, v0x1635520_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16355d0_0, 0, 8;
    %jmp T_18.5;
T_18.2 ;
    %load/v 8, v0x1635480_0, 32;
    %load/v 40, v0x1635520_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16355d0_0, 0, 8;
    %jmp T_18.5;
T_18.3 ;
    %load/v 8, v0x1635480_0, 32;
    %load/v 40, v0x1635520_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16355d0_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/v 8, v0x1635480_0, 32;
    %load/v 40, v0x1635520_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x16355d0_0, 0, 8;
    %jmp T_18.5;
T_18.5 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1634e70;
T_19 ;
    %wait E_0x1634f60;
    %load/v 8, v0x1635090_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x1635130_0, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_19.5, 6;
    %cmpi/u 8, 24, 6;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1634fd0_0, 0, 0;
    %jmp T_19.7;
T_19.3 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1634fd0_0, 0, 8;
    %jmp T_19.7;
T_19.4 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1634fd0_0, 0, 8;
    %jmp T_19.7;
T_19.5 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1634fd0_0, 0, 8;
    %jmp T_19.7;
T_19.6 ;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1634fd0_0, 0, 8;
    %jmp T_19.7;
T_19.7 ;
    %jmp T_19.1;
T_19.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1634fd0_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1634810;
T_20 ;
    %wait E_0x1633aa0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1634d20_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1634da0_0, 0, 0;
    %load/v 8, v0x1634900_0, 1;
    %load/v 9, v0x16349c0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x16349c0_0, 5;
    %load/v 13, v0x1634a90_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.2, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1634d20_0, 0, 8;
T_20.2 ;
    %load/v 8, v0x16349c0_0, 5;
    %load/v 13, v0x1634b30_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.4, 4;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1634da0_0, 0, 8;
T_20.4 ;
T_20.0 ;
    %load/v 8, v0x1634bb0_0, 1;
    %load/v 9, v0x1634c60_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1634900_0, 1;
    %load/v 10, v0x16349c0_0, 5;
    %cmpi/u 10, 0, 5;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v0x16349c0_0, 5;
    %load/v 15, v0x1634a90_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %load/v 11, v0x16349c0_0, 5;
    %load/v 16, v0x1634b30_0, 5;
    %cmp/u 11, 16, 5;
    %or 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.6, 8;
    %load/v 8, v0x1634c60_0, 5;
    %load/v 13, v0x1634a90_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.8, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1634d20_0, 0, 8;
T_20.8 ;
    %load/v 8, v0x1634c60_0, 5;
    %load/v 13, v0x1634b30_0, 5;
    %cmp/u 8, 13, 5;
    %jmp/0xz  T_20.10, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1634da0_0, 0, 8;
T_20.10 ;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1633c50;
T_21 ;
    %wait E_0x1632c30;
    %load/v 8, v0x1633dc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1633d40_0, 0, 8;
    %load/v 8, v0x1634190_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1634110_0, 0, 8;
    %load/v 8, v0x1634400_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1634380_0, 0, 8;
    %load/v 8, v0x1634630_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1634530_0, 0, 8;
    %load/v 8, v0x1633fb0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1633f30_0, 0, 8;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1633c50;
T_22 ;
    %wait E_0x1632bc0;
    %load/v 8, v0x1633d40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1633e60_0, 0, 8;
    %load/v 8, v0x1634110_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1634280_0, 0, 8;
    %load/v 8, v0x1634380_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1634480_0, 0, 8;
    %load/v 8, v0x1634530_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x16346d0_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.0, 4;
    %load/x1p 8, v0x1633fb0_0, 1;
    %jmp T_22.1;
T_22.0 ;
    %mov 8, 2, 1;
T_22.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1634300_0, 0, 8;
    %load/v 8, v0x1633fb0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x1634050_0, 0, 8;
    %jmp T_22;
    .thread T_22;
    .scope S_0x16336f0;
T_23 ;
    %wait E_0x1632c30;
    %load/v 8, v0x16337e0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/getv 3, v0x1633940_0;
    %load/av 8, v0x1633b50, 8;
    %mov 16, 0, 24;
    %ix/load 0, 1, 0;
    %load/vp0 72, v0x1633940_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x1633b50, 8;
    %mov 48, 0, 24;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 2, 0;
    %load/vp0 72, v0x1633940_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x1633b50, 8;
    %mov 48, 0, 24;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 3, 0;
    %load/vp0 72, v0x1633940_0, 32;
    %ix/get 3, 72, 32;
    %load/av 40, v0x1633b50, 8;
    %mov 48, 0, 24;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1633ad0_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x16336f0;
T_24 ;
    %wait E_0x1632bc0;
    %load/v 8, v0x16338a0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x1633bd0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0 16, v0x1633940_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1633b50, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.2, 4;
    %load/x1p 8, v0x1633bd0_0, 8;
    %jmp T_24.3;
T_24.2 ;
    %mov 8, 2, 8;
T_24.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x1633940_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1633b50, 8, 8;
t_2 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.4, 4;
    %load/x1p 8, v0x1633bd0_0, 8;
    %jmp T_24.5;
T_24.4 ;
    %mov 8, 2, 8;
T_24.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x1633940_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1633b50, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_24.6, 4;
    %load/x1p 8, v0x1633bd0_0, 8;
    %jmp T_24.7;
T_24.6 ;
    %mov 8, 2, 8;
T_24.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x1633940_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1633b50, 8, 8;
t_4 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1632ad0;
T_25 ;
    %wait E_0x1632c30;
    %load/v 8, v0x1633530_0, 2;
    %set/v v0x1633420_0, 8, 2;
    %load/v 8, v0x1632f40_0, 32;
    %set/v v0x1632e90_0, 8, 32;
    %load/v 8, v0x1632d40_0, 32;
    %set/v v0x1632c80_0, 8, 32;
    %load/v 8, v0x1633200_0, 5;
    %mov 13, 0, 1;
    %set/v v0x1633130_0, 8, 6;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1632ad0;
T_26 ;
    %wait E_0x1632bc0;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.0, 4;
    %load/x1p 8, v0x1633420_0, 1;
    %jmp T_26.1;
T_26.0 ;
    %mov 8, 2, 1;
T_26.1 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x1633380_0, 8, 1;
    %load/v 8, v0x1633420_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x1632ff0_0, 8, 1;
    %load/v 8, v0x1632e90_0, 32;
    %set/v v0x16330b0_0, 8, 32;
    %load/v 8, v0x1632c80_0, 32;
    %set/v v0x1632de0_0, 8, 32;
    %load/v 8, v0x1633130_0, 6;
    %set/v v0x1633280_0, 8, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x15bd290;
T_27 ;
    %wait E_0x1605f90;
    %load/v 8, v0x1632a20_0, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x15fb1b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1632980_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x16328e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1632980_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "CPU.v";
    "Adder.v";
    "PC.v";
    "Instruction_Memory.v";
    "AND.v";
    "MUX32.v";
    "IF_ID.v";
    "Shift_Left2_Concat.v";
    "Hazard_Detection_Unit.v";
    "Flush_MUX.v";
    "Control.v";
    "Shift_Left2.v";
    "Signed_Extend.v";
    "Registers.v";
    "Equal.v";
    "ID_EX.v";
    "ForwardMUX.v";
    "MUX5.v";
    "ALU.v";
    "ALU_Control.v";
    "Forward_Unit.v";
    "EX_MEM.v";
    "Data_Memory.v";
    "MEM_WB.v";
