
BlackScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b488  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800b628  0800b628  0000c628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6d4  0800b6d4  0000d158  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b6d4  0800b6d4  0000c6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b6dc  0800b6dc  0000d158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6dc  0800b6dc  0000c6dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b6e0  0800b6e0  0000c6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800b6e4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000179c  20000158  0800b83c  0000d158  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200018f4  0800b83c  0000d8f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d158  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c3e  00000000  00000000  0000d188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041ac  00000000  00000000  00026dc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  0002af78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000123e  00000000  00000000  0002c720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000071cc  00000000  00000000  0002d95e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e7f9  00000000  00000000  00034b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f4ef  00000000  00000000  00053323  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f2812  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068a4  00000000  00000000  000f2858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000f90fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000158 	.word	0x20000158
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b610 	.word	0x0800b610

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000015c 	.word	0x2000015c
 80001dc:	0800b610 	.word	0x0800b610

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <UP_initprotocol>:
_work casts;
int16_t value=9999;
_eProtocolo estadoProtocolo;
_sDato *datosComLib;

void UP_initprotocol(_sDato *datosCom,uint8_t ringbuff){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]

		datosCom->bufferRx = malloc(ringbuff);
 80005b8:	78fb      	ldrb	r3, [r7, #3]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f00a fb80 	bl	800acc0 <malloc>
 80005c0:	4603      	mov	r3, r0
 80005c2:	461a      	mov	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	609a      	str	r2, [r3, #8]
	    datosCom->bufferTx = malloc(ringbuff);
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f00a fb78 	bl	800acc0 <malloc>
 80005d0:	4603      	mov	r3, r0
 80005d2:	461a      	mov	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	60da      	str	r2, [r3, #12]
	    datosComLib=datosCom;
 80005d8:	4a03      	ldr	r2, [pc, #12]	@ (80005e8 <UP_initprotocol+0x3c>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6013      	str	r3, [r2, #0]

}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	2000017c 	.word	0x2000017c

080005ec <UP_sendInfo>:

void UP_sendInfo(uint8_t bufferAux[],uint8_t bytes){
 80005ec:	b490      	push	{r4, r7}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	70fb      	strb	r3, [r7, #3]

    uint8_t bufAux[30], indiceAux=0,cks=0,i=0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80005fe:	2300      	movs	r3, #0
 8000600:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000604:	2300      	movs	r3, #0
 8000606:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    bufAux[indiceAux++]='U';
 800060a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800060e:	1c5a      	adds	r2, r3, #1
 8000610:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000614:	3330      	adds	r3, #48	@ 0x30
 8000616:	443b      	add	r3, r7
 8000618:	2255      	movs	r2, #85	@ 0x55
 800061a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='N';
 800061e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000622:	1c5a      	adds	r2, r3, #1
 8000624:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000628:	3330      	adds	r3, #48	@ 0x30
 800062a:	443b      	add	r3, r7
 800062c:	224e      	movs	r2, #78	@ 0x4e
 800062e:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='E';
 8000632:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000636:	1c5a      	adds	r2, r3, #1
 8000638:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800063c:	3330      	adds	r3, #48	@ 0x30
 800063e:	443b      	add	r3, r7
 8000640:	2245      	movs	r2, #69	@ 0x45
 8000642:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='R';
 8000646:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000650:	3330      	adds	r3, #48	@ 0x30
 8000652:	443b      	add	r3, r7
 8000654:	2252      	movs	r2, #82	@ 0x52
 8000656:	f803 2c24 	strb.w	r2, [r3, #-36]

    bufAux[indiceAux++]=bytes;
 800065a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000664:	3330      	adds	r3, #48	@ 0x30
 8000666:	443b      	add	r3, r7
 8000668:	78fa      	ldrb	r2, [r7, #3]
 800066a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]=':';
 800066e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000672:	1c5a      	adds	r2, r3, #1
 8000674:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000678:	3330      	adds	r3, #48	@ 0x30
 800067a:	443b      	add	r3, r7
 800067c:	223a      	movs	r2, #58	@ 0x3a
 800067e:	f803 2c24 	strb.w	r2, [r3, #-36]

    for(i=0; i<bytes-1; i++)
 8000682:	2300      	movs	r3, #0
 8000684:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000688:	e012      	b.n	80006b0 <UP_sendInfo+0xc4>
        bufAux[indiceAux++] = bufferAux[i];
 800068a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	441a      	add	r2, r3
 8000692:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000696:	1c59      	adds	r1, r3, #1
 8000698:	f887 102f 	strb.w	r1, [r7, #47]	@ 0x2f
 800069c:	7812      	ldrb	r2, [r2, #0]
 800069e:	3330      	adds	r3, #48	@ 0x30
 80006a0:	443b      	add	r3, r7
 80006a2:	f803 2c24 	strb.w	r2, [r3, #-36]
    for(i=0; i<bytes-1; i++)
 80006a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006aa:	3301      	adds	r3, #1
 80006ac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006b0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80006b4:	78fb      	ldrb	r3, [r7, #3]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	429a      	cmp	r2, r3
 80006ba:	dbe6      	blt.n	800068a <UP_sendInfo+0x9e>

    cks=0;
 80006bc:	2300      	movs	r3, #0
 80006be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    for(i=0 ;i<indiceAux;i++){
 80006c2:	2300      	movs	r3, #0
 80006c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006c8:	e022      	b.n	8000710 <UP_sendInfo+0x124>
        cks^= bufAux[i];
 80006ca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006ce:	3330      	adds	r3, #48	@ 0x30
 80006d0:	443b      	add	r3, r7
 80006d2:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 80006d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80006da:	4053      	eors	r3, r2
 80006dc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        datosComLib->bufferTx[datosComLib->indexWriteTx++]=bufAux[i];
 80006e0:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <UP_sendInfo+0x160>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	68d8      	ldr	r0, [r3, #12]
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <UP_sendInfo+0x160>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	795a      	ldrb	r2, [r3, #5]
 80006f0:	1c54      	adds	r4, r2, #1
 80006f2:	b2e4      	uxtb	r4, r4
 80006f4:	715c      	strb	r4, [r3, #5]
 80006f6:	4613      	mov	r3, r2
 80006f8:	4403      	add	r3, r0
 80006fa:	f101 0230 	add.w	r2, r1, #48	@ 0x30
 80006fe:	443a      	add	r2, r7
 8000700:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000704:	701a      	strb	r2, [r3, #0]
    for(i=0 ;i<indiceAux;i++){
 8000706:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800070a:	3301      	adds	r3, #1
 800070c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000710:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000714:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000718:	429a      	cmp	r2, r3
 800071a:	d3d6      	bcc.n	80006ca <UP_sendInfo+0xde>
    }
     datosComLib->bufferTx[datosComLib->indexWriteTx++]=cks;
 800071c:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <UP_sendInfo+0x160>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	68d9      	ldr	r1, [r3, #12]
 8000722:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <UP_sendInfo+0x160>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	795a      	ldrb	r2, [r3, #5]
 8000728:	1c50      	adds	r0, r2, #1
 800072a:	b2c0      	uxtb	r0, r0
 800072c:	7158      	strb	r0, [r3, #5]
 800072e:	4613      	mov	r3, r2
 8000730:	440b      	add	r3, r1
 8000732:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000736:	701a      	strb	r2, [r3, #0]

     datosComLib->bytesTosend=indiceAux;
 8000738:	4b04      	ldr	r3, [pc, #16]	@ (800074c <UP_sendInfo+0x160>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000740:	741a      	strb	r2, [r3, #16]

}
 8000742:	bf00      	nop
 8000744:	3730      	adds	r7, #48	@ 0x30
 8000746:	46bd      	mov	sp, r7
 8000748:	bc90      	pop	{r4, r7}
 800074a:	4770      	bx	lr
 800074c:	2000017c 	.word	0x2000017c

08000750 <UP_decodeHeader>:

void UP_decodeHeader(_sDato *datosComLib){
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

    static uint8_t nBytes=0;

    uint8_t indexWriteRxCopy=datosComLib->indexWriteRx;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	78db      	ldrb	r3, [r3, #3]
 800075c:	73fb      	strb	r3, [r7, #15]

    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 800075e:	e0e2      	b.n	8000926 <UP_decodeHeader+0x1d6>
    {
        switch (estadoProtocolo) {
 8000760:	4b76      	ldr	r3, [pc, #472]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b06      	cmp	r3, #6
 8000766:	f200 80d7 	bhi.w	8000918 <UP_decodeHeader+0x1c8>
 800076a:	a201      	add	r2, pc, #4	@ (adr r2, 8000770 <UP_decodeHeader+0x20>)
 800076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000770:	0800078d 	.word	0x0800078d
 8000774:	080007b5 	.word	0x080007b5
 8000778:	080007e9 	.word	0x080007e9
 800077c:	0800081d 	.word	0x0800081d
 8000780:	08000851 	.word	0x08000851
 8000784:	08000879 	.word	0x08000879
 8000788:	080008bb 	.word	0x080008bb
            case START:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='U'){
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689a      	ldr	r2, [r3, #8]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	791b      	ldrb	r3, [r3, #4]
 8000794:	1c59      	adds	r1, r3, #1
 8000796:	b2c8      	uxtb	r0, r1
 8000798:	6879      	ldr	r1, [r7, #4]
 800079a:	7108      	strb	r0, [r1, #4]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b55      	cmp	r3, #85	@ 0x55
 80007a2:	f040 80bd 	bne.w	8000920 <UP_decodeHeader+0x1d0>
                    estadoProtocolo=HEADER_1;
 80007a6:	4b65      	ldr	r3, [pc, #404]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx=0;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2200      	movs	r2, #0
 80007b0:	709a      	strb	r2, [r3, #2]
                }
                break;
 80007b2:	e0b5      	b.n	8000920 <UP_decodeHeader+0x1d0>
            case HEADER_1:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='N')
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	689a      	ldr	r2, [r3, #8]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	791b      	ldrb	r3, [r3, #4]
 80007bc:	1c59      	adds	r1, r3, #1
 80007be:	b2c8      	uxtb	r0, r1
 80007c0:	6879      	ldr	r1, [r7, #4]
 80007c2:	7108      	strb	r0, [r1, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b4e      	cmp	r3, #78	@ 0x4e
 80007ca:	d103      	bne.n	80007d4 <UP_decodeHeader+0x84>
                   estadoProtocolo=HEADER_2;
 80007cc:	4b5b      	ldr	r3, [pc, #364]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007ce:	2202      	movs	r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80007d2:	e0a8      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	791b      	ldrb	r3, [r3, #4]
 80007d8:	3b01      	subs	r3, #1
 80007da:	b2da      	uxtb	r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80007e0:	4b56      	ldr	r3, [pc, #344]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
                break;
 80007e6:	e09e      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case HEADER_2:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='E')
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689a      	ldr	r2, [r3, #8]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	1c59      	adds	r1, r3, #1
 80007f2:	b2c8      	uxtb	r0, r1
 80007f4:	6879      	ldr	r1, [r7, #4]
 80007f6:	7108      	strb	r0, [r1, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b45      	cmp	r3, #69	@ 0x45
 80007fe:	d103      	bne.n	8000808 <UP_decodeHeader+0xb8>
                    estadoProtocolo=HEADER_3;
 8000800:	4b4e      	ldr	r3, [pc, #312]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000802:	2203      	movs	r2, #3
 8000804:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                   estadoProtocolo=START;
                }
                break;
 8000806:	e08e      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	3b01      	subs	r3, #1
 800080e:	b2da      	uxtb	r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	711a      	strb	r2, [r3, #4]
                   estadoProtocolo=START;
 8000814:	4b49      	ldr	r3, [pc, #292]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
                break;
 800081a:	e084      	b.n	8000926 <UP_decodeHeader+0x1d6>
			case HEADER_3:
				if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='R')
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	689a      	ldr	r2, [r3, #8]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	791b      	ldrb	r3, [r3, #4]
 8000824:	1c59      	adds	r1, r3, #1
 8000826:	b2c8      	uxtb	r0, r1
 8000828:	6879      	ldr	r1, [r7, #4]
 800082a:	7108      	strb	r0, [r1, #4]
 800082c:	4413      	add	r3, r2
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b52      	cmp	r3, #82	@ 0x52
 8000832:	d103      	bne.n	800083c <UP_decodeHeader+0xec>
					estadoProtocolo=NBYTES;
 8000834:	4b41      	ldr	r3, [pc, #260]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000836:	2204      	movs	r2, #4
 8000838:	701a      	strb	r2, [r3, #0]
				else{
					datosComLib->indexReadRx--;
				    estadoProtocolo=START;
				}
            break;
 800083a:	e074      	b.n	8000926 <UP_decodeHeader+0x1d6>
					datosComLib->indexReadRx--;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	791b      	ldrb	r3, [r3, #4]
 8000840:	3b01      	subs	r3, #1
 8000842:	b2da      	uxtb	r2, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	711a      	strb	r2, [r3, #4]
				    estadoProtocolo=START;
 8000848:	4b3c      	ldr	r3, [pc, #240]	@ (800093c <UP_decodeHeader+0x1ec>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
            break;
 800084e:	e06a      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case NBYTES:
                datosComLib->indexStart=datosComLib->indexReadRx;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	791a      	ldrb	r2, [r3, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	705a      	strb	r2, [r3, #1]
                nBytes=datosComLib->bufferRx[datosComLib->indexReadRx++];
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	689a      	ldr	r2, [r3, #8]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	1c59      	adds	r1, r3, #1
 8000862:	b2c8      	uxtb	r0, r1
 8000864:	6879      	ldr	r1, [r7, #4]
 8000866:	7108      	strb	r0, [r1, #4]
 8000868:	4413      	add	r3, r2
 800086a:	781a      	ldrb	r2, [r3, #0]
 800086c:	4b34      	ldr	r3, [pc, #208]	@ (8000940 <UP_decodeHeader+0x1f0>)
 800086e:	701a      	strb	r2, [r3, #0]
                estadoProtocolo=TOKEN;
 8000870:	4b32      	ldr	r3, [pc, #200]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000872:	2205      	movs	r2, #5
 8000874:	701a      	strb	r2, [r3, #0]
                break;
 8000876:	e056      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case TOKEN:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]==':'){
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	689a      	ldr	r2, [r3, #8]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	791b      	ldrb	r3, [r3, #4]
 8000880:	1c59      	adds	r1, r3, #1
 8000882:	b2c8      	uxtb	r0, r1
 8000884:	6879      	ldr	r1, [r7, #4]
 8000886:	7108      	strb	r0, [r1, #4]
 8000888:	4413      	add	r3, r2
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b3a      	cmp	r3, #58	@ 0x3a
 800088e:	d10a      	bne.n	80008a6 <UP_decodeHeader+0x156>
                   estadoProtocolo=PAYLOAD;
 8000890:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000892:	2206      	movs	r2, #6
 8000894:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx ='U'^'N'^'E'^'R'^ nBytes^':';
 8000896:	4b2a      	ldr	r3, [pc, #168]	@ (8000940 <UP_decodeHeader+0x1f0>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	709a      	strb	r2, [r3, #2]
                }
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80008a4:	e03f      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80008b2:	4b22      	ldr	r3, [pc, #136]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
                break;
 80008b8:	e035      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case PAYLOAD:
                if (nBytes>1){
 80008ba:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d90f      	bls.n	80008e2 <UP_decodeHeader+0x192>
                    datosComLib->cheksumRx ^= datosComLib->bufferRx[datosComLib->indexReadRx++];
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	689a      	ldr	r2, [r3, #8]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	791b      	ldrb	r3, [r3, #4]
 80008ca:	1c59      	adds	r1, r3, #1
 80008cc:	b2c8      	uxtb	r0, r1
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	7108      	strb	r0, [r1, #4]
 80008d2:	4413      	add	r3, r2
 80008d4:	781a      	ldrb	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	789b      	ldrb	r3, [r3, #2]
 80008da:	4053      	eors	r3, r2
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	709a      	strb	r2, [r3, #2]
                }
                nBytes--;
 80008e2:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008ec:	701a      	strb	r2, [r3, #0]
                if(nBytes<=0){
 80008ee:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d116      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    estadoProtocolo=START;
 80008f6:	4b11      	ldr	r3, [pc, #68]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
                    if(datosComLib->cheksumRx == datosComLib->bufferRx[datosComLib->indexReadRx]){
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	789a      	ldrb	r2, [r3, #2]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	6879      	ldr	r1, [r7, #4]
 8000906:	7909      	ldrb	r1, [r1, #4]
 8000908:	440b      	add	r3, r1
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	d109      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    	UP_decodeData(datosComLib);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f000 f817 	bl	8000944 <UP_decodeData>
                    }
                }

                break;
 8000916:	e005      	b.n	8000924 <UP_decodeHeader+0x1d4>
            default:
                estadoProtocolo=START;
 8000918:	4b08      	ldr	r3, [pc, #32]	@ (800093c <UP_decodeHeader+0x1ec>)
 800091a:	2200      	movs	r2, #0
 800091c:	701a      	strb	r2, [r3, #0]
                break;
 800091e:	e002      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000920:	bf00      	nop
 8000922:	e000      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000924:	bf00      	nop
    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	791b      	ldrb	r3, [r3, #4]
 800092a:	7bfa      	ldrb	r2, [r7, #15]
 800092c:	429a      	cmp	r2, r3
 800092e:	f47f af17 	bne.w	8000760 <UP_decodeHeader+0x10>
        }
    }
}
 8000932:	bf00      	nop
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000178 	.word	0x20000178
 8000940:	20000180 	.word	0x20000180

08000944 <UP_decodeData>:

void UP_decodeData(_sDato *datosComLib){
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

    uint8_t bufAux[20], indiceAux=0,bytes=0;
 800094c:	2300      	movs	r3, #0
 800094e:	77bb      	strb	r3, [r7, #30]
 8000950:	2300      	movs	r3, #0
 8000952:	77fb      	strb	r3, [r7, #31]

    switch (datosComLib->bufferRx[datosComLib->indexStart+2])//CMD EN LA POSICION 2
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	689a      	ldr	r2, [r3, #8]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	785b      	ldrb	r3, [r3, #1]
 800095c:	3302      	adds	r3, #2
 800095e:	4413      	add	r3, r2
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2bf2      	cmp	r3, #242	@ 0xf2
 8000964:	d01f      	beq.n	80009a6 <UP_decodeData+0x62>
 8000966:	2bf2      	cmp	r3, #242	@ 0xf2
 8000968:	dc46      	bgt.n	80009f8 <UP_decodeData+0xb4>
 800096a:	2bf1      	cmp	r3, #241	@ 0xf1
 800096c:	d010      	beq.n	8000990 <UP_decodeData+0x4c>
 800096e:	2bf1      	cmp	r3, #241	@ 0xf1
 8000970:	dc42      	bgt.n	80009f8 <UP_decodeData+0xb4>
 8000972:	2b00      	cmp	r3, #0
 8000974:	d020      	beq.n	80009b8 <UP_decodeData+0x74>
 8000976:	2bf0      	cmp	r3, #240	@ 0xf0
 8000978:	d13e      	bne.n	80009f8 <UP_decodeData+0xb4>
    {
    case ALIVE:

        bufAux[indiceAux++]=ALIVE;
 800097a:	7fbb      	ldrb	r3, [r7, #30]
 800097c:	1c5a      	adds	r2, r3, #1
 800097e:	77ba      	strb	r2, [r7, #30]
 8000980:	3320      	adds	r3, #32
 8000982:	443b      	add	r3, r7
 8000984:	22f0      	movs	r2, #240	@ 0xf0
 8000986:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;//aca debo darle CMD+CKS+PAYLOAD
 800098a:	2302      	movs	r3, #2
 800098c:	77fb      	strb	r3, [r7, #31]

    break;
 800098e:	e03e      	b.n	8000a0e <UP_decodeData+0xca>
    case FIRMWARE:

		bufAux[indiceAux++]=FIRMWARE;
 8000990:	7fbb      	ldrb	r3, [r7, #30]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	77ba      	strb	r2, [r7, #30]
 8000996:	3320      	adds	r3, #32
 8000998:	443b      	add	r3, r7
 800099a:	22f1      	movs	r2, #241	@ 0xf1
 800099c:	f803 2c18 	strb.w	r2, [r3, #-24]
		bytes=0x02;
 80009a0:	2302      	movs	r3, #2
 80009a2:	77fb      	strb	r3, [r7, #31]

    break;
 80009a4:	e033      	b.n	8000a0e <UP_decodeData+0xca>

    case TEXT:

		bufAux[indiceAux++]=TEXT;
 80009a6:	7fbb      	ldrb	r3, [r7, #30]
 80009a8:	1c5a      	adds	r2, r3, #1
 80009aa:	77ba      	strb	r2, [r7, #30]
 80009ac:	3320      	adds	r3, #32
 80009ae:	443b      	add	r3, r7
 80009b0:	22f2      	movs	r2, #242	@ 0xf2
 80009b2:	f803 2c18 	strb.w	r2, [r3, #-24]
//		bytes=;

    break;
 80009b6:	e02a      	b.n	8000a0e <UP_decodeData+0xca>

    case ENGINES:
    	bufAux[indiceAux++]=ENGINES;
 80009b8:	7fbb      	ldrb	r3, [r7, #30]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	77ba      	strb	r2, [r7, #30]
 80009be:	3320      	adds	r3, #32
 80009c0:	443b      	add	r3, r7
 80009c2:	2200      	movs	r2, #0
 80009c4:	f803 2c18 	strb.w	r2, [r3, #-24]

    	casts.u8[0]=datosComLib->bufferRx[datosComLib->indexStart+3];
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	689a      	ldr	r2, [r3, #8]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	785b      	ldrb	r3, [r3, #1]
 80009d0:	3303      	adds	r3, #3
 80009d2:	4413      	add	r3, r2
 80009d4:	781a      	ldrb	r2, [r3, #0]
 80009d6:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <UP_decodeData+0xe0>)
 80009d8:	701a      	strb	r2, [r3, #0]
    	casts.u8[1]=datosComLib->bufferRx[datosComLib->indexStart+4];
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	785b      	ldrb	r3, [r3, #1]
 80009e2:	3304      	adds	r3, #4
 80009e4:	4413      	add	r3, r2
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ea:	705a      	strb	r2, [r3, #1]

    	value = casts.i16[0]; //ver aca que pasa para recuperar el valor de la velocidad
 80009ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ee:	f9b3 2000 	ldrsh.w	r2, [r3]
 80009f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a28 <UP_decodeData+0xe4>)
 80009f4:	801a      	strh	r2, [r3, #0]

    break;
 80009f6:	e00a      	b.n	8000a0e <UP_decodeData+0xca>
    default:

        bufAux[indiceAux++]=0xFF;
 80009f8:	7fbb      	ldrb	r3, [r7, #30]
 80009fa:	1c5a      	adds	r2, r3, #1
 80009fc:	77ba      	strb	r2, [r7, #30]
 80009fe:	3320      	adds	r3, #32
 8000a00:	443b      	add	r3, r7
 8000a02:	22ff      	movs	r2, #255	@ 0xff
 8000a04:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	77fb      	strb	r3, [r7, #31]

    break;
 8000a0c:	bf00      	nop
    }

    UP_sendInfo(bufAux,bytes);
 8000a0e:	7ffa      	ldrb	r2, [r7, #31]
 8000a10:	f107 0308 	add.w	r3, r7, #8
 8000a14:	4611      	mov	r1, r2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fde8 	bl	80005ec <UP_sendInfo>
}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000174 	.word	0x20000174
 8000a28:	20000000 	.word	0x20000000

08000a2c <UP_datafromUSB>:

void UP_datafromUSB(uint8_t *buf, uint16_t length) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]

  uint16_t i;

  for (i = 0; i < length; i++) {
 8000a38:	2300      	movs	r3, #0
 8000a3a:	81fb      	strh	r3, [r7, #14]
 8000a3c:	e016      	b.n	8000a6c <UP_datafromUSB+0x40>
	datosComLib->bufferRx[datosComLib->indexWriteRx] = buf[i];
 8000a3e:	89fb      	ldrh	r3, [r7, #14]
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	441a      	add	r2, r3
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	490e      	ldr	r1, [pc, #56]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a4c:	6809      	ldr	r1, [r1, #0]
 8000a4e:	78c9      	ldrb	r1, [r1, #3]
 8000a50:	b2c9      	uxtb	r1, r1
 8000a52:	440b      	add	r3, r1
 8000a54:	7812      	ldrb	r2, [r2, #0]
 8000a56:	701a      	strb	r2, [r3, #0]
	datosComLib->indexWriteRx++;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	78da      	ldrb	r2, [r3, #3]
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	3201      	adds	r2, #1
 8000a62:	b2d2      	uxtb	r2, r2
 8000a64:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < length; i++) {
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	81fb      	strh	r3, [r7, #14]
 8000a6c:	89fa      	ldrh	r2, [r7, #14]
 8000a6e:	887b      	ldrh	r3, [r7, #2]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d3e4      	bcc.n	8000a3e <UP_datafromUSB+0x12>
  }
}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	2000017c 	.word	0x2000017c

08000a88 <en_InitENG>:
 *      Author: Baccon
 */
#include "engines.h"
#include "stdlib.h"

void en_InitENG(_sEng *engines,uint16_t maxSpeed){
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	807b      	strh	r3, [r7, #2]

	engines->estado=FREE;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2202      	movs	r2, #2
 8000a98:	709a      	strb	r2, [r3, #2]
	engines->speed=0;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	801a      	strh	r2, [r3, #0]
	engines->maxSpeed=maxSpeed;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	887a      	ldrh	r2, [r7, #2]
 8000aa4:	809a      	strh	r2, [r3, #4]

}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
	...

08000ab4 <HAL_ADC_ConvCpltCallback>:
//void I2C_1_Abstract_Mem_Read_Blocking(uint16_t Dev_Address, uint8_t Mem_Adress, uint8_t Mem_AddSize, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]

	uint8_t u=0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	77fb      	strb	r3, [r7, #31]
	char palabra[18];

	for(u=0;u<NUM_CHANNELS;u++){
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	77fb      	strb	r3, [r7, #31]
 8000ac4:	e00c      	b.n	8000ae0 <HAL_ADC_ConvCpltCallback+0x2c>

//		casts.u16[0]=adcBuffer[u];
		sprintf(&palabra[0],"Channel %d:%i\n",u,adcBuffer[u]);
 8000ac6:	7ffa      	ldrb	r2, [r7, #31]
 8000ac8:	7ffb      	ldrb	r3, [r7, #31]
 8000aca:	490b      	ldr	r1, [pc, #44]	@ (8000af8 <HAL_ADC_ConvCpltCallback+0x44>)
 8000acc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000ad0:	f107 000c 	add.w	r0, r7, #12
 8000ad4:	4909      	ldr	r1, [pc, #36]	@ (8000afc <HAL_ADC_ConvCpltCallback+0x48>)
 8000ad6:	f00a f9a9 	bl	800ae2c <siprintf>
	for(u=0;u<NUM_CHANNELS;u++){
 8000ada:	7ffb      	ldrb	r3, [r7, #31]
 8000adc:	3301      	adds	r3, #1
 8000ade:	77fb      	strb	r3, [r7, #31]
 8000ae0:	7ffb      	ldrb	r3, [r7, #31]
 8000ae2:	2b07      	cmp	r3, #7
 8000ae4:	d9ef      	bls.n	8000ac6 <HAL_ADC_ConvCpltCallback+0x12>
//		memcpy(datosComSerie.bufferTx,palabra,sizeof(palabra));
//		datosComSerie.indexWriteTx  += sizeof(palabra);
	}
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ae6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000aec:	f002 f9f3 	bl	8002ed6 <HAL_GPIO_TogglePin>
}
 8000af0:	bf00      	nop
 8000af2:	3720      	adds	r7, #32
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000384 	.word	0x20000384
 8000afc:	0800b628 	.word	0x0800b628
 8000b00:	40020800 	.word	0x40020800

08000b04 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM11) {
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d101      	bne.n	8000b1a <HAL_TIM_PeriodElapsedCallback+0x16>
		task10ms();//cambiar esto por una bandera
 8000b16:	f000 f815 	bl	8000b44 <task10ms>
	}
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40014800 	.word	0x40014800

08000b28 <HAL_I2C_MemRxCpltCallback>:
	if(hi2c->Devaddress==SSD1306_I2C_ADDR){
		SSD1306_DMAREADY();
	}
}

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
	if(hi2c->Devaddress==SSD1306_I2C_ADDR){
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b34:	2b78      	cmp	r3, #120	@ 0x78
 8000b36:	d101      	bne.n	8000b3c <HAL_I2C_MemRxCpltCallback+0x14>
		SSD1306_DMAREADY();
 8000b38:	f000 fca4 	bl	8001484 <SSD1306_DMAREADY>
	}
}
 8000b3c:	bf00      	nop
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <task10ms>:

void task10ms(){
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0

	static uint8_t ticker=0;

	SSD1306_UpdateScreen();
 8000b48:	f000 fbf8 	bl	800133c <SSD1306_UpdateScreen>
//		if(HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 5000) == HAL_OK){
//
//			SISINIT=TRUE;
//		}
//	}
	if(ticker%10==0){
 8000b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <task10ms+0x44>)
 8000b4e:	781a      	ldrb	r2, [r3, #0]
 8000b50:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <task10ms+0x48>)
 8000b52:	fba3 1302 	umull	r1, r3, r3, r2
 8000b56:	08d9      	lsrs	r1, r3, #3
 8000b58:	460b      	mov	r3, r1
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	440b      	add	r3, r1
 8000b5e:	005b      	lsls	r3, r3, #1
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d107      	bne.n	8000b78 <task10ms+0x34>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000b68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b6c:	4808      	ldr	r0, [pc, #32]	@ (8000b90 <task10ms+0x4c>)
 8000b6e:	f002 f9b2 	bl	8002ed6 <HAL_GPIO_TogglePin>
		ticker=0;
 8000b72:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <task10ms+0x44>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
	}
	ticker++;
 8000b78:	4b03      	ldr	r3, [pc, #12]	@ (8000b88 <task10ms+0x44>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	4b01      	ldr	r3, [pc, #4]	@ (8000b88 <task10ms+0x44>)
 8000b82:	701a      	strb	r2, [r3, #0]
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	200003a6 	.word	0x200003a6
 8000b8c:	cccccccd 	.word	0xcccccccd
 8000b90:	40020800 	.word	0x40020800

08000b94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b98:	f000 ff1a 	bl	80019d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b9c:	f000 f858 	bl	8000c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba0:	f000 fa0c 	bl	8000fbc <MX_GPIO_Init>
  MX_DMA_Init();
 8000ba4:	f000 f9e2 	bl	8000f6c <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000ba8:	f009 fb0c 	bl	800a1c4 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000bac:	f000 f938 	bl	8000e20 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000bb0:	f000 f9b8 	bl	8000f24 <MX_TIM11_Init>
  MX_ADC1_Init();
 8000bb4:	f000 f8b4 	bl	8000d20 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000bb8:	f000 f904 	bl	8000dc4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000bbc:	481b      	ldr	r0, [pc, #108]	@ (8000c2c <main+0x98>)
 8000bbe:	f005 f861 	bl	8005c84 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 8000bc2:	481b      	ldr	r0, [pc, #108]	@ (8000c30 <main+0x9c>)
 8000bc4:	f005 f85e 	bl	8005c84 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000bc8:	2104      	movs	r1, #4
 8000bca:	4818      	ldr	r0, [pc, #96]	@ (8000c2c <main+0x98>)
 8000bcc:	f005 f916 	bl	8005dfc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4816      	ldr	r0, [pc, #88]	@ (8000c2c <main+0x98>)
 8000bd4:	f005 f912 	bl	8005dfc <HAL_TIM_PWM_Start>

  Display_Set_I2C_Master_Transmit(&I2C_1_Abstract_Master_Transmit, &I2C_1_Abstract_Master_Transmit_Blocking);
 8000bd8:	4916      	ldr	r1, [pc, #88]	@ (8000c34 <main+0xa0>)
 8000bda:	4817      	ldr	r0, [pc, #92]	@ (8000c38 <main+0xa4>)
 8000bdc:	f000 fc3c 	bl	8001458 <Display_Set_I2C_Master_Transmit>

  HAL_Delay(10);
 8000be0:	200a      	movs	r0, #10
 8000be2:	f000 ff67 	bl	8001ab4 <HAL_Delay>
  SSD1306_Init();
 8000be6:	f000 faff 	bl	80011e8 <SSD1306_Init>
  HAL_Delay(100);
 8000bea:	2064      	movs	r0, #100	@ 0x64
 8000bec:	f000 ff62 	bl	8001ab4 <HAL_Delay>

  CDC_AttachRxData(&UP_datafromUSB);
 8000bf0:	4812      	ldr	r0, [pc, #72]	@ (8000c3c <main+0xa8>)
 8000bf2:	f009 fc3b 	bl	800a46c <CDC_AttachRxData>
  myFlags.allFlags=0;
 8000bf6:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <main+0xac>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
  UP_initprotocol(&datosComSerie,(uint8_t)RINGBUFFER);
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	4811      	ldr	r0, [pc, #68]	@ (8000c44 <main+0xb0>)
 8000c00:	f7ff fcd4 	bl	80005ac <UP_initprotocol>
  en_InitENG(&motorL, (uint16_t)htim3.Instance->ARR);
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <main+0x98>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	480e      	ldr	r0, [pc, #56]	@ (8000c48 <main+0xb4>)
 8000c10:	f7ff ff3a 	bl	8000a88 <en_InitENG>
  en_InitENG(&motorR, (uint16_t)htim3.Instance->ARR);
 8000c14:	4b05      	ldr	r3, [pc, #20]	@ (8000c2c <main+0x98>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	480b      	ldr	r0, [pc, #44]	@ (8000c4c <main+0xb8>)
 8000c20:	f7ff ff32 	bl	8000a88 <en_InitENG>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	UP_comunicationsTask(&datosComSerie);
 8000c24:	4807      	ldr	r0, [pc, #28]	@ (8000c44 <main+0xb0>)
 8000c26:	f000 fa55 	bl	80010d4 <UP_comunicationsTask>
 8000c2a:	e7fb      	b.n	8000c24 <main+0x90>
 8000c2c:	200002e0 	.word	0x200002e0
 8000c30:	20000328 	.word	0x20000328
 8000c34:	080011ad 	.word	0x080011ad
 8000c38:	08001169 	.word	0x08001169
 8000c3c:	08000a2d 	.word	0x08000a2d
 8000c40:	20000394 	.word	0x20000394
 8000c44:	20000370 	.word	0x20000370
 8000c48:	20000398 	.word	0x20000398
 8000c4c:	200003a0 	.word	0x200003a0

08000c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b094      	sub	sp, #80	@ 0x50
 8000c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c56:	f107 0320 	add.w	r3, r7, #32
 8000c5a:	2230      	movs	r2, #48	@ 0x30
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f00a f906 	bl	800ae70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c64:	f107 030c 	add.w	r3, r7, #12
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	605a      	str	r2, [r3, #4]
 8000c6e:	609a      	str	r2, [r3, #8]
 8000c70:	60da      	str	r2, [r3, #12]
 8000c72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c74:	2300      	movs	r3, #0
 8000c76:	60bb      	str	r3, [r7, #8]
 8000c78:	4b27      	ldr	r3, [pc, #156]	@ (8000d18 <SystemClock_Config+0xc8>)
 8000c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7c:	4a26      	ldr	r2, [pc, #152]	@ (8000d18 <SystemClock_Config+0xc8>)
 8000c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c84:	4b24      	ldr	r3, [pc, #144]	@ (8000d18 <SystemClock_Config+0xc8>)
 8000c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c90:	2300      	movs	r3, #0
 8000c92:	607b      	str	r3, [r7, #4]
 8000c94:	4b21      	ldr	r3, [pc, #132]	@ (8000d1c <SystemClock_Config+0xcc>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a20      	ldr	r2, [pc, #128]	@ (8000d1c <SystemClock_Config+0xcc>)
 8000c9a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c9e:	6013      	str	r3, [r2, #0]
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	@ (8000d1c <SystemClock_Config+0xcc>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ca8:	607b      	str	r3, [r7, #4]
 8000caa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cac:	2301      	movs	r3, #1
 8000cae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000cc0:	2319      	movs	r3, #25
 8000cc2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000cc4:	23c0      	movs	r3, #192	@ 0xc0
 8000cc6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ccc:	2304      	movs	r3, #4
 8000cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd0:	f107 0320 	add.w	r3, r7, #32
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f004 fb41 	bl	800535c <HAL_RCC_OscConfig>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000ce0:	f000 fa7c 	bl	80011dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cf4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cfa:	f107 030c 	add.w	r3, r7, #12
 8000cfe:	2103      	movs	r1, #3
 8000d00:	4618      	mov	r0, r3
 8000d02:	f004 fda3 	bl	800584c <HAL_RCC_ClockConfig>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d0c:	f000 fa66 	bl	80011dc <Error_Handler>
  }
}
 8000d10:	bf00      	nop
 8000d12:	3750      	adds	r7, #80	@ 0x50
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40007000 	.word	0x40007000

08000d20 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d26:	463b      	mov	r3, r7
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d32:	4b21      	ldr	r3, [pc, #132]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d34:	4a21      	ldr	r2, [pc, #132]	@ (8000dbc <MX_ADC1_Init+0x9c>)
 8000d36:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d38:	4b1f      	ldr	r3, [pc, #124]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d3a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d3e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d40:	4b1d      	ldr	r3, [pc, #116]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d46:	4b1c      	ldr	r3, [pc, #112]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d52:	4b19      	ldr	r3, [pc, #100]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d5a:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d60:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d62:	4a17      	ldr	r2, [pc, #92]	@ (8000dc0 <MX_ADC1_Init+0xa0>)
 8000d64:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d66:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d6c:	4b12      	ldr	r3, [pc, #72]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d72:	4b11      	ldr	r3, [pc, #68]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d80:	480d      	ldr	r0, [pc, #52]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000d82:	f000 febb 	bl	8001afc <HAL_ADC_Init>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000d8c:	f000 fa26 	bl	80011dc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d90:	2301      	movs	r3, #1
 8000d92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000d94:	2301      	movs	r3, #1
 8000d96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d9c:	463b      	mov	r3, r7
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4805      	ldr	r0, [pc, #20]	@ (8000db8 <MX_ADC1_Init+0x98>)
 8000da2:	f001 f813 	bl	8001dcc <HAL_ADC_ConfigChannel>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000dac:	f000 fa16 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000db0:	bf00      	nop
 8000db2:	3710      	adds	r7, #16
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	20000184 	.word	0x20000184
 8000dbc:	40012000 	.word	0x40012000
 8000dc0:	0f000001 	.word	0x0f000001

08000dc4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000dca:	4a13      	ldr	r2, [pc, #76]	@ (8000e18 <MX_I2C1_Init+0x54>)
 8000dcc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000dce:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000dd0:	4a12      	ldr	r2, [pc, #72]	@ (8000e1c <MX_I2C1_Init+0x58>)
 8000dd2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000dda:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000de0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000de2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000de6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000de8:	4b0a      	ldr	r3, [pc, #40]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000dee:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000df4:	4b07      	ldr	r3, [pc, #28]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dfa:	4b06      	ldr	r3, [pc, #24]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e00:	4804      	ldr	r0, [pc, #16]	@ (8000e14 <MX_I2C1_Init+0x50>)
 8000e02:	f002 f883 	bl	8002f0c <HAL_I2C_Init>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e0c:	f000 f9e6 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200001cc 	.word	0x200001cc
 8000e18:	40005400 	.word	0x40005400
 8000e1c:	00061a80 	.word	0x00061a80

08000e20 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08e      	sub	sp, #56	@ 0x38
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e34:	f107 0320 	add.w	r3, r7, #32
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
 8000e4a:	611a      	str	r2, [r3, #16]
 8000e4c:	615a      	str	r2, [r3, #20]
 8000e4e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e50:	4b32      	ldr	r3, [pc, #200]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e52:	4a33      	ldr	r2, [pc, #204]	@ (8000f20 <MX_TIM3_Init+0x100>)
 8000e54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000e56:	4b31      	ldr	r3, [pc, #196]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e58:	220f      	movs	r2, #15
 8000e5a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8000e62:	4b2e      	ldr	r3, [pc, #184]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e64:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000e68:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e6a:	4b2c      	ldr	r3, [pc, #176]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e70:	4b2a      	ldr	r3, [pc, #168]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e76:	4829      	ldr	r0, [pc, #164]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e78:	f004 feb4 	bl	8005be4 <HAL_TIM_Base_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000e82:	f000 f9ab 	bl	80011dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e90:	4619      	mov	r1, r3
 8000e92:	4822      	ldr	r0, [pc, #136]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000e94:	f005 fa14 	bl	80062c0 <HAL_TIM_ConfigClockSource>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000e9e:	f000 f99d 	bl	80011dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000ea2:	481e      	ldr	r0, [pc, #120]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000ea4:	f004 ff50 	bl	8005d48 <HAL_TIM_PWM_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000eae:	f000 f995 	bl	80011dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000eba:	f107 0320 	add.w	r3, r7, #32
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4816      	ldr	r0, [pc, #88]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000ec2:	f005 fdbf 	bl	8006a44 <HAL_TIMEx_MasterConfigSynchronization>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000ecc:	f000 f986 	bl	80011dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ed0:	2360      	movs	r3, #96	@ 0x60
 8000ed2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ee0:	1d3b      	adds	r3, r7, #4
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	480d      	ldr	r0, [pc, #52]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000ee8:	f005 f928 	bl	800613c <HAL_TIM_PWM_ConfigChannel>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000ef2:	f000 f973 	bl	80011dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	2204      	movs	r2, #4
 8000efa:	4619      	mov	r1, r3
 8000efc:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000efe:	f005 f91d 	bl	800613c <HAL_TIM_PWM_ConfigChannel>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000f08:	f000 f968 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f0c:	4803      	ldr	r0, [pc, #12]	@ (8000f1c <MX_TIM3_Init+0xfc>)
 8000f0e:	f000 fc47 	bl	80017a0 <HAL_TIM_MspPostInit>

}
 8000f12:	bf00      	nop
 8000f14:	3738      	adds	r7, #56	@ 0x38
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200002e0 	.word	0x200002e0
 8000f20:	40000400 	.word	0x40000400

08000f24 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000f28:	4b0e      	ldr	r3, [pc, #56]	@ (8000f64 <MX_TIM11_Init+0x40>)
 8000f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f68 <MX_TIM11_Init+0x44>)
 8000f2c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 95;
 8000f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <MX_TIM11_Init+0x40>)
 8000f30:	225f      	movs	r2, #95	@ 0x5f
 8000f32:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f34:	4b0b      	ldr	r3, [pc, #44]	@ (8000f64 <MX_TIM11_Init+0x40>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9999;
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <MX_TIM11_Init+0x40>)
 8000f3c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f40:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f42:	4b08      	ldr	r3, [pc, #32]	@ (8000f64 <MX_TIM11_Init+0x40>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f48:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <MX_TIM11_Init+0x40>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000f4e:	4805      	ldr	r0, [pc, #20]	@ (8000f64 <MX_TIM11_Init+0x40>)
 8000f50:	f004 fe48 	bl	8005be4 <HAL_TIM_Base_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000f5a:	f000 f93f 	bl	80011dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000328 	.word	0x20000328
 8000f68:	40014800 	.word	0x40014800

08000f6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	4b10      	ldr	r3, [pc, #64]	@ (8000fb8 <MX_DMA_Init+0x4c>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	@ (8000fb8 <MX_DMA_Init+0x4c>)
 8000f7c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f80:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f82:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <MX_DMA_Init+0x4c>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	200b      	movs	r0, #11
 8000f94:	f001 fa2d 	bl	80023f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000f98:	200b      	movs	r0, #11
 8000f9a:	f001 fa46 	bl	800242a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	200c      	movs	r0, #12
 8000fa4:	f001 fa25 	bl	80023f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000fa8:	200c      	movs	r0, #12
 8000faa:	f001 fa3e 	bl	800242a <HAL_NVIC_EnableIRQ>

}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40023800 	.word	0x40023800

08000fbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	f107 0314 	add.w	r3, r7, #20
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a3a      	ldr	r2, [pc, #232]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8000fdc:	f043 0304 	orr.w	r3, r3, #4
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b38      	ldr	r3, [pc, #224]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0304 	and.w	r3, r3, #4
 8000fea:	613b      	str	r3, [r7, #16]
 8000fec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b34      	ldr	r3, [pc, #208]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	4a33      	ldr	r2, [pc, #204]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8000ff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffe:	4b31      	ldr	r3, [pc, #196]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	4b2d      	ldr	r3, [pc, #180]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a2c      	ldr	r2, [pc, #176]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b2a      	ldr	r3, [pc, #168]	@ (80010c4 <MX_GPIO_Init+0x108>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	4b26      	ldr	r3, [pc, #152]	@ (80010c4 <MX_GPIO_Init+0x108>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a25      	ldr	r2, [pc, #148]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8001030:	f043 0302 	orr.w	r3, r3, #2
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b23      	ldr	r3, [pc, #140]	@ (80010c4 <MX_GPIO_Init+0x108>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001048:	481f      	ldr	r0, [pc, #124]	@ (80010c8 <MX_GPIO_Init+0x10c>)
 800104a:	f001 ff2b 	bl	8002ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Out2_2_Pin|Out2_1_Pin|Out1_2_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 8001054:	481d      	ldr	r0, [pc, #116]	@ (80010cc <MX_GPIO_Init+0x110>)
 8001056:	f001 ff25 	bl	8002ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Out1_1_GPIO_Port, Out1_1_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2108      	movs	r1, #8
 800105e:	481c      	ldr	r0, [pc, #112]	@ (80010d0 <MX_GPIO_Init+0x114>)
 8001060:	f001 ff20 	bl	8002ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001064:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106a:	2301      	movs	r3, #1
 800106c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <MX_GPIO_Init+0x10c>)
 800107e:	f001 fd8d 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pins : Out2_2_Pin Out2_1_Pin Out1_2_Pin */
  GPIO_InitStruct.Pin = Out2_2_Pin|Out2_1_Pin|Out1_2_Pin;
 8001082:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 8001086:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	2301      	movs	r3, #1
 800108a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001090:	2300      	movs	r3, #0
 8001092:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	4619      	mov	r1, r3
 800109a:	480c      	ldr	r0, [pc, #48]	@ (80010cc <MX_GPIO_Init+0x110>)
 800109c:	f001 fd7e 	bl	8002b9c <HAL_GPIO_Init>

  /*Configure GPIO pin : Out1_1_Pin */
  GPIO_InitStruct.Pin = Out1_1_Pin;
 80010a0:	2308      	movs	r3, #8
 80010a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ac:	2300      	movs	r3, #0
 80010ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Out1_1_GPIO_Port, &GPIO_InitStruct);
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4619      	mov	r1, r3
 80010b6:	4806      	ldr	r0, [pc, #24]	@ (80010d0 <MX_GPIO_Init+0x114>)
 80010b8:	f001 fd70 	bl	8002b9c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010bc:	bf00      	nop
 80010be:	3728      	adds	r7, #40	@ 0x28
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020800 	.word	0x40020800
 80010cc:	40020000 	.word	0x40020000
 80010d0:	40020400 	.word	0x40020400

080010d4 <UP_comunicationsTask>:

/* USER CODE BEGIN 4 */
void UP_comunicationsTask(_sDato *datosCom){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

	if(datosCom->indexReadRx!=datosCom->indexWriteRx ){
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	791a      	ldrb	r2, [r3, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	78db      	ldrb	r3, [r3, #3]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d007      	beq.n	80010fa <UP_comunicationsTask+0x26>
		UP_decodeHeader(datosCom);
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff fb30 	bl	8000750 <UP_decodeHeader>
		datosCom->indexReadRx=datosCom->indexWriteRx;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	78db      	ldrb	r3, [r3, #3]
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	711a      	strb	r2, [r3, #4]
	}

	if(datosCom->indexReadTx!=datosCom->indexWriteTx ){
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	799a      	ldrb	r2, [r3, #6]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	795b      	ldrb	r3, [r3, #5]
 8001102:	429a      	cmp	r2, r3
 8001104:	d02b      	beq.n	800115e <UP_comunicationsTask+0x8a>

		if(datosCom->indexWriteTx > datosCom->indexReadTx){
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	795a      	ldrb	r2, [r3, #5]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	799b      	ldrb	r3, [r3, #6]
 800110e:	429a      	cmp	r2, r3
 8001110:	d908      	bls.n	8001124 <UP_comunicationsTask+0x50>
				datosCom->bytesTosend = datosCom->indexWriteTx - datosCom->indexReadTx;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	795a      	ldrb	r2, [r3, #5]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	799b      	ldrb	r3, [r3, #6]
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	b2da      	uxtb	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	741a      	strb	r2, [r3, #16]
 8001122:	e006      	b.n	8001132 <UP_comunicationsTask+0x5e>
		    }else{
		    	datosCom->bytesTosend =  sizeof(datosCom->bufferRx) - datosCom->indexReadTx;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	799b      	ldrb	r3, [r3, #6]
 8001128:	f1c3 0304 	rsb	r3, r3, #4
 800112c:	b2da      	uxtb	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	741a      	strb	r2, [r3, #16]
		    }
		    if(CDC_Transmit_FS(&datosCom->bufferTx[datosCom->indexReadTx], datosCom->bytesTosend) == USBD_OK){
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	7992      	ldrb	r2, [r2, #6]
 800113a:	441a      	add	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	7c1b      	ldrb	r3, [r3, #16]
 8001140:	4619      	mov	r1, r3
 8001142:	4610      	mov	r0, r2
 8001144:	f009 f95a 	bl	800a3fc <CDC_Transmit_FS>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d107      	bne.n	800115e <UP_comunicationsTask+0x8a>
		    	datosCom->indexReadTx += datosCom->bytesTosend;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	799a      	ldrb	r2, [r3, #6]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	7c1b      	ldrb	r3, [r3, #16]
 8001156:	4413      	add	r3, r2
 8001158:	b2da      	uxtb	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	719a      	strb	r2, [r3, #6]
		    }
	}
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <I2C_1_Abstract_Master_Transmit>:

uint8_t I2C_1_Abstract_Master_Transmit(uint16_t Dev_Address,uint8_t reg, uint8_t *p_Data, uint16_t _Size){
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af02      	add	r7, sp, #8
 800116e:	60ba      	str	r2, [r7, #8]
 8001170:	461a      	mov	r2, r3
 8001172:	4603      	mov	r3, r0
 8001174:	81fb      	strh	r3, [r7, #14]
 8001176:	460b      	mov	r3, r1
 8001178:	737b      	strb	r3, [r7, #13]
 800117a:	4613      	mov	r3, r2
 800117c:	80fb      	strh	r3, [r7, #6]
	if(HAL_I2C_Mem_Write_DMA(&hi2c1, Dev_Address, reg, 1, p_Data, _Size)==HAL_OK)
 800117e:	7b7b      	ldrb	r3, [r7, #13]
 8001180:	b29a      	uxth	r2, r3
 8001182:	89f9      	ldrh	r1, [r7, #14]
 8001184:	88fb      	ldrh	r3, [r7, #6]
 8001186:	9301      	str	r3, [sp, #4]
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2301      	movs	r3, #1
 800118e:	4806      	ldr	r0, [pc, #24]	@ (80011a8 <I2C_1_Abstract_Master_Transmit+0x40>)
 8001190:	f002 f8fe 	bl	8003390 <HAL_I2C_Mem_Write_DMA>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <I2C_1_Abstract_Master_Transmit+0x36>
		return 1;
 800119a:	2301      	movs	r3, #1
 800119c:	e000      	b.n	80011a0 <I2C_1_Abstract_Master_Transmit+0x38>

//	if(HAL_I2C_Master_Transmit_DMA(&hi2c1, Dev_Address, p_Data, _Size))
//		return 1;
	return 0;
 800119e:	2300      	movs	r3, #0
//	HAL_I2C_Mem_Write(&hi2c1, Dev_Address, 0x40, 1, p_Data, _Size, 10);
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	200001cc 	.word	0x200001cc

080011ac <I2C_1_Abstract_Master_Transmit_Blocking>:

void I2C_1_Abstract_Master_Transmit_Blocking(uint16_t Dev_Address, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout){
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af02      	add	r7, sp, #8
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4603      	mov	r3, r0
 80011b8:	81fb      	strh	r3, [r7, #14]
 80011ba:	4613      	mov	r3, r2
 80011bc:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1, Dev_Address, p_Data, _Size, _Timeout);
 80011be:	89ba      	ldrh	r2, [r7, #12]
 80011c0:	89f9      	ldrh	r1, [r7, #14]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	68ba      	ldr	r2, [r7, #8]
 80011ca:	4803      	ldr	r0, [pc, #12]	@ (80011d8 <I2C_1_Abstract_Master_Transmit_Blocking+0x2c>)
 80011cc:	f001 ffe2 	bl	8003194 <HAL_I2C_Master_Transmit>
}
 80011d0:	bf00      	nop
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200001cc 	.word	0x200001cc

080011dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e0:	b672      	cpsid	i
}
 80011e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <Error_Handler+0x8>

080011e8 <SSD1306_Init>:
        }
    }
}

void SSD1306_Init()
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0

	SSD1306_WRITECOMMAND(0xAE);
 80011ec:	22ae      	movs	r2, #174	@ 0xae
 80011ee:	2100      	movs	r1, #0
 80011f0:	2078      	movs	r0, #120	@ 0x78
 80011f2:	f000 f915 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 80011f6:	2220      	movs	r2, #32
 80011f8:	2100      	movs	r1, #0
 80011fa:	2078      	movs	r0, #120	@ 0x78
 80011fc:	f000 f910 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001200:	2210      	movs	r2, #16
 8001202:	2100      	movs	r1, #0
 8001204:	2078      	movs	r0, #120	@ 0x78
 8001206:	f000 f90b 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0);
 800120a:	22b0      	movs	r2, #176	@ 0xb0
 800120c:	2100      	movs	r1, #0
 800120e:	2078      	movs	r0, #120	@ 0x78
 8001210:	f000 f906 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8);
 8001214:	22c8      	movs	r2, #200	@ 0xc8
 8001216:	2100      	movs	r1, #0
 8001218:	2078      	movs	r0, #120	@ 0x78
 800121a:	f000 f901 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 800121e:	2200      	movs	r2, #0
 8001220:	2100      	movs	r1, #0
 8001222:	2078      	movs	r0, #120	@ 0x78
 8001224:	f000 f8fc 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001228:	2210      	movs	r2, #16
 800122a:	2100      	movs	r1, #0
 800122c:	2078      	movs	r0, #120	@ 0x78
 800122e:	f000 f8f7 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 8001232:	2240      	movs	r2, #64	@ 0x40
 8001234:	2100      	movs	r1, #0
 8001236:	2078      	movs	r0, #120	@ 0x78
 8001238:	f000 f8f2 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81);
 800123c:	2281      	movs	r2, #129	@ 0x81
 800123e:	2100      	movs	r1, #0
 8001240:	2078      	movs	r0, #120	@ 0x78
 8001242:	f000 f8ed 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001246:	22ff      	movs	r2, #255	@ 0xff
 8001248:	2100      	movs	r1, #0
 800124a:	2078      	movs	r0, #120	@ 0x78
 800124c:	f000 f8e8 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1);
 8001250:	22a1      	movs	r2, #161	@ 0xa1
 8001252:	2100      	movs	r1, #0
 8001254:	2078      	movs	r0, #120	@ 0x78
 8001256:	f000 f8e3 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6);
 800125a:	22a6      	movs	r2, #166	@ 0xa6
 800125c:	2100      	movs	r1, #0
 800125e:	2078      	movs	r0, #120	@ 0x78
 8001260:	f000 f8de 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8);
 8001264:	22a8      	movs	r2, #168	@ 0xa8
 8001266:	2100      	movs	r1, #0
 8001268:	2078      	movs	r0, #120	@ 0x78
 800126a:	f000 f8d9 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 800126e:	223f      	movs	r2, #63	@ 0x3f
 8001270:	2100      	movs	r1, #0
 8001272:	2078      	movs	r0, #120	@ 0x78
 8001274:	f000 f8d4 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4);
 8001278:	22a4      	movs	r2, #164	@ 0xa4
 800127a:	2100      	movs	r1, #0
 800127c:	2078      	movs	r0, #120	@ 0x78
 800127e:	f000 f8cf 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3);
 8001282:	22d3      	movs	r2, #211	@ 0xd3
 8001284:	2100      	movs	r1, #0
 8001286:	2078      	movs	r0, #120	@ 0x78
 8001288:	f000 f8ca 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 800128c:	2200      	movs	r2, #0
 800128e:	2100      	movs	r1, #0
 8001290:	2078      	movs	r0, #120	@ 0x78
 8001292:	f000 f8c5 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5);
 8001296:	22d5      	movs	r2, #213	@ 0xd5
 8001298:	2100      	movs	r1, #0
 800129a:	2078      	movs	r0, #120	@ 0x78
 800129c:	f000 f8c0 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0);
 80012a0:	22f0      	movs	r2, #240	@ 0xf0
 80012a2:	2100      	movs	r1, #0
 80012a4:	2078      	movs	r0, #120	@ 0x78
 80012a6:	f000 f8bb 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9);
 80012aa:	22d9      	movs	r2, #217	@ 0xd9
 80012ac:	2100      	movs	r1, #0
 80012ae:	2078      	movs	r0, #120	@ 0x78
 80012b0:	f000 f8b6 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22);
 80012b4:	2222      	movs	r2, #34	@ 0x22
 80012b6:	2100      	movs	r1, #0
 80012b8:	2078      	movs	r0, #120	@ 0x78
 80012ba:	f000 f8b1 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA);
 80012be:	22da      	movs	r2, #218	@ 0xda
 80012c0:	2100      	movs	r1, #0
 80012c2:	2078      	movs	r0, #120	@ 0x78
 80012c4:	f000 f8ac 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80012c8:	2212      	movs	r2, #18
 80012ca:	2100      	movs	r1, #0
 80012cc:	2078      	movs	r0, #120	@ 0x78
 80012ce:	f000 f8a7 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB);
 80012d2:	22db      	movs	r2, #219	@ 0xdb
 80012d4:	2100      	movs	r1, #0
 80012d6:	2078      	movs	r0, #120	@ 0x78
 80012d8:	f000 f8a2 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 80012dc:	2220      	movs	r2, #32
 80012de:	2100      	movs	r1, #0
 80012e0:	2078      	movs	r0, #120	@ 0x78
 80012e2:	f000 f89d 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D);
 80012e6:	228d      	movs	r2, #141	@ 0x8d
 80012e8:	2100      	movs	r1, #0
 80012ea:	2078      	movs	r0, #120	@ 0x78
 80012ec:	f000 f898 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14);
 80012f0:	2214      	movs	r2, #20
 80012f2:	2100      	movs	r1, #0
 80012f4:	2078      	movs	r0, #120	@ 0x78
 80012f6:	f000 f893 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF);
 80012fa:	22af      	movs	r2, #175	@ 0xaf
 80012fc:	2100      	movs	r1, #0
 80012fe:	2078      	movs	r0, #120	@ 0x78
 8001300:	f000 f88e 	bl	8001420 <SSD1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001304:	222e      	movs	r2, #46	@ 0x2e
 8001306:	2100      	movs	r1, #0
 8001308:	2078      	movs	r0, #120	@ 0x78
 800130a:	f000 f889 	bl	8001420 <SSD1306_I2C_Write>

	SSD1306.CurrentX = 0;
 800130e:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <SSD1306_Init+0x150>)
 8001310:	2200      	movs	r2, #0
 8001312:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <SSD1306_Init+0x150>)
 8001316:	2200      	movs	r2, #0
 8001318:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 800131a:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <SSD1306_Init+0x150>)
 800131c:	2201      	movs	r2, #1
 800131e:	715a      	strb	r2, [r3, #5]
	SSD1306.Page=0;
 8001320:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <SSD1306_Init+0x150>)
 8001322:	2200      	movs	r2, #0
 8001324:	719a      	strb	r2, [r3, #6]
	SSD1306.DMA = CMD;
 8001326:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <SSD1306_Init+0x150>)
 8001328:	2201      	movs	r2, #1
 800132a:	71da      	strb	r2, [r3, #7]
	SSD1306_Fill(WHITE);
 800132c:	2001      	movs	r0, #1
 800132e:	f000 f85f 	bl	80013f0 <SSD1306_Fill>

}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200007b0 	.word	0x200007b0

0800133c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 800133c:	b598      	push	{r3, r4, r7, lr}
 800133e:	af00      	add	r7, sp, #0
	switch(SSD1306.DMA){
 8001340:	4b27      	ldr	r3, [pc, #156]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 8001342:	79db      	ldrb	r3, [r3, #7]
 8001344:	2b02      	cmp	r3, #2
 8001346:	d006      	beq.n	8001356 <SSD1306_UpdateScreen+0x1a>
 8001348:	2b02      	cmp	r3, #2
 800134a:	dc36      	bgt.n	80013ba <SSD1306_UpdateScreen+0x7e>
 800134c:	2b00      	cmp	r3, #0
 800134e:	d038      	beq.n	80013c2 <SSD1306_UpdateScreen+0x86>
 8001350:	2b01      	cmp	r3, #1
 8001352:	d018      	beq.n	8001386 <SSD1306_UpdateScreen+0x4a>
 8001354:	e031      	b.n	80013ba <SSD1306_UpdateScreen+0x7e>
		case Waiting:
			//uso esto para esperar al callback del dma
			break;
		case Data:

			if(I2C_Master_Transmit(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * SSD1306.Page], SSD1306_WIDTH)==1){
 8001356:	4b23      	ldr	r3, [pc, #140]	@ (80013e4 <SSD1306_UpdateScreen+0xa8>)
 8001358:	681c      	ldr	r4, [r3, #0]
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 800135c:	799b      	ldrb	r3, [r3, #6]
 800135e:	01db      	lsls	r3, r3, #7
 8001360:	4a21      	ldr	r2, [pc, #132]	@ (80013e8 <SSD1306_UpdateScreen+0xac>)
 8001362:	441a      	add	r2, r3
 8001364:	2380      	movs	r3, #128	@ 0x80
 8001366:	2140      	movs	r1, #64	@ 0x40
 8001368:	2078      	movs	r0, #120	@ 0x78
 800136a:	47a0      	blx	r4
 800136c:	4603      	mov	r3, r0
 800136e:	2b01      	cmp	r3, #1
 8001370:	d129      	bne.n	80013c6 <SSD1306_UpdateScreen+0x8a>
				SSD1306.Page++;
 8001372:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 8001374:	799b      	ldrb	r3, [r3, #6]
 8001376:	3301      	adds	r3, #1
 8001378:	b2da      	uxtb	r2, r3
 800137a:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 800137c:	719a      	strb	r2, [r3, #6]
				SSD1306.DMA=Waiting;
 800137e:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 8001380:	2200      	movs	r2, #0
 8001382:	71da      	strb	r2, [r3, #7]
			}

			break;
 8001384:	e01f      	b.n	80013c6 <SSD1306_UpdateScreen+0x8a>
		case CMD:
//			SSD1306_WRITECOMMAND(0xB0 + SSD1306.Page);
//			SSD1306_WRITECOMMAND(0x00);
//			SSD1306_WRITECOMMAND(0x10);

			SSD1306.Commands[0]=0xB0 + SSD1306.Page;
 8001386:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 8001388:	799b      	ldrb	r3, [r3, #6]
 800138a:	3b50      	subs	r3, #80	@ 0x50
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4b14      	ldr	r3, [pc, #80]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 8001390:	721a      	strb	r2, [r3, #8]
			SSD1306.Commands[1]=0x00;
 8001392:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 8001394:	2200      	movs	r2, #0
 8001396:	725a      	strb	r2, [r3, #9]
			SSD1306.Commands[2]=0x10;
 8001398:	4b11      	ldr	r3, [pc, #68]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 800139a:	2210      	movs	r2, #16
 800139c:	729a      	strb	r2, [r3, #10]

			if(I2C_Master_Transmit(SSD1306_I2C_ADDR, 0x00, &SSD1306.Commands[0],3)==1)
 800139e:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <SSD1306_UpdateScreen+0xa8>)
 80013a0:	681c      	ldr	r4, [r3, #0]
 80013a2:	2303      	movs	r3, #3
 80013a4:	4a11      	ldr	r2, [pc, #68]	@ (80013ec <SSD1306_UpdateScreen+0xb0>)
 80013a6:	2100      	movs	r1, #0
 80013a8:	2078      	movs	r0, #120	@ 0x78
 80013aa:	47a0      	blx	r4
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d10b      	bne.n	80013ca <SSD1306_UpdateScreen+0x8e>
				SSD1306.DMA=Data;
 80013b2:	4b0b      	ldr	r3, [pc, #44]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 80013b4:	2202      	movs	r2, #2
 80013b6:	71da      	strb	r2, [r3, #7]
			break;
 80013b8:	e007      	b.n	80013ca <SSD1306_UpdateScreen+0x8e>

		default:
			SSD1306.Page=8;
 80013ba:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 80013bc:	2208      	movs	r2, #8
 80013be:	719a      	strb	r2, [r3, #6]
			break;
 80013c0:	e004      	b.n	80013cc <SSD1306_UpdateScreen+0x90>
			break;
 80013c2:	bf00      	nop
 80013c4:	e002      	b.n	80013cc <SSD1306_UpdateScreen+0x90>
			break;
 80013c6:	bf00      	nop
 80013c8:	e000      	b.n	80013cc <SSD1306_UpdateScreen+0x90>
			break;
 80013ca:	bf00      	nop
		}
	if(SSD1306.Page>7){
 80013cc:	4b04      	ldr	r3, [pc, #16]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 80013ce:	799b      	ldrb	r3, [r3, #6]
 80013d0:	2b07      	cmp	r3, #7
 80013d2:	d902      	bls.n	80013da <SSD1306_UpdateScreen+0x9e>
		SSD1306.Page=0;
 80013d4:	4b02      	ldr	r3, [pc, #8]	@ (80013e0 <SSD1306_UpdateScreen+0xa4>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	719a      	strb	r2, [r3, #6]
	}
}
 80013da:	bf00      	nop
 80013dc:	bd98      	pop	{r3, r4, r7, pc}
 80013de:	bf00      	nop
 80013e0:	200007b0 	.word	0x200007b0
 80013e4:	200007a8 	.word	0x200007a8
 80013e8:	200003a8 	.word	0x200003a8
 80013ec:	200007b8 	.word	0x200007b8

080013f0 <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
	memset(SSD1306_Buffer, (color == BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d101      	bne.n	8001404 <SSD1306_Fill+0x14>
 8001400:	2300      	movs	r3, #0
 8001402:	e000      	b.n	8001406 <SSD1306_Fill+0x16>
 8001404:	23ff      	movs	r3, #255	@ 0xff
 8001406:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800140a:	4619      	mov	r1, r3
 800140c:	4803      	ldr	r0, [pc, #12]	@ (800141c <SSD1306_Fill+0x2c>)
 800140e:	f009 fd2f 	bl	800ae70 <memset>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200003a8 	.word	0x200003a8

08001420 <SSD1306_I2C_Write>:
uint8_t SSD1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {

	return (uint8_t)I2C_Master_Transmit(address, reg, data, count);
}

void SSD1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data){
 8001420:	b590      	push	{r4, r7, lr}
 8001422:	b085      	sub	sp, #20
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
 800142a:	460b      	mov	r3, r1
 800142c:	71bb      	strb	r3, [r7, #6]
 800142e:	4613      	mov	r3, r2
 8001430:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001432:	79bb      	ldrb	r3, [r7, #6]
 8001434:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001436:	797b      	ldrb	r3, [r7, #5]
 8001438:	737b      	strb	r3, [r7, #13]
	I2C_Master_Transmit_Blocking(address, dt, 2, 10);
 800143a:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <SSD1306_I2C_Write+0x34>)
 800143c:	681c      	ldr	r4, [r3, #0]
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	b298      	uxth	r0, r3
 8001442:	f107 010c 	add.w	r1, r7, #12
 8001446:	230a      	movs	r3, #10
 8001448:	2202      	movs	r2, #2
 800144a:	47a0      	blx	r4
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	bd90      	pop	{r4, r7, pc}
 8001454:	200007ac 	.word	0x200007ac

08001458 <Display_Set_I2C_Master_Transmit>:

void Display_Set_I2C_Master_Transmit(uint8_t (*Master_Transmit)(uint16_t DevAddress,uint8_t reg, uint8_t *pData, uint16_t Size),void (*Master_Transmit_Blocking)(uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)){
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
	I2C_Master_Transmit = Master_Transmit;
 8001462:	4a06      	ldr	r2, [pc, #24]	@ (800147c <Display_Set_I2C_Master_Transmit+0x24>)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6013      	str	r3, [r2, #0]
	I2C_Master_Transmit_Blocking = Master_Transmit_Blocking;
 8001468:	4a05      	ldr	r2, [pc, #20]	@ (8001480 <Display_Set_I2C_Master_Transmit+0x28>)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	6013      	str	r3, [r2, #0]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	200007a8 	.word	0x200007a8
 8001480:	200007ac 	.word	0x200007ac

08001484 <SSD1306_DMAREADY>:

void SSD1306_DMAREADY(){
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
	SSD1306.DMA=CMD;
 8001488:	4b03      	ldr	r3, [pc, #12]	@ (8001498 <SSD1306_DMAREADY+0x14>)
 800148a:	2201      	movs	r2, #1
 800148c:	71da      	strb	r2, [r3, #7]
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	200007b0 	.word	0x200007b0

0800149c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	607b      	str	r3, [r7, #4]
 80014a6:	4b10      	ldr	r3, [pc, #64]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014aa:	4a0f      	ldr	r2, [pc, #60]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014b2:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	603b      	str	r3, [r7, #0]
 80014c2:	4b09      	ldr	r3, [pc, #36]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	4a08      	ldr	r2, [pc, #32]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ce:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_MspInit+0x4c>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d6:	603b      	str	r3, [r7, #0]
 80014d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800

080014ec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08a      	sub	sp, #40	@ 0x28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]
 8001502:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a28      	ldr	r2, [pc, #160]	@ (80015ac <HAL_ADC_MspInit+0xc0>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d149      	bne.n	80015a2 <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	4b27      	ldr	r3, [pc, #156]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001516:	4a26      	ldr	r2, [pc, #152]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 8001518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800151c:	6453      	str	r3, [r2, #68]	@ 0x44
 800151e:	4b24      	ldr	r3, [pc, #144]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	4b20      	ldr	r3, [pc, #128]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a1f      	ldr	r2, [pc, #124]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b1d      	ldr	r3, [pc, #116]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	4b19      	ldr	r3, [pc, #100]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a18      	ldr	r2, [pc, #96]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 8001550:	f043 0302 	orr.w	r3, r3, #2
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <HAL_ADC_MspInit+0xc4>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	60bb      	str	r3, [r7, #8]
 8001560:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001562:	23fe      	movs	r3, #254	@ 0xfe
 8001564:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001566:	2303      	movs	r3, #3
 8001568:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4619      	mov	r1, r3
 8001574:	480f      	ldr	r0, [pc, #60]	@ (80015b4 <HAL_ADC_MspInit+0xc8>)
 8001576:	f001 fb11 	bl	8002b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800157a:	2301      	movs	r3, #1
 800157c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800157e:	2303      	movs	r3, #3
 8001580:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001586:	f107 0314 	add.w	r3, r7, #20
 800158a:	4619      	mov	r1, r3
 800158c:	480a      	ldr	r0, [pc, #40]	@ (80015b8 <HAL_ADC_MspInit+0xcc>)
 800158e:	f001 fb05 	bl	8002b9c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	2100      	movs	r1, #0
 8001596:	2012      	movs	r0, #18
 8001598:	f000 ff2b 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800159c:	2012      	movs	r0, #18
 800159e:	f000 ff44 	bl	800242a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015a2:	bf00      	nop
 80015a4:	3728      	adds	r7, #40	@ 0x28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40012000 	.word	0x40012000
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020000 	.word	0x40020000
 80015b8:	40020400 	.word	0x40020400

080015bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08a      	sub	sp, #40	@ 0x28
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a47      	ldr	r2, [pc, #284]	@ (80016f8 <HAL_I2C_MspInit+0x13c>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	f040 8087 	bne.w	80016ee <HAL_I2C_MspInit+0x132>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e0:	2300      	movs	r3, #0
 80015e2:	613b      	str	r3, [r7, #16]
 80015e4:	4b45      	ldr	r3, [pc, #276]	@ (80016fc <HAL_I2C_MspInit+0x140>)
 80015e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e8:	4a44      	ldr	r2, [pc, #272]	@ (80016fc <HAL_I2C_MspInit+0x140>)
 80015ea:	f043 0302 	orr.w	r3, r3, #2
 80015ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80015f0:	4b42      	ldr	r3, [pc, #264]	@ (80016fc <HAL_I2C_MspInit+0x140>)
 80015f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015fc:	23c0      	movs	r3, #192	@ 0xc0
 80015fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001600:	2312      	movs	r3, #18
 8001602:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001608:	2303      	movs	r3, #3
 800160a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800160c:	2304      	movs	r3, #4
 800160e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001610:	f107 0314 	add.w	r3, r7, #20
 8001614:	4619      	mov	r1, r3
 8001616:	483a      	ldr	r0, [pc, #232]	@ (8001700 <HAL_I2C_MspInit+0x144>)
 8001618:	f001 fac0 	bl	8002b9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	4b36      	ldr	r3, [pc, #216]	@ (80016fc <HAL_I2C_MspInit+0x140>)
 8001622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001624:	4a35      	ldr	r2, [pc, #212]	@ (80016fc <HAL_I2C_MspInit+0x140>)
 8001626:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800162a:	6413      	str	r3, [r2, #64]	@ 0x40
 800162c:	4b33      	ldr	r3, [pc, #204]	@ (80016fc <HAL_I2C_MspInit+0x140>)
 800162e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001630:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8001638:	4b32      	ldr	r3, [pc, #200]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 800163a:	4a33      	ldr	r2, [pc, #204]	@ (8001708 <HAL_I2C_MspInit+0x14c>)
 800163c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800163e:	4b31      	ldr	r3, [pc, #196]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 8001640:	2200      	movs	r2, #0
 8001642:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001644:	4b2f      	ldr	r3, [pc, #188]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 8001646:	2240      	movs	r2, #64	@ 0x40
 8001648:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800164a:	4b2e      	ldr	r3, [pc, #184]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 800164c:	2200      	movs	r2, #0
 800164e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001650:	4b2c      	ldr	r3, [pc, #176]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 8001652:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001656:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001658:	4b2a      	ldr	r3, [pc, #168]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 800165a:	2200      	movs	r2, #0
 800165c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800165e:	4b29      	ldr	r3, [pc, #164]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001664:	4b27      	ldr	r3, [pc, #156]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 8001666:	2200      	movs	r2, #0
 8001668:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800166a:	4b26      	ldr	r3, [pc, #152]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 800166c:	2200      	movs	r2, #0
 800166e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001670:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 8001672:	2200      	movs	r2, #0
 8001674:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001676:	4823      	ldr	r0, [pc, #140]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 8001678:	f000 fef2 	bl	8002460 <HAL_DMA_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 8001682:	f7ff fdab 	bl	80011dc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a1e      	ldr	r2, [pc, #120]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 800168a:	635a      	str	r2, [r3, #52]	@ 0x34
 800168c:	4a1d      	ldr	r2, [pc, #116]	@ (8001704 <HAL_I2C_MspInit+0x148>)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001692:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <HAL_I2C_MspInit+0x150>)
 8001694:	4a1e      	ldr	r2, [pc, #120]	@ (8001710 <HAL_I2C_MspInit+0x154>)
 8001696:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001698:	4b1c      	ldr	r3, [pc, #112]	@ (800170c <HAL_I2C_MspInit+0x150>)
 800169a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800169e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016a0:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016a6:	4b19      	ldr	r3, [pc, #100]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016ac:	4b17      	ldr	r3, [pc, #92]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016b2:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016b4:	4b15      	ldr	r3, [pc, #84]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016ba:	4b14      	ldr	r3, [pc, #80]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80016c0:	4b12      	ldr	r3, [pc, #72]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016c6:	4b11      	ldr	r3, [pc, #68]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80016d2:	480e      	ldr	r0, [pc, #56]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016d4:	f000 fec4 	bl	8002460 <HAL_DMA_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 80016de:	f7ff fd7d 	bl	80011dc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a09      	ldr	r2, [pc, #36]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80016e8:	4a08      	ldr	r2, [pc, #32]	@ (800170c <HAL_I2C_MspInit+0x150>)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016ee:	bf00      	nop
 80016f0:	3728      	adds	r7, #40	@ 0x28
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40005400 	.word	0x40005400
 80016fc:	40023800 	.word	0x40023800
 8001700:	40020400 	.word	0x40020400
 8001704:	20000220 	.word	0x20000220
 8001708:	40026028 	.word	0x40026028
 800170c:	20000280 	.word	0x20000280
 8001710:	40026010 	.word	0x40026010

08001714 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a1c      	ldr	r2, [pc, #112]	@ (8001794 <HAL_TIM_Base_MspInit+0x80>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d116      	bne.n	8001754 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	4b1b      	ldr	r3, [pc, #108]	@ (8001798 <HAL_TIM_Base_MspInit+0x84>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	4a1a      	ldr	r2, [pc, #104]	@ (8001798 <HAL_TIM_Base_MspInit+0x84>)
 8001730:	f043 0302 	orr.w	r3, r3, #2
 8001734:	6413      	str	r3, [r2, #64]	@ 0x40
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <HAL_TIM_Base_MspInit+0x84>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001742:	2200      	movs	r2, #0
 8001744:	2100      	movs	r1, #0
 8001746:	201d      	movs	r0, #29
 8001748:	f000 fe53 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800174c:	201d      	movs	r0, #29
 800174e:	f000 fe6c 	bl	800242a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001752:	e01a      	b.n	800178a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a10      	ldr	r2, [pc, #64]	@ (800179c <HAL_TIM_Base_MspInit+0x88>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d115      	bne.n	800178a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	4b0d      	ldr	r3, [pc, #52]	@ (8001798 <HAL_TIM_Base_MspInit+0x84>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001766:	4a0c      	ldr	r2, [pc, #48]	@ (8001798 <HAL_TIM_Base_MspInit+0x84>)
 8001768:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800176c:	6453      	str	r3, [r2, #68]	@ 0x44
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <HAL_TIM_Base_MspInit+0x84>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001772:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800177a:	2200      	movs	r2, #0
 800177c:	2100      	movs	r1, #0
 800177e:	201a      	movs	r0, #26
 8001780:	f000 fe37 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001784:	201a      	movs	r0, #26
 8001786:	f000 fe50 	bl	800242a <HAL_NVIC_EnableIRQ>
}
 800178a:	bf00      	nop
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40000400 	.word	0x40000400
 8001798:	40023800 	.word	0x40023800
 800179c:	40014800 	.word	0x40014800

080017a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 030c 	add.w	r3, r7, #12
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a12      	ldr	r2, [pc, #72]	@ (8001808 <HAL_TIM_MspPostInit+0x68>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d11d      	bne.n	80017fe <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	4b11      	ldr	r3, [pc, #68]	@ (800180c <HAL_TIM_MspPostInit+0x6c>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ca:	4a10      	ldr	r2, [pc, #64]	@ (800180c <HAL_TIM_MspPostInit+0x6c>)
 80017cc:	f043 0302 	orr.w	r3, r3, #2
 80017d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017d2:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <HAL_TIM_MspPostInit+0x6c>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Eng2PWM_Pin|Eng1PWM_Pin;
 80017de:	2330      	movs	r3, #48	@ 0x30
 80017e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017ee:	2302      	movs	r3, #2
 80017f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	4619      	mov	r1, r3
 80017f8:	4805      	ldr	r0, [pc, #20]	@ (8001810 <HAL_TIM_MspPostInit+0x70>)
 80017fa:	f001 f9cf 	bl	8002b9c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80017fe:	bf00      	nop
 8001800:	3720      	adds	r7, #32
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40000400 	.word	0x40000400
 800180c:	40023800 	.word	0x40023800
 8001810:	40020400 	.word	0x40020400

08001814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <NMI_Handler+0x4>

0800181c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <HardFault_Handler+0x4>

08001824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001828:	bf00      	nop
 800182a:	e7fd      	b.n	8001828 <MemManage_Handler+0x4>

0800182c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <BusFault_Handler+0x4>

08001834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <UsageFault_Handler+0x4>

0800183c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800184a:	b480      	push	{r7}
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr

08001858 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001866:	b580      	push	{r7, lr}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800186a:	f000 f903 	bl	8001a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001878:	4802      	ldr	r0, [pc, #8]	@ (8001884 <DMA1_Stream0_IRQHandler+0x10>)
 800187a:	f000 ff19 	bl	80026b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000280 	.word	0x20000280

08001888 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800188c:	4802      	ldr	r0, [pc, #8]	@ (8001898 <DMA1_Stream1_IRQHandler+0x10>)
 800188e:	f000 ff0f 	bl	80026b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000220 	.word	0x20000220

0800189c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80018a0:	4802      	ldr	r0, [pc, #8]	@ (80018ac <ADC_IRQHandler+0x10>)
 80018a2:	f000 f96e 	bl	8001b82 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000184 	.word	0x20000184

080018b0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80018b4:	4802      	ldr	r0, [pc, #8]	@ (80018c0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80018b6:	f004 fb51 	bl	8005f5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000328 	.word	0x20000328

080018c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018c8:	4802      	ldr	r0, [pc, #8]	@ (80018d4 <TIM3_IRQHandler+0x10>)
 80018ca:	f004 fb47 	bl	8005f5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	200002e0 	.word	0x200002e0

080018d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80018dc:	4802      	ldr	r0, [pc, #8]	@ (80018e8 <OTG_FS_IRQHandler+0x10>)
 80018de:	f002 fc2e 	bl	800413e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200010a8 	.word	0x200010a8

080018ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b086      	sub	sp, #24
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018f4:	4a14      	ldr	r2, [pc, #80]	@ (8001948 <_sbrk+0x5c>)
 80018f6:	4b15      	ldr	r3, [pc, #84]	@ (800194c <_sbrk+0x60>)
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001900:	4b13      	ldr	r3, [pc, #76]	@ (8001950 <_sbrk+0x64>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d102      	bne.n	800190e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <_sbrk+0x64>)
 800190a:	4a12      	ldr	r2, [pc, #72]	@ (8001954 <_sbrk+0x68>)
 800190c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800190e:	4b10      	ldr	r3, [pc, #64]	@ (8001950 <_sbrk+0x64>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4413      	add	r3, r2
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	429a      	cmp	r2, r3
 800191a:	d207      	bcs.n	800192c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800191c:	f009 fac0 	bl	800aea0 <__errno>
 8001920:	4603      	mov	r3, r0
 8001922:	220c      	movs	r2, #12
 8001924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001926:	f04f 33ff 	mov.w	r3, #4294967295
 800192a:	e009      	b.n	8001940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800192c:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001932:	4b07      	ldr	r3, [pc, #28]	@ (8001950 <_sbrk+0x64>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4413      	add	r3, r2
 800193a:	4a05      	ldr	r2, [pc, #20]	@ (8001950 <_sbrk+0x64>)
 800193c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800193e:	68fb      	ldr	r3, [r7, #12]
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	20020000 	.word	0x20020000
 800194c:	00000400 	.word	0x00000400
 8001950:	200007bc 	.word	0x200007bc
 8001954:	200018f8 	.word	0x200018f8

08001958 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800195c:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <SystemInit+0x20>)
 800195e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001962:	4a05      	ldr	r2, [pc, #20]	@ (8001978 <SystemInit+0x20>)
 8001964:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001968:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800197c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001980:	f7ff ffea 	bl	8001958 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001984:	480c      	ldr	r0, [pc, #48]	@ (80019b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001986:	490d      	ldr	r1, [pc, #52]	@ (80019bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001988:	4a0d      	ldr	r2, [pc, #52]	@ (80019c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800198a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800198c:	e002      	b.n	8001994 <LoopCopyDataInit>

0800198e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001990:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001992:	3304      	adds	r3, #4

08001994 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001994:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001996:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001998:	d3f9      	bcc.n	800198e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800199a:	4a0a      	ldr	r2, [pc, #40]	@ (80019c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800199c:	4c0a      	ldr	r4, [pc, #40]	@ (80019c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019a0:	e001      	b.n	80019a6 <LoopFillZerobss>

080019a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a4:	3204      	adds	r2, #4

080019a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a8:	d3fb      	bcc.n	80019a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019aa:	f009 fa7f 	bl	800aeac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ae:	f7ff f8f1 	bl	8000b94 <main>
  bx  lr    
 80019b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80019b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80019b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019bc:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 80019c0:	0800b6e4 	.word	0x0800b6e4
  ldr r2, =_sbss
 80019c4:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 80019c8:	200018f4 	.word	0x200018f4

080019cc <DMA1_Stream2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019cc:	e7fe      	b.n	80019cc <DMA1_Stream2_IRQHandler>
	...

080019d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a10 <HAL_Init+0x40>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001a10 <HAL_Init+0x40>)
 80019da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <HAL_Init+0x40>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001a10 <HAL_Init+0x40>)
 80019e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ec:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <HAL_Init+0x40>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a07      	ldr	r2, [pc, #28]	@ (8001a10 <HAL_Init+0x40>)
 80019f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019f8:	2003      	movs	r0, #3
 80019fa:	f000 fcef 	bl	80023dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019fe:	200f      	movs	r0, #15
 8001a00:	f000 f808 	bl	8001a14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a04:	f7ff fd4a 	bl	800149c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023c00 	.word	0x40023c00

08001a14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <HAL_InitTick+0x54>)
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <HAL_InitTick+0x58>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	4619      	mov	r1, r3
 8001a26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	f000 fd07 	bl	8002446 <HAL_SYSTICK_Config>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e00e      	b.n	8001a60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b0f      	cmp	r3, #15
 8001a46:	d80a      	bhi.n	8001a5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a50:	f000 fccf 	bl	80023f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a54:	4a06      	ldr	r2, [pc, #24]	@ (8001a70 <HAL_InitTick+0x5c>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	e000      	b.n	8001a60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000004 	.word	0x20000004
 8001a6c:	2000000c 	.word	0x2000000c
 8001a70:	20000008 	.word	0x20000008

08001a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a78:	4b06      	ldr	r3, [pc, #24]	@ (8001a94 <HAL_IncTick+0x20>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <HAL_IncTick+0x24>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4413      	add	r3, r2
 8001a84:	4a04      	ldr	r2, [pc, #16]	@ (8001a98 <HAL_IncTick+0x24>)
 8001a86:	6013      	str	r3, [r2, #0]
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	2000000c 	.word	0x2000000c
 8001a98:	200007c0 	.word	0x200007c0

08001a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa0:	4b03      	ldr	r3, [pc, #12]	@ (8001ab0 <HAL_GetTick+0x14>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	200007c0 	.word	0x200007c0

08001ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001abc:	f7ff ffee 	bl	8001a9c <HAL_GetTick>
 8001ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001acc:	d005      	beq.n	8001ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ace:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <HAL_Delay+0x44>)
 8001ad0:	781b      	ldrb	r3, [r3, #0]
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ada:	bf00      	nop
 8001adc:	f7ff ffde 	bl	8001a9c <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d8f7      	bhi.n	8001adc <HAL_Delay+0x28>
  {
  }
}
 8001aec:	bf00      	nop
 8001aee:	bf00      	nop
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	2000000c 	.word	0x2000000c

08001afc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e033      	b.n	8001b7a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d109      	bne.n	8001b2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff fce6 	bl	80014ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b32:	f003 0310 	and.w	r3, r3, #16
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d118      	bne.n	8001b6c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b42:	f023 0302 	bic.w	r3, r3, #2
 8001b46:	f043 0202 	orr.w	r2, r3, #2
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 fa6e 	bl	8002030 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	f023 0303 	bic.w	r3, r3, #3
 8001b62:	f043 0201 	orr.w	r2, r3, #1
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b6a:	e001      	b.n	8001b70 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b086      	sub	sp, #24
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	f003 0302 	and.w	r3, r3, #2
 8001ba8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	f003 0320 	and.w	r3, r3, #32
 8001bb0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d049      	beq.n	8001c4c <HAL_ADC_IRQHandler+0xca>
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d046      	beq.n	8001c4c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f003 0310 	and.w	r3, r3, #16
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d105      	bne.n	8001bd6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d12b      	bne.n	8001c3c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d127      	bne.n	8001c3c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d006      	beq.n	8001c08 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d119      	bne.n	8001c3c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 0220 	bic.w	r2, r2, #32
 8001c16:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d105      	bne.n	8001c3c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c34:	f043 0201 	orr.w	r2, r3, #1
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7fe ff39 	bl	8000ab4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f06f 0212 	mvn.w	r2, #18
 8001c4a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c5a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d057      	beq.n	8001d12 <HAL_ADC_IRQHandler+0x190>
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d054      	beq.n	8001d12 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6c:	f003 0310 	and.w	r3, r3, #16
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d105      	bne.n	8001c80 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c78:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d139      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c94:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d006      	beq.n	8001caa <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d12b      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d124      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d11d      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d119      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cdc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d105      	bne.n	8001d02 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	f043 0201 	orr.w	r2, r3, #1
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 fa90 	bl	8002228 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f06f 020c 	mvn.w	r2, #12
 8001d10:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d20:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d017      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x1d6>
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d014      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d10d      	bne.n	8001d58 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d40:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f82a 	bl	8001da2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f06f 0201 	mvn.w	r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f003 0320 	and.w	r3, r3, #32
 8001d5e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d66:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d015      	beq.n	8001d9a <HAL_ADC_IRQHandler+0x218>
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d012      	beq.n	8001d9a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d78:	f043 0202 	orr.w	r2, r3, #2
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f06f 0220 	mvn.w	r2, #32
 8001d88:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001d8a:	6878      	ldr	r0, [r7, #4]
 8001d8c:	f000 f813 	bl	8001db6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f06f 0220 	mvn.w	r2, #32
 8001d98:	601a      	str	r2, [r3, #0]
  }
}
 8001d9a:	bf00      	nop
 8001d9c:	3718      	adds	r7, #24
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001daa:	bf00      	nop
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
	...

08001dcc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d101      	bne.n	8001de8 <HAL_ADC_ConfigChannel+0x1c>
 8001de4:	2302      	movs	r3, #2
 8001de6:	e113      	b.n	8002010 <HAL_ADC_ConfigChannel+0x244>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2b09      	cmp	r3, #9
 8001df6:	d925      	bls.n	8001e44 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68d9      	ldr	r1, [r3, #12]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	461a      	mov	r2, r3
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3b1e      	subs	r3, #30
 8001e0e:	2207      	movs	r2, #7
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	43da      	mvns	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	400a      	ands	r2, r1
 8001e1c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	68d9      	ldr	r1, [r3, #12]
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	4618      	mov	r0, r3
 8001e30:	4603      	mov	r3, r0
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	4403      	add	r3, r0
 8001e36:	3b1e      	subs	r3, #30
 8001e38:	409a      	lsls	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	e022      	b.n	8001e8a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6919      	ldr	r1, [r3, #16]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	461a      	mov	r2, r3
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	2207      	movs	r2, #7
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	400a      	ands	r2, r1
 8001e66:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6919      	ldr	r1, [r3, #16]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	4618      	mov	r0, r3
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	4403      	add	r3, r0
 8001e80:	409a      	lsls	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	2b06      	cmp	r3, #6
 8001e90:	d824      	bhi.n	8001edc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	3b05      	subs	r3, #5
 8001ea4:	221f      	movs	r2, #31
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43da      	mvns	r2, r3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	400a      	ands	r2, r1
 8001eb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	3b05      	subs	r3, #5
 8001ece:	fa00 f203 	lsl.w	r2, r0, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eda:	e04c      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	2b0c      	cmp	r3, #12
 8001ee2:	d824      	bhi.n	8001f2e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685a      	ldr	r2, [r3, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3b23      	subs	r3, #35	@ 0x23
 8001ef6:	221f      	movs	r2, #31
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43da      	mvns	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	400a      	ands	r2, r1
 8001f04:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	4618      	mov	r0, r3
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	4413      	add	r3, r2
 8001f1e:	3b23      	subs	r3, #35	@ 0x23
 8001f20:	fa00 f203 	lsl.w	r2, r0, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f2c:	e023      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685a      	ldr	r2, [r3, #4]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	3b41      	subs	r3, #65	@ 0x41
 8001f40:	221f      	movs	r2, #31
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	43da      	mvns	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	400a      	ands	r2, r1
 8001f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	4613      	mov	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	3b41      	subs	r3, #65	@ 0x41
 8001f6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f76:	4b29      	ldr	r3, [pc, #164]	@ (800201c <HAL_ADC_ConfigChannel+0x250>)
 8001f78:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a28      	ldr	r2, [pc, #160]	@ (8002020 <HAL_ADC_ConfigChannel+0x254>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d10f      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1d8>
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b12      	cmp	r3, #18
 8001f8a:	d10b      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8002020 <HAL_ADC_ConfigChannel+0x254>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d12b      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x23a>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <HAL_ADC_ConfigChannel+0x258>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d003      	beq.n	8001fc0 <HAL_ADC_ConfigChannel+0x1f4>
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b11      	cmp	r3, #17
 8001fbe:	d122      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a11      	ldr	r2, [pc, #68]	@ (8002024 <HAL_ADC_ConfigChannel+0x258>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d111      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fe2:	4b11      	ldr	r3, [pc, #68]	@ (8002028 <HAL_ADC_ConfigChannel+0x25c>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a11      	ldr	r2, [pc, #68]	@ (800202c <HAL_ADC_ConfigChannel+0x260>)
 8001fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fec:	0c9a      	lsrs	r2, r3, #18
 8001fee:	4613      	mov	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001ff8:	e002      	b.n	8002000 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1f9      	bne.n	8001ffa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	40012300 	.word	0x40012300
 8002020:	40012000 	.word	0x40012000
 8002024:	10000012 	.word	0x10000012
 8002028:	20000004 	.word	0x20000004
 800202c:	431bde83 	.word	0x431bde83

08002030 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002038:	4b79      	ldr	r3, [pc, #484]	@ (8002220 <ADC_Init+0x1f0>)
 800203a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	431a      	orrs	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002064:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	6859      	ldr	r1, [r3, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	691b      	ldr	r3, [r3, #16]
 8002070:	021a      	lsls	r2, r3, #8
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	430a      	orrs	r2, r1
 8002078:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002088:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	6859      	ldr	r1, [r3, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	430a      	orrs	r2, r1
 800209a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6899      	ldr	r1, [r3, #8]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68da      	ldr	r2, [r3, #12]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020c2:	4a58      	ldr	r2, [pc, #352]	@ (8002224 <ADC_Init+0x1f4>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d022      	beq.n	800210e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	6899      	ldr	r1, [r3, #8]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80020f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6899      	ldr	r1, [r3, #8]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	e00f      	b.n	800212e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800211c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800212c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 0202 	bic.w	r2, r2, #2
 800213c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6899      	ldr	r1, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	7e1b      	ldrb	r3, [r3, #24]
 8002148:	005a      	lsls	r2, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	430a      	orrs	r2, r1
 8002150:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d01b      	beq.n	8002194 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800216a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800217a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6859      	ldr	r1, [r3, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002186:	3b01      	subs	r3, #1
 8002188:	035a      	lsls	r2, r3, #13
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	605a      	str	r2, [r3, #4]
 8002192:	e007      	b.n	80021a4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021a2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69db      	ldr	r3, [r3, #28]
 80021be:	3b01      	subs	r3, #1
 80021c0:	051a      	lsls	r2, r3, #20
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	430a      	orrs	r2, r1
 80021c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80021d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6899      	ldr	r1, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80021e6:	025a      	lsls	r2, r3, #9
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6899      	ldr	r1, [r3, #8]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	029a      	lsls	r2, r3, #10
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	609a      	str	r2, [r3, #8]
}
 8002214:	bf00      	nop
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	40012300 	.word	0x40012300
 8002224:	0f000001 	.word	0x0f000001

08002228 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002258:	4013      	ands	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002264:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800226c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800226e:	4a04      	ldr	r2, [pc, #16]	@ (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	60d3      	str	r3, [r2, #12]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002288:	4b04      	ldr	r3, [pc, #16]	@ (800229c <__NVIC_GetPriorityGrouping+0x18>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0a1b      	lsrs	r3, r3, #8
 800228e:	f003 0307 	and.w	r3, r3, #7
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	db0b      	blt.n	80022ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	f003 021f 	and.w	r2, r3, #31
 80022b8:	4907      	ldr	r1, [pc, #28]	@ (80022d8 <__NVIC_EnableIRQ+0x38>)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	2001      	movs	r0, #1
 80022c2:	fa00 f202 	lsl.w	r2, r0, r2
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e000e100 	.word	0xe000e100

080022dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	6039      	str	r1, [r7, #0]
 80022e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	db0a      	blt.n	8002306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	490c      	ldr	r1, [pc, #48]	@ (8002328 <__NVIC_SetPriority+0x4c>)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	0112      	lsls	r2, r2, #4
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	440b      	add	r3, r1
 8002300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002304:	e00a      	b.n	800231c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	b2da      	uxtb	r2, r3
 800230a:	4908      	ldr	r1, [pc, #32]	@ (800232c <__NVIC_SetPriority+0x50>)
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	3b04      	subs	r3, #4
 8002314:	0112      	lsls	r2, r2, #4
 8002316:	b2d2      	uxtb	r2, r2
 8002318:	440b      	add	r3, r1
 800231a:	761a      	strb	r2, [r3, #24]
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000e100 	.word	0xe000e100
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002330:	b480      	push	{r7}
 8002332:	b089      	sub	sp, #36	@ 0x24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	f1c3 0307 	rsb	r3, r3, #7
 800234a:	2b04      	cmp	r3, #4
 800234c:	bf28      	it	cs
 800234e:	2304      	movcs	r3, #4
 8002350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3304      	adds	r3, #4
 8002356:	2b06      	cmp	r3, #6
 8002358:	d902      	bls.n	8002360 <NVIC_EncodePriority+0x30>
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3b03      	subs	r3, #3
 800235e:	e000      	b.n	8002362 <NVIC_EncodePriority+0x32>
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002364:	f04f 32ff 	mov.w	r2, #4294967295
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43da      	mvns	r2, r3
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	401a      	ands	r2, r3
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002378:	f04f 31ff 	mov.w	r1, #4294967295
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	fa01 f303 	lsl.w	r3, r1, r3
 8002382:	43d9      	mvns	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002388:	4313      	orrs	r3, r2
         );
}
 800238a:	4618      	mov	r0, r3
 800238c:	3724      	adds	r7, #36	@ 0x24
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
	...

08002398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023a8:	d301      	bcc.n	80023ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023aa:	2301      	movs	r3, #1
 80023ac:	e00f      	b.n	80023ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ae:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <SysTick_Config+0x40>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023b6:	210f      	movs	r1, #15
 80023b8:	f04f 30ff 	mov.w	r0, #4294967295
 80023bc:	f7ff ff8e 	bl	80022dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <SysTick_Config+0x40>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023c6:	4b04      	ldr	r3, [pc, #16]	@ (80023d8 <SysTick_Config+0x40>)
 80023c8:	2207      	movs	r2, #7
 80023ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	e000e010 	.word	0xe000e010

080023dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ff29 	bl	800223c <__NVIC_SetPriorityGrouping>
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b086      	sub	sp, #24
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	4603      	mov	r3, r0
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002404:	f7ff ff3e 	bl	8002284 <__NVIC_GetPriorityGrouping>
 8002408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	6978      	ldr	r0, [r7, #20]
 8002410:	f7ff ff8e 	bl	8002330 <NVIC_EncodePriority>
 8002414:	4602      	mov	r2, r0
 8002416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff5d 	bl	80022dc <__NVIC_SetPriority>
}
 8002422:	bf00      	nop
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	4603      	mov	r3, r0
 8002432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff31 	bl	80022a0 <__NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffa2 	bl	8002398 <SysTick_Config>
 8002454:	4603      	mov	r3, r0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800246c:	f7ff fb16 	bl	8001a9c <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d101      	bne.n	800247c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e099      	b.n	80025b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2202      	movs	r2, #2
 8002480:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0201 	bic.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800249c:	e00f      	b.n	80024be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800249e:	f7ff fafd 	bl	8001a9c <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b05      	cmp	r3, #5
 80024aa:	d908      	bls.n	80024be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2220      	movs	r2, #32
 80024b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2203      	movs	r2, #3
 80024b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e078      	b.n	80025b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1e8      	bne.n	800249e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	4b38      	ldr	r3, [pc, #224]	@ (80025b8 <HAL_DMA_Init+0x158>)
 80024d8:	4013      	ands	r3, r2
 80024da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002502:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	4313      	orrs	r3, r2
 800250e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002514:	2b04      	cmp	r3, #4
 8002516:	d107      	bne.n	8002528 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002520:	4313      	orrs	r3, r2
 8002522:	697a      	ldr	r2, [r7, #20]
 8002524:	4313      	orrs	r3, r2
 8002526:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	f023 0307 	bic.w	r3, r3, #7
 800253e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	4313      	orrs	r3, r2
 8002548:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254e:	2b04      	cmp	r3, #4
 8002550:	d117      	bne.n	8002582 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	4313      	orrs	r3, r2
 800255a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00e      	beq.n	8002582 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 fa9d 	bl	8002aa4 <DMA_CheckFifoParam>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d008      	beq.n	8002582 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2240      	movs	r2, #64	@ 0x40
 8002574:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800257e:	2301      	movs	r3, #1
 8002580:	e016      	b.n	80025b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fa54 	bl	8002a38 <DMA_CalcBaseAndBitshift>
 8002590:	4603      	mov	r3, r0
 8002592:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002598:	223f      	movs	r2, #63	@ 0x3f
 800259a:	409a      	lsls	r2, r3
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	f010803f 	.word	0xf010803f

080025bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
 80025c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d101      	bne.n	80025e2 <HAL_DMA_Start_IT+0x26>
 80025de:	2302      	movs	r3, #2
 80025e0:	e040      	b.n	8002664 <HAL_DMA_Start_IT+0xa8>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d12f      	bne.n	8002656 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2202      	movs	r2, #2
 80025fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	68f8      	ldr	r0, [r7, #12]
 800260c:	f000 f9e6 	bl	80029dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002614:	223f      	movs	r2, #63	@ 0x3f
 8002616:	409a      	lsls	r2, r3
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0216 	orr.w	r2, r2, #22
 800262a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002630:	2b00      	cmp	r3, #0
 8002632:	d007      	beq.n	8002644 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0208 	orr.w	r2, r2, #8
 8002642:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	e005      	b.n	8002662 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800265e:	2302      	movs	r3, #2
 8002660:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002662:	7dfb      	ldrb	r3, [r7, #23]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d004      	beq.n	800268a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2280      	movs	r2, #128	@ 0x80
 8002684:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e00c      	b.n	80026a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2205      	movs	r2, #5
 800268e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 0201 	bic.w	r2, r2, #1
 80026a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026b8:	2300      	movs	r3, #0
 80026ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026bc:	4b8e      	ldr	r3, [pc, #568]	@ (80028f8 <HAL_DMA_IRQHandler+0x248>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a8e      	ldr	r2, [pc, #568]	@ (80028fc <HAL_DMA_IRQHandler+0x24c>)
 80026c2:	fba2 2303 	umull	r2, r3, r2, r3
 80026c6:	0a9b      	lsrs	r3, r3, #10
 80026c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026da:	2208      	movs	r2, #8
 80026dc:	409a      	lsls	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d01a      	beq.n	800271c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d013      	beq.n	800271c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 0204 	bic.w	r2, r2, #4
 8002702:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002708:	2208      	movs	r2, #8
 800270a:	409a      	lsls	r2, r3
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002714:	f043 0201 	orr.w	r2, r3, #1
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002720:	2201      	movs	r2, #1
 8002722:	409a      	lsls	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d012      	beq.n	8002752 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00b      	beq.n	8002752 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800273e:	2201      	movs	r2, #1
 8002740:	409a      	lsls	r2, r3
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800274a:	f043 0202 	orr.w	r2, r3, #2
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002756:	2204      	movs	r2, #4
 8002758:	409a      	lsls	r2, r3
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4013      	ands	r3, r2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d012      	beq.n	8002788 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00b      	beq.n	8002788 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002774:	2204      	movs	r2, #4
 8002776:	409a      	lsls	r2, r3
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002780:	f043 0204 	orr.w	r2, r3, #4
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800278c:	2210      	movs	r2, #16
 800278e:	409a      	lsls	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4013      	ands	r3, r2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d043      	beq.n	8002820 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d03c      	beq.n	8002820 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027aa:	2210      	movs	r2, #16
 80027ac:	409a      	lsls	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d018      	beq.n	80027f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d108      	bne.n	80027e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d024      	beq.n	8002820 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	4798      	blx	r3
 80027de:	e01f      	b.n	8002820 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d01b      	beq.n	8002820 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	4798      	blx	r3
 80027f0:	e016      	b.n	8002820 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d107      	bne.n	8002810 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0208 	bic.w	r2, r2, #8
 800280e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002824:	2220      	movs	r2, #32
 8002826:	409a      	lsls	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4013      	ands	r3, r2
 800282c:	2b00      	cmp	r3, #0
 800282e:	f000 808f 	beq.w	8002950 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0310 	and.w	r3, r3, #16
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 8087 	beq.w	8002950 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002846:	2220      	movs	r2, #32
 8002848:	409a      	lsls	r2, r3
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b05      	cmp	r3, #5
 8002858:	d136      	bne.n	80028c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 0216 	bic.w	r2, r2, #22
 8002868:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	695a      	ldr	r2, [r3, #20]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002878:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	2b00      	cmp	r3, #0
 8002880:	d103      	bne.n	800288a <HAL_DMA_IRQHandler+0x1da>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002886:	2b00      	cmp	r3, #0
 8002888:	d007      	beq.n	800289a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f022 0208 	bic.w	r2, r2, #8
 8002898:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289e:	223f      	movs	r2, #63	@ 0x3f
 80028a0:	409a      	lsls	r2, r3
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2201      	movs	r2, #1
 80028aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d07e      	beq.n	80029bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	4798      	blx	r3
        }
        return;
 80028c6:	e079      	b.n	80029bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d01d      	beq.n	8002912 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10d      	bne.n	8002900 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d031      	beq.n	8002950 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	4798      	blx	r3
 80028f4:	e02c      	b.n	8002950 <HAL_DMA_IRQHandler+0x2a0>
 80028f6:	bf00      	nop
 80028f8:	20000004 	.word	0x20000004
 80028fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002904:	2b00      	cmp	r3, #0
 8002906:	d023      	beq.n	8002950 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	4798      	blx	r3
 8002910:	e01e      	b.n	8002950 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800291c:	2b00      	cmp	r3, #0
 800291e:	d10f      	bne.n	8002940 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f022 0210 	bic.w	r2, r2, #16
 800292e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002954:	2b00      	cmp	r3, #0
 8002956:	d032      	beq.n	80029be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b00      	cmp	r3, #0
 8002962:	d022      	beq.n	80029aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2205      	movs	r2, #5
 8002968:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	3301      	adds	r3, #1
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	429a      	cmp	r2, r3
 8002986:	d307      	bcc.n	8002998 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f2      	bne.n	800297c <HAL_DMA_IRQHandler+0x2cc>
 8002996:	e000      	b.n	800299a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002998:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d005      	beq.n	80029be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	4798      	blx	r3
 80029ba:	e000      	b.n	80029be <HAL_DMA_IRQHandler+0x30e>
        return;
 80029bc:	bf00      	nop
    }
  }
}
 80029be:	3718      	adds	r7, #24
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
 80029e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80029f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b40      	cmp	r3, #64	@ 0x40
 8002a08:	d108      	bne.n	8002a1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a1a:	e007      	b.n	8002a2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68ba      	ldr	r2, [r7, #8]
 8002a22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	60da      	str	r2, [r3, #12]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	3b10      	subs	r3, #16
 8002a48:	4a14      	ldr	r2, [pc, #80]	@ (8002a9c <DMA_CalcBaseAndBitshift+0x64>)
 8002a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4e:	091b      	lsrs	r3, r3, #4
 8002a50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a52:	4a13      	ldr	r2, [pc, #76]	@ (8002aa0 <DMA_CalcBaseAndBitshift+0x68>)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	4413      	add	r3, r2
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2b03      	cmp	r3, #3
 8002a64:	d909      	bls.n	8002a7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a6e:	f023 0303 	bic.w	r3, r3, #3
 8002a72:	1d1a      	adds	r2, r3, #4
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a78:	e007      	b.n	8002a8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a82:	f023 0303 	bic.w	r3, r3, #3
 8002a86:	687a      	ldr	r2, [r7, #4]
 8002a88:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	aaaaaaab 	.word	0xaaaaaaab
 8002aa0:	0800b698 	.word	0x0800b698

08002aa4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002aac:	2300      	movs	r3, #0
 8002aae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d11f      	bne.n	8002afe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	d856      	bhi.n	8002b72 <DMA_CheckFifoParam+0xce>
 8002ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8002acc <DMA_CheckFifoParam+0x28>)
 8002ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aca:	bf00      	nop
 8002acc:	08002add 	.word	0x08002add
 8002ad0:	08002aef 	.word	0x08002aef
 8002ad4:	08002add 	.word	0x08002add
 8002ad8:	08002b73 	.word	0x08002b73
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d046      	beq.n	8002b76 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aec:	e043      	b.n	8002b76 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002af6:	d140      	bne.n	8002b7a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002afc:	e03d      	b.n	8002b7a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	699b      	ldr	r3, [r3, #24]
 8002b02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b06:	d121      	bne.n	8002b4c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	2b03      	cmp	r3, #3
 8002b0c:	d837      	bhi.n	8002b7e <DMA_CheckFifoParam+0xda>
 8002b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8002b14 <DMA_CheckFifoParam+0x70>)
 8002b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b14:	08002b25 	.word	0x08002b25
 8002b18:	08002b2b 	.word	0x08002b2b
 8002b1c:	08002b25 	.word	0x08002b25
 8002b20:	08002b3d 	.word	0x08002b3d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
      break;
 8002b28:	e030      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d025      	beq.n	8002b82 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b3a:	e022      	b.n	8002b82 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b40:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b44:	d11f      	bne.n	8002b86 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b4a:	e01c      	b.n	8002b86 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d903      	bls.n	8002b5a <DMA_CheckFifoParam+0xb6>
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b03      	cmp	r3, #3
 8002b56:	d003      	beq.n	8002b60 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b58:	e018      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b5e:	e015      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00e      	beq.n	8002b8a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8002b70:	e00b      	b.n	8002b8a <DMA_CheckFifoParam+0xe6>
      break;
 8002b72:	bf00      	nop
 8002b74:	e00a      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      break;
 8002b76:	bf00      	nop
 8002b78:	e008      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      break;
 8002b7a:	bf00      	nop
 8002b7c:	e006      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      break;
 8002b7e:	bf00      	nop
 8002b80:	e004      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      break;
 8002b82:	bf00      	nop
 8002b84:	e002      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      break;   
 8002b86:	bf00      	nop
 8002b88:	e000      	b.n	8002b8c <DMA_CheckFifoParam+0xe8>
      break;
 8002b8a:	bf00      	nop
    }
  } 
  
  return status; 
 8002b8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3714      	adds	r7, #20
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop

08002b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b089      	sub	sp, #36	@ 0x24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002baa:	2300      	movs	r3, #0
 8002bac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61fb      	str	r3, [r7, #28]
 8002bb6:	e159      	b.n	8002e6c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bb8:	2201      	movs	r2, #1
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	f040 8148 	bne.w	8002e66 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d005      	beq.n	8002bee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d130      	bne.n	8002c50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	4013      	ands	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68da      	ldr	r2, [r3, #12]
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c24:	2201      	movs	r2, #1
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	43db      	mvns	r3, r3
 8002c2e:	69ba      	ldr	r2, [r7, #24]
 8002c30:	4013      	ands	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	091b      	lsrs	r3, r3, #4
 8002c3a:	f003 0201 	and.w	r2, r3, #1
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f003 0303 	and.w	r3, r3, #3
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d017      	beq.n	8002c8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	2203      	movs	r2, #3
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f003 0303 	and.w	r3, r3, #3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d123      	bne.n	8002ce0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	08da      	lsrs	r2, r3, #3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3208      	adds	r2, #8
 8002ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	f003 0307 	and.w	r3, r3, #7
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	220f      	movs	r2, #15
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	691a      	ldr	r2, [r3, #16]
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	08da      	lsrs	r2, r3, #3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3208      	adds	r2, #8
 8002cda:	69b9      	ldr	r1, [r7, #24]
 8002cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	2203      	movs	r2, #3
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	43db      	mvns	r3, r3
 8002cf2:	69ba      	ldr	r2, [r7, #24]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 0203 	and.w	r2, r3, #3
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80a2 	beq.w	8002e66 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b57      	ldr	r3, [pc, #348]	@ (8002e84 <HAL_GPIO_Init+0x2e8>)
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	4a56      	ldr	r2, [pc, #344]	@ (8002e84 <HAL_GPIO_Init+0x2e8>)
 8002d2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d32:	4b54      	ldr	r3, [pc, #336]	@ (8002e84 <HAL_GPIO_Init+0x2e8>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d3e:	4a52      	ldr	r2, [pc, #328]	@ (8002e88 <HAL_GPIO_Init+0x2ec>)
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	089b      	lsrs	r3, r3, #2
 8002d44:	3302      	adds	r3, #2
 8002d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	220f      	movs	r2, #15
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	4a49      	ldr	r2, [pc, #292]	@ (8002e8c <HAL_GPIO_Init+0x2f0>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d019      	beq.n	8002d9e <HAL_GPIO_Init+0x202>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a48      	ldr	r2, [pc, #288]	@ (8002e90 <HAL_GPIO_Init+0x2f4>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d013      	beq.n	8002d9a <HAL_GPIO_Init+0x1fe>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a47      	ldr	r2, [pc, #284]	@ (8002e94 <HAL_GPIO_Init+0x2f8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d00d      	beq.n	8002d96 <HAL_GPIO_Init+0x1fa>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a46      	ldr	r2, [pc, #280]	@ (8002e98 <HAL_GPIO_Init+0x2fc>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d007      	beq.n	8002d92 <HAL_GPIO_Init+0x1f6>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a45      	ldr	r2, [pc, #276]	@ (8002e9c <HAL_GPIO_Init+0x300>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d101      	bne.n	8002d8e <HAL_GPIO_Init+0x1f2>
 8002d8a:	2304      	movs	r3, #4
 8002d8c:	e008      	b.n	8002da0 <HAL_GPIO_Init+0x204>
 8002d8e:	2307      	movs	r3, #7
 8002d90:	e006      	b.n	8002da0 <HAL_GPIO_Init+0x204>
 8002d92:	2303      	movs	r3, #3
 8002d94:	e004      	b.n	8002da0 <HAL_GPIO_Init+0x204>
 8002d96:	2302      	movs	r3, #2
 8002d98:	e002      	b.n	8002da0 <HAL_GPIO_Init+0x204>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <HAL_GPIO_Init+0x204>
 8002d9e:	2300      	movs	r3, #0
 8002da0:	69fa      	ldr	r2, [r7, #28]
 8002da2:	f002 0203 	and.w	r2, r2, #3
 8002da6:	0092      	lsls	r2, r2, #2
 8002da8:	4093      	lsls	r3, r2
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002db0:	4935      	ldr	r1, [pc, #212]	@ (8002e88 <HAL_GPIO_Init+0x2ec>)
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	089b      	lsrs	r3, r3, #2
 8002db6:	3302      	adds	r3, #2
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dbe:	4b38      	ldr	r3, [pc, #224]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	43db      	mvns	r3, r3
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002de2:	4a2f      	ldr	r2, [pc, #188]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002de8:	4b2d      	ldr	r3, [pc, #180]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	43db      	mvns	r3, r3
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	4013      	ands	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e0c:	4a24      	ldr	r2, [pc, #144]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e12:	4b23      	ldr	r3, [pc, #140]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d003      	beq.n	8002e36 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e36:	4a1a      	ldr	r2, [pc, #104]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e3c:	4b18      	ldr	r3, [pc, #96]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	43db      	mvns	r3, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d003      	beq.n	8002e60 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e60:	4a0f      	ldr	r2, [pc, #60]	@ (8002ea0 <HAL_GPIO_Init+0x304>)
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	61fb      	str	r3, [r7, #28]
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	2b0f      	cmp	r3, #15
 8002e70:	f67f aea2 	bls.w	8002bb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	3724      	adds	r7, #36	@ 0x24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40023800 	.word	0x40023800
 8002e88:	40013800 	.word	0x40013800
 8002e8c:	40020000 	.word	0x40020000
 8002e90:	40020400 	.word	0x40020400
 8002e94:	40020800 	.word	0x40020800
 8002e98:	40020c00 	.word	0x40020c00
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	40013c00 	.word	0x40013c00

08002ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	807b      	strh	r3, [r7, #2]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002eb4:	787b      	ldrb	r3, [r7, #1]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eba:	887a      	ldrh	r2, [r7, #2]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ec0:	e003      	b.n	8002eca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ec2:	887b      	ldrh	r3, [r7, #2]
 8002ec4:	041a      	lsls	r2, r3, #16
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	619a      	str	r2, [r3, #24]
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ed6:	b480      	push	{r7}
 8002ed8:	b085      	sub	sp, #20
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ee8:	887a      	ldrh	r2, [r7, #2]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	4013      	ands	r3, r2
 8002eee:	041a      	lsls	r2, r3, #16
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	43d9      	mvns	r1, r3
 8002ef4:	887b      	ldrh	r3, [r7, #2]
 8002ef6:	400b      	ands	r3, r1
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	619a      	str	r2, [r3, #24]
}
 8002efe:	bf00      	nop
 8002f00:	3714      	adds	r7, #20
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
	...

08002f0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e12b      	b.n	8003176 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d106      	bne.n	8002f38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fe fb42 	bl	80015bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2224      	movs	r2, #36	@ 0x24
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0201 	bic.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f70:	f002 fe24 	bl	8005bbc <HAL_RCC_GetPCLK1Freq>
 8002f74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	4a81      	ldr	r2, [pc, #516]	@ (8003180 <HAL_I2C_Init+0x274>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d807      	bhi.n	8002f90 <HAL_I2C_Init+0x84>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	4a80      	ldr	r2, [pc, #512]	@ (8003184 <HAL_I2C_Init+0x278>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	bf94      	ite	ls
 8002f88:	2301      	movls	r3, #1
 8002f8a:	2300      	movhi	r3, #0
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	e006      	b.n	8002f9e <HAL_I2C_Init+0x92>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4a7d      	ldr	r2, [pc, #500]	@ (8003188 <HAL_I2C_Init+0x27c>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	bf94      	ite	ls
 8002f98:	2301      	movls	r3, #1
 8002f9a:	2300      	movhi	r3, #0
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e0e7      	b.n	8003176 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	4a78      	ldr	r2, [pc, #480]	@ (800318c <HAL_I2C_Init+0x280>)
 8002faa:	fba2 2303 	umull	r2, r3, r2, r3
 8002fae:	0c9b      	lsrs	r3, r3, #18
 8002fb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	4a6a      	ldr	r2, [pc, #424]	@ (8003180 <HAL_I2C_Init+0x274>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d802      	bhi.n	8002fe0 <HAL_I2C_Init+0xd4>
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	e009      	b.n	8002ff4 <HAL_I2C_Init+0xe8>
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002fe6:	fb02 f303 	mul.w	r3, r2, r3
 8002fea:	4a69      	ldr	r2, [pc, #420]	@ (8003190 <HAL_I2C_Init+0x284>)
 8002fec:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff0:	099b      	lsrs	r3, r3, #6
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6812      	ldr	r2, [r2, #0]
 8002ff8:	430b      	orrs	r3, r1
 8002ffa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003006:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	495c      	ldr	r1, [pc, #368]	@ (8003180 <HAL_I2C_Init+0x274>)
 8003010:	428b      	cmp	r3, r1
 8003012:	d819      	bhi.n	8003048 <HAL_I2C_Init+0x13c>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1e59      	subs	r1, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003022:	1c59      	adds	r1, r3, #1
 8003024:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003028:	400b      	ands	r3, r1
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00a      	beq.n	8003044 <HAL_I2C_Init+0x138>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	1e59      	subs	r1, r3, #1
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	fbb1 f3f3 	udiv	r3, r1, r3
 800303c:	3301      	adds	r3, #1
 800303e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003042:	e051      	b.n	80030e8 <HAL_I2C_Init+0x1dc>
 8003044:	2304      	movs	r3, #4
 8003046:	e04f      	b.n	80030e8 <HAL_I2C_Init+0x1dc>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d111      	bne.n	8003074 <HAL_I2C_Init+0x168>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	1e58      	subs	r0, r3, #1
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6859      	ldr	r1, [r3, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	440b      	add	r3, r1
 800305e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003062:	3301      	adds	r3, #1
 8003064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf0c      	ite	eq
 800306c:	2301      	moveq	r3, #1
 800306e:	2300      	movne	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	e012      	b.n	800309a <HAL_I2C_Init+0x18e>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	1e58      	subs	r0, r3, #1
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6859      	ldr	r1, [r3, #4]
 800307c:	460b      	mov	r3, r1
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	440b      	add	r3, r1
 8003082:	0099      	lsls	r1, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	fbb0 f3f3 	udiv	r3, r0, r3
 800308a:	3301      	adds	r3, #1
 800308c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003090:	2b00      	cmp	r3, #0
 8003092:	bf0c      	ite	eq
 8003094:	2301      	moveq	r3, #1
 8003096:	2300      	movne	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_I2C_Init+0x196>
 800309e:	2301      	movs	r3, #1
 80030a0:	e022      	b.n	80030e8 <HAL_I2C_Init+0x1dc>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10e      	bne.n	80030c8 <HAL_I2C_Init+0x1bc>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	1e58      	subs	r0, r3, #1
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6859      	ldr	r1, [r3, #4]
 80030b2:	460b      	mov	r3, r1
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	440b      	add	r3, r1
 80030b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80030bc:	3301      	adds	r3, #1
 80030be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030c6:	e00f      	b.n	80030e8 <HAL_I2C_Init+0x1dc>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	1e58      	subs	r0, r3, #1
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6859      	ldr	r1, [r3, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	0099      	lsls	r1, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	fbb0 f3f3 	udiv	r3, r0, r3
 80030de:	3301      	adds	r3, #1
 80030e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	6809      	ldr	r1, [r1, #0]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69da      	ldr	r2, [r3, #28]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	431a      	orrs	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	430a      	orrs	r2, r1
 800310a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003116:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6911      	ldr	r1, [r2, #16]
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	68d2      	ldr	r2, [r2, #12]
 8003122:	4311      	orrs	r1, r2
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6812      	ldr	r2, [r2, #0]
 8003128:	430b      	orrs	r3, r1
 800312a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	695a      	ldr	r2, [r3, #20]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	430a      	orrs	r2, r1
 8003146:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0201 	orr.w	r2, r2, #1
 8003156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2220      	movs	r2, #32
 8003162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	000186a0 	.word	0x000186a0
 8003184:	001e847f 	.word	0x001e847f
 8003188:	003d08ff 	.word	0x003d08ff
 800318c:	431bde83 	.word	0x431bde83
 8003190:	10624dd3 	.word	0x10624dd3

08003194 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af02      	add	r7, sp, #8
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	607a      	str	r2, [r7, #4]
 800319e:	461a      	mov	r2, r3
 80031a0:	460b      	mov	r3, r1
 80031a2:	817b      	strh	r3, [r7, #10]
 80031a4:	4613      	mov	r3, r2
 80031a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031a8:	f7fe fc78 	bl	8001a9c <HAL_GetTick>
 80031ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b20      	cmp	r3, #32
 80031b8:	f040 80e0 	bne.w	800337c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	9300      	str	r3, [sp, #0]
 80031c0:	2319      	movs	r3, #25
 80031c2:	2201      	movs	r2, #1
 80031c4:	4970      	ldr	r1, [pc, #448]	@ (8003388 <HAL_I2C_Master_Transmit+0x1f4>)
 80031c6:	68f8      	ldr	r0, [r7, #12]
 80031c8:	f000 fc9c 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80031d2:	2302      	movs	r3, #2
 80031d4:	e0d3      	b.n	800337e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d101      	bne.n	80031e4 <HAL_I2C_Master_Transmit+0x50>
 80031e0:	2302      	movs	r3, #2
 80031e2:	e0cc      	b.n	800337e <HAL_I2C_Master_Transmit+0x1ea>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d007      	beq.n	800320a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f042 0201 	orr.w	r2, r2, #1
 8003208:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003218:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2221      	movs	r2, #33	@ 0x21
 800321e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2210      	movs	r2, #16
 8003226:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	893a      	ldrh	r2, [r7, #8]
 800323a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	4a50      	ldr	r2, [pc, #320]	@ (800338c <HAL_I2C_Master_Transmit+0x1f8>)
 800324a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800324c:	8979      	ldrh	r1, [r7, #10]
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	6a3a      	ldr	r2, [r7, #32]
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 fa22 	bl	800369c <I2C_MasterRequestWrite>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e08d      	b.n	800337e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003262:	2300      	movs	r3, #0
 8003264:	613b      	str	r3, [r7, #16]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	613b      	str	r3, [r7, #16]
 8003276:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003278:	e066      	b.n	8003348 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	6a39      	ldr	r1, [r7, #32]
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 fd5a 	bl	8003d38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00d      	beq.n	80032a6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	2b04      	cmp	r3, #4
 8003290:	d107      	bne.n	80032a2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e06b      	b.n	800337e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	781a      	ldrb	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	1c5a      	adds	r2, r3, #1
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	3b01      	subs	r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b04      	cmp	r3, #4
 80032e2:	d11b      	bne.n	800331c <HAL_I2C_Master_Transmit+0x188>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d017      	beq.n	800331c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	781a      	ldrb	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032fc:	1c5a      	adds	r2, r3, #1
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003306:	b29b      	uxth	r3, r3
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003314:	3b01      	subs	r3, #1
 8003316:	b29a      	uxth	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	6a39      	ldr	r1, [r7, #32]
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 fd51 	bl	8003dc8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d00d      	beq.n	8003348 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	2b04      	cmp	r3, #4
 8003332:	d107      	bne.n	8003344 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003342:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e01a      	b.n	800337e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800334c:	2b00      	cmp	r3, #0
 800334e:	d194      	bne.n	800327a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800335e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003378:	2300      	movs	r3, #0
 800337a:	e000      	b.n	800337e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800337c:	2302      	movs	r3, #2
  }
}
 800337e:	4618      	mov	r0, r3
 8003380:	3718      	adds	r7, #24
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	00100002 	.word	0x00100002
 800338c:	ffff0000 	.word	0xffff0000

08003390 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08a      	sub	sp, #40	@ 0x28
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	4608      	mov	r0, r1
 800339a:	4611      	mov	r1, r2
 800339c:	461a      	mov	r2, r3
 800339e:	4603      	mov	r3, r0
 80033a0:	817b      	strh	r3, [r7, #10]
 80033a2:	460b      	mov	r3, r1
 80033a4:	813b      	strh	r3, [r7, #8]
 80033a6:	4613      	mov	r3, r2
 80033a8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033ae:	f7fe fb75 	bl	8001a9c <HAL_GetTick>
 80033b2:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b20      	cmp	r3, #32
 80033be:	f040 8136 	bne.w	800362e <HAL_I2C_Mem_Write_DMA+0x29e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80033c2:	4b9d      	ldr	r3, [pc, #628]	@ (8003638 <HAL_I2C_Mem_Write_DMA+0x2a8>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	08db      	lsrs	r3, r3, #3
 80033c8:	4a9c      	ldr	r2, [pc, #624]	@ (800363c <HAL_I2C_Mem_Write_DMA+0x2ac>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0a1a      	lsrs	r2, r3, #8
 80033d0:	4613      	mov	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4413      	add	r3, r2
 80033d6:	009a      	lsls	r2, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	3b01      	subs	r3, #1
 80033e0:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d112      	bne.n	800340e <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003402:	f043 0220 	orr.w	r2, r3, #32
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800340a:	2302      	movs	r3, #2
 800340c:	e110      	b.n	8003630 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b02      	cmp	r3, #2
 800341a:	d0df      	beq.n	80033dc <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003422:	2b01      	cmp	r3, #1
 8003424:	d101      	bne.n	800342a <HAL_I2C_Mem_Write_DMA+0x9a>
 8003426:	2302      	movs	r3, #2
 8003428:	e102      	b.n	8003630 <HAL_I2C_Mem_Write_DMA+0x2a0>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b01      	cmp	r3, #1
 800343e:	d007      	beq.n	8003450 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 0201 	orr.w	r2, r2, #1
 800344e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800345e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2221      	movs	r2, #33	@ 0x21
 8003464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2240      	movs	r2, #64	@ 0x40
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800347a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003480:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003486:	b29a      	uxth	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	4a6c      	ldr	r2, [pc, #432]	@ (8003640 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8003490:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003492:	897a      	ldrh	r2, [r7, #10]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8003498:	893a      	ldrh	r2, [r7, #8]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800349e:	88fa      	ldrh	r2, [r7, #6]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 80a9 	beq.w	8003606 <HAL_I2C_Mem_Write_DMA+0x276>
    {
      if (hi2c->hdmatx != NULL)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d02a      	beq.n	8003512 <HAL_I2C_Mem_Write_DMA+0x182>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034c0:	4a60      	ldr	r2, [pc, #384]	@ (8003644 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80034c2:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034c8:	4a5f      	ldr	r2, [pc, #380]	@ (8003648 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80034ca:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034d0:	2200      	movs	r2, #0
 80034d2:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034d8:	2200      	movs	r2, #0
 80034da:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e0:	2200      	movs	r2, #0
 80034e2:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e8:	2200      	movs	r2, #0
 80034ea:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f4:	4619      	mov	r1, r3
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	3310      	adds	r3, #16
 80034fc:	461a      	mov	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003502:	f7ff f85b 	bl	80025bc <HAL_DMA_Start_IT>
 8003506:	4603      	mov	r3, r0
 8003508:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800350a:	7efb      	ldrb	r3, [r7, #27]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d166      	bne.n	80035de <HAL_I2C_Mem_Write_DMA+0x24e>
 8003510:	e013      	b.n	800353a <HAL_I2C_Mem_Write_DMA+0x1aa>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2220      	movs	r2, #32
 8003516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003526:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e07a      	b.n	8003630 <HAL_I2C_Mem_Write_DMA+0x2a0>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800353a:	88f8      	ldrh	r0, [r7, #6]
 800353c:	893a      	ldrh	r2, [r7, #8]
 800353e:	8979      	ldrh	r1, [r7, #10]
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	9301      	str	r3, [sp, #4]
 8003544:	2323      	movs	r3, #35	@ 0x23
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	4603      	mov	r3, r0
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f000 f928 	bl	80037a0 <I2C_RequestMemoryWrite>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d022      	beq.n	800359c <HAL_I2C_Mem_Write_DMA+0x20c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff f886 	bl	800266c <HAL_DMA_Abort_IT>
 8003560:	4603      	mov	r3, r0
 8003562:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003568:	2200      	movs	r2, #0
 800356a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800357a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0201 	bic.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e049      	b.n	8003630 <HAL_I2C_Mem_Write_DMA+0x2a0>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800359c:	2300      	movs	r3, #0
 800359e:	613b      	str	r3, [r7, #16]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	613b      	str	r3, [r7, #16]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	613b      	str	r3, [r7, #16]
 80035b0:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c8:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685a      	ldr	r2, [r3, #4]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035d8:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80035da:	2300      	movs	r3, #0
 80035dc:	e028      	b.n	8003630 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f2:	f043 0210 	orr.w	r2, r3, #16
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e014      	b.n	8003630 <HAL_I2C_Mem_Write_DMA+0x2a0>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2220      	movs	r2, #32
 800360a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e000      	b.n	8003630 <HAL_I2C_Mem_Write_DMA+0x2a0>
    }
  }
  else
  {
    return HAL_BUSY;
 800362e:	2302      	movs	r3, #2
  }
}
 8003630:	4618      	mov	r0, r3
 8003632:	3720      	adds	r7, #32
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	20000004 	.word	0x20000004
 800363c:	14f8b589 	.word	0x14f8b589
 8003640:	ffff0000 	.word	0xffff0000
 8003644:	080038cd 	.word	0x080038cd
 8003648:	08003a8b 	.word	0x08003a8b

0800364c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003668:	bf00      	nop
 800366a:	370c      	adds	r7, #12
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr

08003674 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003674:	b480      	push	{r7}
 8003676:	b083      	sub	sp, #12
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b088      	sub	sp, #32
 80036a0:	af02      	add	r7, sp, #8
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	607a      	str	r2, [r7, #4]
 80036a6:	603b      	str	r3, [r7, #0]
 80036a8:	460b      	mov	r3, r1
 80036aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	d006      	beq.n	80036c6 <I2C_MasterRequestWrite+0x2a>
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d003      	beq.n	80036c6 <I2C_MasterRequestWrite+0x2a>
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036c4:	d108      	bne.n	80036d8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036d4:	601a      	str	r2, [r3, #0]
 80036d6:	e00b      	b.n	80036f0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036dc:	2b12      	cmp	r3, #18
 80036de:	d107      	bne.n	80036f0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 fa01 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00d      	beq.n	8003724 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003712:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003716:	d103      	bne.n	8003720 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800371e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e035      	b.n	8003790 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800372c:	d108      	bne.n	8003740 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800372e:	897b      	ldrh	r3, [r7, #10]
 8003730:	b2db      	uxtb	r3, r3
 8003732:	461a      	mov	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800373c:	611a      	str	r2, [r3, #16]
 800373e:	e01b      	b.n	8003778 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003740:	897b      	ldrh	r3, [r7, #10]
 8003742:	11db      	asrs	r3, r3, #7
 8003744:	b2db      	uxtb	r3, r3
 8003746:	f003 0306 	and.w	r3, r3, #6
 800374a:	b2db      	uxtb	r3, r3
 800374c:	f063 030f 	orn	r3, r3, #15
 8003750:	b2da      	uxtb	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	490e      	ldr	r1, [pc, #56]	@ (8003798 <I2C_MasterRequestWrite+0xfc>)
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f000 fa4a 	bl	8003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e010      	b.n	8003790 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800376e:	897b      	ldrh	r3, [r7, #10]
 8003770:	b2da      	uxtb	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	4907      	ldr	r1, [pc, #28]	@ (800379c <I2C_MasterRequestWrite+0x100>)
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 fa3a 	bl	8003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	00010008 	.word	0x00010008
 800379c:	00010002 	.word	0x00010002

080037a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b088      	sub	sp, #32
 80037a4:	af02      	add	r7, sp, #8
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	4608      	mov	r0, r1
 80037aa:	4611      	mov	r1, r2
 80037ac:	461a      	mov	r2, r3
 80037ae:	4603      	mov	r3, r0
 80037b0:	817b      	strh	r3, [r7, #10]
 80037b2:	460b      	mov	r3, r1
 80037b4:	813b      	strh	r3, [r7, #8]
 80037b6:	4613      	mov	r3, r2
 80037b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037cc:	9300      	str	r3, [sp, #0]
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 f994 	bl	8003b04 <I2C_WaitOnFlagUntilTimeout>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00d      	beq.n	80037fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037f0:	d103      	bne.n	80037fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e05f      	b.n	80038be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037fe:	897b      	ldrh	r3, [r7, #10]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	461a      	mov	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800380c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	6a3a      	ldr	r2, [r7, #32]
 8003812:	492d      	ldr	r1, [pc, #180]	@ (80038c8 <I2C_RequestMemoryWrite+0x128>)
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f9ef 	bl	8003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e04c      	b.n	80038be <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003824:	2300      	movs	r3, #0
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	617b      	str	r3, [r7, #20]
 8003838:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800383a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800383c:	6a39      	ldr	r1, [r7, #32]
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 fa7a 	bl	8003d38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00d      	beq.n	8003866 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384e:	2b04      	cmp	r3, #4
 8003850:	d107      	bne.n	8003862 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003860:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e02b      	b.n	80038be <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003866:	88fb      	ldrh	r3, [r7, #6]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d105      	bne.n	8003878 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800386c:	893b      	ldrh	r3, [r7, #8]
 800386e:	b2da      	uxtb	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	611a      	str	r2, [r3, #16]
 8003876:	e021      	b.n	80038bc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003878:	893b      	ldrh	r3, [r7, #8]
 800387a:	0a1b      	lsrs	r3, r3, #8
 800387c:	b29b      	uxth	r3, r3
 800387e:	b2da      	uxtb	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003888:	6a39      	ldr	r1, [r7, #32]
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 fa54 	bl	8003d38 <I2C_WaitOnTXEFlagUntilTimeout>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00d      	beq.n	80038b2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	2b04      	cmp	r3, #4
 800389c:	d107      	bne.n	80038ae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e005      	b.n	80038be <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038b2:	893b      	ldrh	r3, [r7, #8]
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	00010002 	.word	0x00010002

080038cc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038e0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038e8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80038fe:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390c:	2200      	movs	r2, #0
 800390e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003914:	2b00      	cmp	r3, #0
 8003916:	d003      	beq.n	8003920 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800391c:	2200      	movs	r2, #0
 800391e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8003920:	7cfb      	ldrb	r3, [r7, #19]
 8003922:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8003926:	2b21      	cmp	r3, #33	@ 0x21
 8003928:	d007      	beq.n	800393a <I2C_DMAXferCplt+0x6e>
 800392a:	7cfb      	ldrb	r3, [r7, #19]
 800392c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8003930:	2b22      	cmp	r3, #34	@ 0x22
 8003932:	d131      	bne.n	8003998 <I2C_DMAXferCplt+0xcc>
 8003934:	7cbb      	ldrb	r3, [r7, #18]
 8003936:	2b20      	cmp	r3, #32
 8003938:	d12e      	bne.n	8003998 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003948:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2200      	movs	r2, #0
 800394e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	2b29      	cmp	r3, #41	@ 0x29
 8003954:	d10a      	bne.n	800396c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2221      	movs	r2, #33	@ 0x21
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2228      	movs	r2, #40	@ 0x28
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003964:	6978      	ldr	r0, [r7, #20]
 8003966:	f7ff fe7b 	bl	8003660 <HAL_I2C_SlaveTxCpltCallback>
 800396a:	e00c      	b.n	8003986 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800396c:	7cfb      	ldrb	r3, [r7, #19]
 800396e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003970:	d109      	bne.n	8003986 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2222      	movs	r2, #34	@ 0x22
 8003976:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	2228      	movs	r2, #40	@ 0x28
 800397c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003980:	6978      	ldr	r0, [r7, #20]
 8003982:	f7ff fe77 	bl	8003674 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003994:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003996:	e074      	b.n	8003a82 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d06e      	beq.n	8003a82 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d107      	bne.n	80039be <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039bc:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80039cc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039d4:	d009      	beq.n	80039ea <I2C_DMAXferCplt+0x11e>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d006      	beq.n	80039ea <I2C_DMAXferCplt+0x11e>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80039e2:	d002      	beq.n	80039ea <I2C_DMAXferCplt+0x11e>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2b20      	cmp	r3, #32
 80039e8:	d107      	bne.n	80039fa <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039f8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a08:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	685a      	ldr	r2, [r3, #4]
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a18:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8003a28:	6978      	ldr	r0, [r7, #20]
 8003a2a:	f7ff fe2d 	bl	8003688 <HAL_I2C_ErrorCallback>
}
 8003a2e:	e028      	b.n	8003a82 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	2220      	movs	r2, #32
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2b40      	cmp	r3, #64	@ 0x40
 8003a42:	d10a      	bne.n	8003a5a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003a52:	6978      	ldr	r0, [r7, #20]
 8003a54:	f7fd f868 	bl	8000b28 <HAL_I2C_MemRxCpltCallback>
}
 8003a58:	e013      	b.n	8003a82 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d002      	beq.n	8003a6e <I2C_DMAXferCplt+0x1a2>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2b20      	cmp	r3, #32
 8003a6c:	d103      	bne.n	8003a76 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2200      	movs	r2, #0
 8003a72:	631a      	str	r2, [r3, #48]	@ 0x30
 8003a74:	e002      	b.n	8003a7c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	2212      	movs	r2, #18
 8003a7a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003a7c:	6978      	ldr	r0, [r7, #20]
 8003a7e:	f7ff fde5 	bl	800364c <HAL_I2C_MasterRxCpltCallback>
}
 8003a82:	bf00      	nop
 8003a84:	3718      	adds	r7, #24
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b084      	sub	sp, #16
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f7fe ff83 	bl	80029c4 <HAL_DMA_GetError>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d01b      	beq.n	8003afc <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ad2:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2220      	movs	r2, #32
 8003ade:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aee:	f043 0210 	orr.w	r2, r3, #16
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f7ff fdc6 	bl	8003688 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003afc:	bf00      	nop
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	603b      	str	r3, [r7, #0]
 8003b10:	4613      	mov	r3, r2
 8003b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b14:	e048      	b.n	8003ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1c:	d044      	beq.n	8003ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b1e:	f7fd ffbd 	bl	8001a9c <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	69bb      	ldr	r3, [r7, #24]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d302      	bcc.n	8003b34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d139      	bne.n	8003ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	0c1b      	lsrs	r3, r3, #16
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d10d      	bne.n	8003b5a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	43da      	mvns	r2, r3
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	bf0c      	ite	eq
 8003b50:	2301      	moveq	r3, #1
 8003b52:	2300      	movne	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	461a      	mov	r2, r3
 8003b58:	e00c      	b.n	8003b74 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	43da      	mvns	r2, r3
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	4013      	ands	r3, r2
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	bf0c      	ite	eq
 8003b6c:	2301      	moveq	r3, #1
 8003b6e:	2300      	movne	r3, #0
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	461a      	mov	r2, r3
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d116      	bne.n	8003ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b94:	f043 0220 	orr.w	r2, r3, #32
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e023      	b.n	8003bf0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	0c1b      	lsrs	r3, r3, #16
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d10d      	bne.n	8003bce <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	43da      	mvns	r2, r3
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf0c      	ite	eq
 8003bc4:	2301      	moveq	r3, #1
 8003bc6:	2300      	movne	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	461a      	mov	r2, r3
 8003bcc:	e00c      	b.n	8003be8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	bf0c      	ite	eq
 8003be0:	2301      	moveq	r3, #1
 8003be2:	2300      	movne	r3, #0
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	461a      	mov	r2, r3
 8003be8:	79fb      	ldrb	r3, [r7, #7]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d093      	beq.n	8003b16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
 8003c04:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c06:	e071      	b.n	8003cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c16:	d123      	bne.n	8003c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c26:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c4c:	f043 0204 	orr.w	r2, r3, #4
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e067      	b.n	8003d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c66:	d041      	beq.n	8003cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c68:	f7fd ff18 	bl	8001a9c <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d302      	bcc.n	8003c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d136      	bne.n	8003cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	0c1b      	lsrs	r3, r3, #16
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d10c      	bne.n	8003ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	43da      	mvns	r2, r3
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	4013      	ands	r3, r2
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	bf14      	ite	ne
 8003c9a:	2301      	movne	r3, #1
 8003c9c:	2300      	moveq	r3, #0
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	e00b      	b.n	8003cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	43da      	mvns	r2, r3
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	4013      	ands	r3, r2
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bf14      	ite	ne
 8003cb4:	2301      	movne	r3, #1
 8003cb6:	2300      	moveq	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d016      	beq.n	8003cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	f043 0220 	orr.w	r2, r3, #32
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e021      	b.n	8003d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	0c1b      	lsrs	r3, r3, #16
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d10c      	bne.n	8003d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	43da      	mvns	r2, r3
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	4013      	ands	r3, r2
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	bf14      	ite	ne
 8003d08:	2301      	movne	r3, #1
 8003d0a:	2300      	moveq	r3, #0
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	e00b      	b.n	8003d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	43da      	mvns	r2, r3
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	bf14      	ite	ne
 8003d22:	2301      	movne	r3, #1
 8003d24:	2300      	moveq	r3, #0
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f47f af6d 	bne.w	8003c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d44:	e034      	b.n	8003db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 f886 	bl	8003e58 <I2C_IsAcknowledgeFailed>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e034      	b.n	8003dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5c:	d028      	beq.n	8003db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d5e:	f7fd fe9d 	bl	8001a9c <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d302      	bcc.n	8003d74 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d11d      	bne.n	8003db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	695b      	ldr	r3, [r3, #20]
 8003d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d7e:	2b80      	cmp	r3, #128	@ 0x80
 8003d80:	d016      	beq.n	8003db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2220      	movs	r2, #32
 8003d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d9c:	f043 0220 	orr.w	r2, r3, #32
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e007      	b.n	8003dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dba:	2b80      	cmp	r3, #128	@ 0x80
 8003dbc:	d1c3      	bne.n	8003d46 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dd4:	e034      	b.n	8003e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 f83e 	bl	8003e58 <I2C_IsAcknowledgeFailed>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e034      	b.n	8003e50 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dec:	d028      	beq.n	8003e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dee:	f7fd fe55 	bl	8001a9c <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d302      	bcc.n	8003e04 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d11d      	bne.n	8003e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d016      	beq.n	8003e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2c:	f043 0220 	orr.w	r2, r3, #32
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e007      	b.n	8003e50 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	f003 0304 	and.w	r3, r3, #4
 8003e4a:	2b04      	cmp	r3, #4
 8003e4c:	d1c3      	bne.n	8003dd6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e6e:	d11b      	bne.n	8003ea8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e78:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2220      	movs	r2, #32
 8003e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e94:	f043 0204 	orr.w	r2, r3, #4
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e000      	b.n	8003eaa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	370c      	adds	r7, #12
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr

08003eb6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b086      	sub	sp, #24
 8003eba:	af02      	add	r7, sp, #8
 8003ebc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e101      	b.n	80040cc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d106      	bne.n	8003ee8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f006 fbe2 	bl	800a6ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2203      	movs	r2, #3
 8003eec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ef6:	d102      	bne.n	8003efe <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f002 ff37 	bl	8006d76 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6818      	ldr	r0, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	7c1a      	ldrb	r2, [r3, #16]
 8003f10:	f88d 2000 	strb.w	r2, [sp]
 8003f14:	3304      	adds	r3, #4
 8003f16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f18:	f002 fe16 	bl	8006b48 <USB_CoreInit>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2202      	movs	r2, #2
 8003f26:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e0ce      	b.n	80040cc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2100      	movs	r1, #0
 8003f34:	4618      	mov	r0, r3
 8003f36:	f002 ff2f 	bl	8006d98 <USB_SetCurrentMode>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d005      	beq.n	8003f4c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e0bf      	b.n	80040cc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	73fb      	strb	r3, [r7, #15]
 8003f50:	e04a      	b.n	8003fe8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f52:	7bfa      	ldrb	r2, [r7, #15]
 8003f54:	6879      	ldr	r1, [r7, #4]
 8003f56:	4613      	mov	r3, r2
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	4413      	add	r3, r2
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	440b      	add	r3, r1
 8003f60:	3315      	adds	r3, #21
 8003f62:	2201      	movs	r2, #1
 8003f64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f66:	7bfa      	ldrb	r2, [r7, #15]
 8003f68:	6879      	ldr	r1, [r7, #4]
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	00db      	lsls	r3, r3, #3
 8003f6e:	4413      	add	r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	440b      	add	r3, r1
 8003f74:	3314      	adds	r3, #20
 8003f76:	7bfa      	ldrb	r2, [r7, #15]
 8003f78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f7a:	7bfa      	ldrb	r2, [r7, #15]
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	b298      	uxth	r0, r3
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	4613      	mov	r3, r2
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	4413      	add	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	332e      	adds	r3, #46	@ 0x2e
 8003f8e:	4602      	mov	r2, r0
 8003f90:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f92:	7bfa      	ldrb	r2, [r7, #15]
 8003f94:	6879      	ldr	r1, [r7, #4]
 8003f96:	4613      	mov	r3, r2
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	4413      	add	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	440b      	add	r3, r1
 8003fa0:	3318      	adds	r3, #24
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fa6:	7bfa      	ldrb	r2, [r7, #15]
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	4613      	mov	r3, r2
 8003fac:	00db      	lsls	r3, r3, #3
 8003fae:	4413      	add	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	331c      	adds	r3, #28
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003fba:	7bfa      	ldrb	r2, [r7, #15]
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	4413      	add	r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	440b      	add	r3, r1
 8003fc8:	3320      	adds	r3, #32
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003fce:	7bfa      	ldrb	r2, [r7, #15]
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	4413      	add	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	3324      	adds	r3, #36	@ 0x24
 8003fde:	2200      	movs	r2, #0
 8003fe0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fe2:	7bfb      	ldrb	r3, [r7, #15]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	73fb      	strb	r3, [r7, #15]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	791b      	ldrb	r3, [r3, #4]
 8003fec:	7bfa      	ldrb	r2, [r7, #15]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d3af      	bcc.n	8003f52 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	73fb      	strb	r3, [r7, #15]
 8003ff6:	e044      	b.n	8004082 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003ff8:	7bfa      	ldrb	r2, [r7, #15]
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	4413      	add	r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800400a:	2200      	movs	r2, #0
 800400c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800400e:	7bfa      	ldrb	r2, [r7, #15]
 8004010:	6879      	ldr	r1, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	440b      	add	r3, r1
 800401c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004020:	7bfa      	ldrb	r2, [r7, #15]
 8004022:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004024:	7bfa      	ldrb	r2, [r7, #15]
 8004026:	6879      	ldr	r1, [r7, #4]
 8004028:	4613      	mov	r3, r2
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	4413      	add	r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	440b      	add	r3, r1
 8004032:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004036:	2200      	movs	r2, #0
 8004038:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800403a:	7bfa      	ldrb	r2, [r7, #15]
 800403c:	6879      	ldr	r1, [r7, #4]
 800403e:	4613      	mov	r3, r2
 8004040:	00db      	lsls	r3, r3, #3
 8004042:	4413      	add	r3, r2
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	440b      	add	r3, r1
 8004048:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004050:	7bfa      	ldrb	r2, [r7, #15]
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4613      	mov	r3, r2
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	4413      	add	r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	440b      	add	r3, r1
 800405e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004062:	2200      	movs	r2, #0
 8004064:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004066:	7bfa      	ldrb	r2, [r7, #15]
 8004068:	6879      	ldr	r1, [r7, #4]
 800406a:	4613      	mov	r3, r2
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	440b      	add	r3, r1
 8004074:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800407c:	7bfb      	ldrb	r3, [r7, #15]
 800407e:	3301      	adds	r3, #1
 8004080:	73fb      	strb	r3, [r7, #15]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	791b      	ldrb	r3, [r3, #4]
 8004086:	7bfa      	ldrb	r2, [r7, #15]
 8004088:	429a      	cmp	r2, r3
 800408a:	d3b5      	bcc.n	8003ff8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6818      	ldr	r0, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	7c1a      	ldrb	r2, [r3, #16]
 8004094:	f88d 2000 	strb.w	r2, [sp]
 8004098:	3304      	adds	r3, #4
 800409a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800409c:	f002 fec8 	bl	8006e30 <USB_DevInit>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e00c      	b.n	80040cc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4618      	mov	r0, r3
 80040c6:	f003 ff12 	bl	8007eee <USB_DevDisconnect>

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d101      	bne.n	80040f0 <HAL_PCD_Start+0x1c>
 80040ec:	2302      	movs	r3, #2
 80040ee:	e022      	b.n	8004136 <HAL_PCD_Start+0x62>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004100:	2b00      	cmp	r3, #0
 8004102:	d009      	beq.n	8004118 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004108:	2b01      	cmp	r3, #1
 800410a:	d105      	bne.n	8004118 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004110:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f002 fe19 	bl	8006d54 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f003 fec0 	bl	8007eac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800413e:	b590      	push	{r4, r7, lr}
 8004140:	b08d      	sub	sp, #52	@ 0x34
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800414c:	6a3b      	ldr	r3, [r7, #32]
 800414e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4618      	mov	r0, r3
 8004156:	f003 ff7e 	bl	8008056 <USB_GetMode>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	f040 848c 	bne.w	8004a7a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4618      	mov	r0, r3
 8004168:	f003 fee2 	bl	8007f30 <USB_ReadInterrupts>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 8482 	beq.w	8004a78 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	0a1b      	lsrs	r3, r3, #8
 800417e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f003 fecf 	bl	8007f30 <USB_ReadInterrupts>
 8004192:	4603      	mov	r3, r0
 8004194:	f003 0302 	and.w	r3, r3, #2
 8004198:	2b02      	cmp	r3, #2
 800419a:	d107      	bne.n	80041ac <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695a      	ldr	r2, [r3, #20]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f002 0202 	and.w	r2, r2, #2
 80041aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4618      	mov	r0, r3
 80041b2:	f003 febd 	bl	8007f30 <USB_ReadInterrupts>
 80041b6:	4603      	mov	r3, r0
 80041b8:	f003 0310 	and.w	r3, r3, #16
 80041bc:	2b10      	cmp	r3, #16
 80041be:	d161      	bne.n	8004284 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699a      	ldr	r2, [r3, #24]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 0210 	bic.w	r2, r2, #16
 80041ce:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	f003 020f 	and.w	r2, r3, #15
 80041dc:	4613      	mov	r3, r2
 80041de:	00db      	lsls	r3, r3, #3
 80041e0:	4413      	add	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	4413      	add	r3, r2
 80041ec:	3304      	adds	r3, #4
 80041ee:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80041f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041fa:	d124      	bne.n	8004246 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004202:	4013      	ands	r3, r2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d035      	beq.n	8004274 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	091b      	lsrs	r3, r3, #4
 8004210:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004216:	b29b      	uxth	r3, r3
 8004218:	461a      	mov	r2, r3
 800421a:	6a38      	ldr	r0, [r7, #32]
 800421c:	f003 fcf4 	bl	8007c08 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	091b      	lsrs	r3, r3, #4
 8004228:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800422c:	441a      	add	r2, r3
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	695a      	ldr	r2, [r3, #20]
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	091b      	lsrs	r3, r3, #4
 800423a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800423e:	441a      	add	r2, r3
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	615a      	str	r2, [r3, #20]
 8004244:	e016      	b.n	8004274 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800424c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004250:	d110      	bne.n	8004274 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004258:	2208      	movs	r2, #8
 800425a:	4619      	mov	r1, r3
 800425c:	6a38      	ldr	r0, [r7, #32]
 800425e:	f003 fcd3 	bl	8007c08 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	695a      	ldr	r2, [r3, #20]
 8004266:	69bb      	ldr	r3, [r7, #24]
 8004268:	091b      	lsrs	r3, r3, #4
 800426a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800426e:	441a      	add	r2, r3
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699a      	ldr	r2, [r3, #24]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0210 	orr.w	r2, r2, #16
 8004282:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4618      	mov	r0, r3
 800428a:	f003 fe51 	bl	8007f30 <USB_ReadInterrupts>
 800428e:	4603      	mov	r3, r0
 8004290:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004294:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004298:	f040 80a7 	bne.w	80043ea <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f003 fe56 	bl	8007f56 <USB_ReadDevAllOutEpInterrupt>
 80042aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80042ac:	e099      	b.n	80043e2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 808e 	beq.w	80043d6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c0:	b2d2      	uxtb	r2, r2
 80042c2:	4611      	mov	r1, r2
 80042c4:	4618      	mov	r0, r3
 80042c6:	f003 fe7a 	bl	8007fbe <USB_ReadDevOutEPInterrupt>
 80042ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00c      	beq.n	80042f0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80042d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d8:	015a      	lsls	r2, r3, #5
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	4413      	add	r3, r2
 80042de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042e2:	461a      	mov	r2, r3
 80042e4:	2301      	movs	r3, #1
 80042e6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fea4 	bl	8005038 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f003 0308 	and.w	r3, r3, #8
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00c      	beq.n	8004314 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042fc:	015a      	lsls	r2, r3, #5
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	4413      	add	r3, r2
 8004302:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004306:	461a      	mov	r2, r3
 8004308:	2308      	movs	r3, #8
 800430a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800430c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 ff7a 	bl	8005208 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	f003 0310 	and.w	r3, r3, #16
 800431a:	2b00      	cmp	r3, #0
 800431c:	d008      	beq.n	8004330 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800431e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004320:	015a      	lsls	r2, r3, #5
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	4413      	add	r3, r2
 8004326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800432a:	461a      	mov	r2, r3
 800432c:	2310      	movs	r3, #16
 800432e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d030      	beq.n	800439c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800433a:	6a3b      	ldr	r3, [r7, #32]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004342:	2b80      	cmp	r3, #128	@ 0x80
 8004344:	d109      	bne.n	800435a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	69fa      	ldr	r2, [r7, #28]
 8004350:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004354:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004358:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800435a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800435c:	4613      	mov	r3, r2
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	4413      	add	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	4413      	add	r3, r2
 800436c:	3304      	adds	r3, #4
 800436e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	78db      	ldrb	r3, [r3, #3]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d108      	bne.n	800438a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	2200      	movs	r2, #0
 800437c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	b2db      	uxtb	r3, r3
 8004382:	4619      	mov	r1, r3
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f006 fa8d 	bl	800a8a4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800438a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438c:	015a      	lsls	r2, r3, #5
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	4413      	add	r3, r2
 8004392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004396:	461a      	mov	r2, r3
 8004398:	2302      	movs	r3, #2
 800439a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f003 0320 	and.w	r3, r3, #32
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d008      	beq.n	80043b8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80043a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a8:	015a      	lsls	r2, r3, #5
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	4413      	add	r3, r2
 80043ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043b2:	461a      	mov	r2, r3
 80043b4:	2320      	movs	r3, #32
 80043b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d009      	beq.n	80043d6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80043c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c4:	015a      	lsls	r2, r3, #5
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	4413      	add	r3, r2
 80043ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043ce:	461a      	mov	r2, r3
 80043d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043d4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80043d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d8:	3301      	adds	r3, #1
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80043dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043de:	085b      	lsrs	r3, r3, #1
 80043e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80043e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	f47f af62 	bne.w	80042ae <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f003 fd9e 	bl	8007f30 <USB_ReadInterrupts>
 80043f4:	4603      	mov	r3, r0
 80043f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043fe:	f040 80db 	bne.w	80045b8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4618      	mov	r0, r3
 8004408:	f003 fdbf 	bl	8007f8a <USB_ReadDevAllInEpInterrupt>
 800440c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800440e:	2300      	movs	r3, #0
 8004410:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004412:	e0cd      	b.n	80045b0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 80c2 	beq.w	80045a4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004426:	b2d2      	uxtb	r2, r2
 8004428:	4611      	mov	r1, r2
 800442a:	4618      	mov	r0, r3
 800442c:	f003 fde5 	bl	8007ffa <USB_ReadDevInEPInterrupt>
 8004430:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b00      	cmp	r3, #0
 800443a:	d057      	beq.n	80044ec <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	f003 030f 	and.w	r3, r3, #15
 8004442:	2201      	movs	r2, #1
 8004444:	fa02 f303 	lsl.w	r3, r2, r3
 8004448:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004450:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	43db      	mvns	r3, r3
 8004456:	69f9      	ldr	r1, [r7, #28]
 8004458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800445c:	4013      	ands	r3, r2
 800445e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004462:	015a      	lsls	r2, r3, #5
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	4413      	add	r3, r2
 8004468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800446c:	461a      	mov	r2, r3
 800446e:	2301      	movs	r3, #1
 8004470:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	799b      	ldrb	r3, [r3, #6]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d132      	bne.n	80044e0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800447a:	6879      	ldr	r1, [r7, #4]
 800447c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800447e:	4613      	mov	r3, r2
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	4413      	add	r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	440b      	add	r3, r1
 8004488:	3320      	adds	r3, #32
 800448a:	6819      	ldr	r1, [r3, #0]
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004490:	4613      	mov	r3, r2
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	4413      	add	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4403      	add	r3, r0
 800449a:	331c      	adds	r3, #28
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4419      	add	r1, r3
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a4:	4613      	mov	r3, r2
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4413      	add	r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	4403      	add	r3, r0
 80044ae:	3320      	adds	r3, #32
 80044b0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d113      	bne.n	80044e0 <HAL_PCD_IRQHandler+0x3a2>
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044bc:	4613      	mov	r3, r2
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	4413      	add	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	440b      	add	r3, r1
 80044c6:	3324      	adds	r3, #36	@ 0x24
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d108      	bne.n	80044e0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6818      	ldr	r0, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044d8:	461a      	mov	r2, r3
 80044da:	2101      	movs	r1, #1
 80044dc:	f003 fdec 	bl	80080b8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	4619      	mov	r1, r3
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f006 f961 	bl	800a7ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f003 0308 	and.w	r3, r3, #8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d008      	beq.n	8004508 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f8:	015a      	lsls	r2, r3, #5
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	4413      	add	r3, r2
 80044fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004502:	461a      	mov	r2, r3
 8004504:	2308      	movs	r3, #8
 8004506:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f003 0310 	and.w	r3, r3, #16
 800450e:	2b00      	cmp	r3, #0
 8004510:	d008      	beq.n	8004524 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	015a      	lsls	r2, r3, #5
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	4413      	add	r3, r2
 800451a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800451e:	461a      	mov	r2, r3
 8004520:	2310      	movs	r3, #16
 8004522:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800452a:	2b00      	cmp	r3, #0
 800452c:	d008      	beq.n	8004540 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	015a      	lsls	r2, r3, #5
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	4413      	add	r3, r2
 8004536:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800453a:	461a      	mov	r2, r3
 800453c:	2340      	movs	r3, #64	@ 0x40
 800453e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d023      	beq.n	8004592 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800454a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800454c:	6a38      	ldr	r0, [r7, #32]
 800454e:	f002 fdd3 	bl	80070f8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004552:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004554:	4613      	mov	r3, r2
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	3310      	adds	r3, #16
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	4413      	add	r3, r2
 8004562:	3304      	adds	r3, #4
 8004564:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	78db      	ldrb	r3, [r3, #3]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d108      	bne.n	8004580 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2200      	movs	r2, #0
 8004572:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004576:	b2db      	uxtb	r3, r3
 8004578:	4619      	mov	r1, r3
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f006 f9a4 	bl	800a8c8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004582:	015a      	lsls	r2, r3, #5
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	4413      	add	r3, r2
 8004588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800458c:	461a      	mov	r2, r3
 800458e:	2302      	movs	r3, #2
 8004590:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800459c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fcbd 	bl	8004f1e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80045a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a6:	3301      	adds	r3, #1
 80045a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80045aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ac:	085b      	lsrs	r3, r3, #1
 80045ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80045b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f47f af2e 	bne.w	8004414 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4618      	mov	r0, r3
 80045be:	f003 fcb7 	bl	8007f30 <USB_ReadInterrupts>
 80045c2:	4603      	mov	r3, r0
 80045c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045cc:	d122      	bne.n	8004614 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	69fa      	ldr	r2, [r7, #28]
 80045d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045dc:	f023 0301 	bic.w	r3, r3, #1
 80045e0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d108      	bne.n	80045fe <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80045f4:	2100      	movs	r1, #0
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 fea4 	bl	8005344 <HAL_PCDEx_LPM_Callback>
 80045fc:	e002      	b.n	8004604 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f006 f942 	bl	800a888 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	695a      	ldr	r2, [r3, #20]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004612:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f003 fc89 	bl	8007f30 <USB_ReadInterrupts>
 800461e:	4603      	mov	r3, r0
 8004620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004624:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004628:	d112      	bne.n	8004650 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b01      	cmp	r3, #1
 8004638:	d102      	bne.n	8004640 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f006 f8fe 	bl	800a83c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	695a      	ldr	r2, [r3, #20]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800464e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4618      	mov	r0, r3
 8004656:	f003 fc6b 	bl	8007f30 <USB_ReadInterrupts>
 800465a:	4603      	mov	r3, r0
 800465c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004660:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004664:	f040 80b7 	bne.w	80047d6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	69fa      	ldr	r2, [r7, #28]
 8004672:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004676:	f023 0301 	bic.w	r3, r3, #1
 800467a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2110      	movs	r1, #16
 8004682:	4618      	mov	r0, r3
 8004684:	f002 fd38 	bl	80070f8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004688:	2300      	movs	r3, #0
 800468a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800468c:	e046      	b.n	800471c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800468e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004690:	015a      	lsls	r2, r3, #5
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	4413      	add	r3, r2
 8004696:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800469a:	461a      	mov	r2, r3
 800469c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80046a0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80046a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a4:	015a      	lsls	r2, r3, #5
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	4413      	add	r3, r2
 80046aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046b2:	0151      	lsls	r1, r2, #5
 80046b4:	69fa      	ldr	r2, [r7, #28]
 80046b6:	440a      	add	r2, r1
 80046b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80046c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046c4:	015a      	lsls	r2, r3, #5
 80046c6:	69fb      	ldr	r3, [r7, #28]
 80046c8:	4413      	add	r3, r2
 80046ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ce:	461a      	mov	r2, r3
 80046d0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80046d4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80046d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046e6:	0151      	lsls	r1, r2, #5
 80046e8:	69fa      	ldr	r2, [r7, #28]
 80046ea:	440a      	add	r2, r1
 80046ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046f0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046f4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004706:	0151      	lsls	r1, r2, #5
 8004708:	69fa      	ldr	r2, [r7, #28]
 800470a:	440a      	add	r2, r1
 800470c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004710:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004714:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004718:	3301      	adds	r3, #1
 800471a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	791b      	ldrb	r3, [r3, #4]
 8004720:	461a      	mov	r2, r3
 8004722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004724:	4293      	cmp	r3, r2
 8004726:	d3b2      	bcc.n	800468e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	69fa      	ldr	r2, [r7, #28]
 8004732:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004736:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800473a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	7bdb      	ldrb	r3, [r3, #15]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d016      	beq.n	8004772 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800474a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800474e:	69fa      	ldr	r2, [r7, #28]
 8004750:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004754:	f043 030b 	orr.w	r3, r3, #11
 8004758:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004764:	69fa      	ldr	r2, [r7, #28]
 8004766:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800476a:	f043 030b 	orr.w	r3, r3, #11
 800476e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004770:	e015      	b.n	800479e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	69fa      	ldr	r2, [r7, #28]
 800477c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004780:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004784:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004788:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004790:	691b      	ldr	r3, [r3, #16]
 8004792:	69fa      	ldr	r2, [r7, #28]
 8004794:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004798:	f043 030b 	orr.w	r3, r3, #11
 800479c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69fa      	ldr	r2, [r7, #28]
 80047a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047ac:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80047b0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6818      	ldr	r0, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80047c0:	461a      	mov	r2, r3
 80047c2:	f003 fc79 	bl	80080b8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695a      	ldr	r2, [r3, #20]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80047d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f003 fba8 	bl	8007f30 <USB_ReadInterrupts>
 80047e0:	4603      	mov	r3, r0
 80047e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047ea:	d123      	bne.n	8004834 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f003 fc3e 	bl	8008072 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f002 fcf5 	bl	80071ea <USB_GetDevSpeed>
 8004800:	4603      	mov	r3, r0
 8004802:	461a      	mov	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681c      	ldr	r4, [r3, #0]
 800480c:	f001 f9ca 	bl	8005ba4 <HAL_RCC_GetHCLKFreq>
 8004810:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004816:	461a      	mov	r2, r3
 8004818:	4620      	mov	r0, r4
 800481a:	f002 f9f9 	bl	8006c10 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f005 ffed 	bl	800a7fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	695a      	ldr	r2, [r3, #20]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004832:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4618      	mov	r0, r3
 800483a:	f003 fb79 	bl	8007f30 <USB_ReadInterrupts>
 800483e:	4603      	mov	r3, r0
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b08      	cmp	r3, #8
 8004846:	d10a      	bne.n	800485e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f005 ffca 	bl	800a7e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	695a      	ldr	r2, [r3, #20]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f002 0208 	and.w	r2, r2, #8
 800485c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4618      	mov	r0, r3
 8004864:	f003 fb64 	bl	8007f30 <USB_ReadInterrupts>
 8004868:	4603      	mov	r3, r0
 800486a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800486e:	2b80      	cmp	r3, #128	@ 0x80
 8004870:	d123      	bne.n	80048ba <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004872:	6a3b      	ldr	r3, [r7, #32]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800487a:	6a3b      	ldr	r3, [r7, #32]
 800487c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800487e:	2301      	movs	r3, #1
 8004880:	627b      	str	r3, [r7, #36]	@ 0x24
 8004882:	e014      	b.n	80048ae <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004884:	6879      	ldr	r1, [r7, #4]
 8004886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004888:	4613      	mov	r3, r2
 800488a:	00db      	lsls	r3, r3, #3
 800488c:	4413      	add	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2b01      	cmp	r3, #1
 800489a:	d105      	bne.n	80048a8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	4619      	mov	r1, r3
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fb0a 	bl	8004ebc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048aa:	3301      	adds	r3, #1
 80048ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	791b      	ldrb	r3, [r3, #4]
 80048b2:	461a      	mov	r2, r3
 80048b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d3e4      	bcc.n	8004884 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f003 fb36 	bl	8007f30 <USB_ReadInterrupts>
 80048c4:	4603      	mov	r3, r0
 80048c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048ce:	d13c      	bne.n	800494a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048d0:	2301      	movs	r3, #1
 80048d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048d4:	e02b      	b.n	800492e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80048d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d8:	015a      	lsls	r2, r3, #5
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	4413      	add	r3, r2
 80048de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048e6:	6879      	ldr	r1, [r7, #4]
 80048e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ea:	4613      	mov	r3, r2
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	440b      	add	r3, r1
 80048f4:	3318      	adds	r3, #24
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d115      	bne.n	8004928 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80048fc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048fe:	2b00      	cmp	r3, #0
 8004900:	da12      	bge.n	8004928 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004902:	6879      	ldr	r1, [r7, #4]
 8004904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004906:	4613      	mov	r3, r2
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	4413      	add	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	440b      	add	r3, r1
 8004910:	3317      	adds	r3, #23
 8004912:	2201      	movs	r2, #1
 8004914:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004918:	b2db      	uxtb	r3, r3
 800491a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800491e:	b2db      	uxtb	r3, r3
 8004920:	4619      	mov	r1, r3
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 faca 	bl	8004ebc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	3301      	adds	r3, #1
 800492c:	627b      	str	r3, [r7, #36]	@ 0x24
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	791b      	ldrb	r3, [r3, #4]
 8004932:	461a      	mov	r2, r3
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	4293      	cmp	r3, r2
 8004938:	d3cd      	bcc.n	80048d6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	695a      	ldr	r2, [r3, #20]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004948:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f003 faee 	bl	8007f30 <USB_ReadInterrupts>
 8004954:	4603      	mov	r3, r0
 8004956:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800495a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800495e:	d156      	bne.n	8004a0e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004960:	2301      	movs	r3, #1
 8004962:	627b      	str	r3, [r7, #36]	@ 0x24
 8004964:	e045      	b.n	80049f2 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	015a      	lsls	r2, r3, #5
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	4413      	add	r3, r2
 800496e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800497a:	4613      	mov	r3, r2
 800497c:	00db      	lsls	r3, r3, #3
 800497e:	4413      	add	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	440b      	add	r3, r1
 8004984:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d12e      	bne.n	80049ec <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800498e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004990:	2b00      	cmp	r3, #0
 8004992:	da2b      	bge.n	80049ec <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	0c1a      	lsrs	r2, r3, #16
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800499e:	4053      	eors	r3, r2
 80049a0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d121      	bne.n	80049ec <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ac:	4613      	mov	r3, r2
 80049ae:	00db      	lsls	r3, r3, #3
 80049b0:	4413      	add	r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	440b      	add	r3, r1
 80049b6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80049ba:	2201      	movs	r2, #1
 80049bc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80049be:	6a3b      	ldr	r3, [r7, #32]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80049c6:	6a3b      	ldr	r3, [r7, #32]
 80049c8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80049ca:	6a3b      	ldr	r3, [r7, #32]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10a      	bne.n	80049ec <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	69fa      	ldr	r2, [r7, #28]
 80049e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049e8:	6053      	str	r3, [r2, #4]
            break;
 80049ea:	e008      	b.n	80049fe <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ee:	3301      	adds	r3, #1
 80049f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	791b      	ldrb	r3, [r3, #4]
 80049f6:	461a      	mov	r2, r3
 80049f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d3b3      	bcc.n	8004966 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	695a      	ldr	r2, [r3, #20]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004a0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f003 fa8c 	bl	8007f30 <USB_ReadInterrupts>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a22:	d10a      	bne.n	8004a3a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f005 ff61 	bl	800a8ec <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	695a      	ldr	r2, [r3, #20]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004a38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f003 fa76 	bl	8007f30 <USB_ReadInterrupts>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f003 0304 	and.w	r3, r3, #4
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d115      	bne.n	8004a7a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	f003 0304 	and.w	r3, r3, #4
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d002      	beq.n	8004a66 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f005 ff51 	bl	800a908 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	69ba      	ldr	r2, [r7, #24]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	605a      	str	r2, [r3, #4]
 8004a76:	e000      	b.n	8004a7a <HAL_PCD_IRQHandler+0x93c>
      return;
 8004a78:	bf00      	nop
    }
  }
}
 8004a7a:	3734      	adds	r7, #52	@ 0x34
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd90      	pop	{r4, r7, pc}

08004a80 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	460b      	mov	r3, r1
 8004a8a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d101      	bne.n	8004a9a <HAL_PCD_SetAddress+0x1a>
 8004a96:	2302      	movs	r3, #2
 8004a98:	e012      	b.n	8004ac0 <HAL_PCD_SetAddress+0x40>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	78fa      	ldrb	r2, [r7, #3]
 8004aa6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	78fa      	ldrb	r2, [r7, #3]
 8004aae:	4611      	mov	r1, r2
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f003 f9d5 	bl	8007e60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3708      	adds	r7, #8
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	4608      	mov	r0, r1
 8004ad2:	4611      	mov	r1, r2
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	70fb      	strb	r3, [r7, #3]
 8004ada:	460b      	mov	r3, r1
 8004adc:	803b      	strh	r3, [r7, #0]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ae6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	da0f      	bge.n	8004b0e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004aee:	78fb      	ldrb	r3, [r7, #3]
 8004af0:	f003 020f 	and.w	r2, r3, #15
 8004af4:	4613      	mov	r3, r2
 8004af6:	00db      	lsls	r3, r3, #3
 8004af8:	4413      	add	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	3310      	adds	r3, #16
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	4413      	add	r3, r2
 8004b02:	3304      	adds	r3, #4
 8004b04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	705a      	strb	r2, [r3, #1]
 8004b0c:	e00f      	b.n	8004b2e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b0e:	78fb      	ldrb	r3, [r7, #3]
 8004b10:	f003 020f 	and.w	r2, r3, #15
 8004b14:	4613      	mov	r3, r2
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	4413      	add	r3, r2
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	4413      	add	r3, r2
 8004b24:	3304      	adds	r3, #4
 8004b26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b2e:	78fb      	ldrb	r3, [r7, #3]
 8004b30:	f003 030f 	and.w	r3, r3, #15
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004b3a:	883b      	ldrh	r3, [r7, #0]
 8004b3c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	78ba      	ldrb	r2, [r7, #2]
 8004b48:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	785b      	ldrb	r3, [r3, #1]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d004      	beq.n	8004b5c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b5c:	78bb      	ldrb	r3, [r7, #2]
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d102      	bne.n	8004b68 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d101      	bne.n	8004b76 <HAL_PCD_EP_Open+0xae>
 8004b72:	2302      	movs	r3, #2
 8004b74:	e00e      	b.n	8004b94 <HAL_PCD_EP_Open+0xcc>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68f9      	ldr	r1, [r7, #12]
 8004b84:	4618      	mov	r0, r3
 8004b86:	f002 fb55 	bl	8007234 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004b92:	7afb      	ldrb	r3, [r7, #11]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ba8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	da0f      	bge.n	8004bd0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bb0:	78fb      	ldrb	r3, [r7, #3]
 8004bb2:	f003 020f 	and.w	r2, r3, #15
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	00db      	lsls	r3, r3, #3
 8004bba:	4413      	add	r3, r2
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	3310      	adds	r3, #16
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	3304      	adds	r3, #4
 8004bc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	705a      	strb	r2, [r3, #1]
 8004bce:	e00f      	b.n	8004bf0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bd0:	78fb      	ldrb	r3, [r7, #3]
 8004bd2:	f003 020f 	and.w	r2, r3, #15
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	00db      	lsls	r3, r3, #3
 8004bda:	4413      	add	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	4413      	add	r3, r2
 8004be6:	3304      	adds	r3, #4
 8004be8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	f003 030f 	and.w	r3, r3, #15
 8004bf6:	b2da      	uxtb	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d101      	bne.n	8004c0a <HAL_PCD_EP_Close+0x6e>
 8004c06:	2302      	movs	r3, #2
 8004c08:	e00e      	b.n	8004c28 <HAL_PCD_EP_Close+0x8c>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68f9      	ldr	r1, [r7, #12]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f002 fb93 	bl	8007344 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	607a      	str	r2, [r7, #4]
 8004c3a:	603b      	str	r3, [r7, #0]
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c40:	7afb      	ldrb	r3, [r7, #11]
 8004c42:	f003 020f 	and.w	r2, r3, #15
 8004c46:	4613      	mov	r3, r2
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	4413      	add	r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	4413      	add	r3, r2
 8004c56:	3304      	adds	r3, #4
 8004c58:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c72:	7afb      	ldrb	r3, [r7, #11]
 8004c74:	f003 030f 	and.w	r3, r3, #15
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	799b      	ldrb	r3, [r3, #6]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	d102      	bne.n	8004c8c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6818      	ldr	r0, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	799b      	ldrb	r3, [r3, #6]
 8004c94:	461a      	mov	r2, r3
 8004c96:	6979      	ldr	r1, [r7, #20]
 8004c98:	f002 fc30 	bl	80074fc <USB_EPStartXfer>

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3718      	adds	r7, #24
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
 8004cae:	460b      	mov	r3, r1
 8004cb0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004cb2:	78fb      	ldrb	r3, [r7, #3]
 8004cb4:	f003 020f 	and.w	r2, r3, #15
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	00db      	lsls	r3, r3, #3
 8004cbe:	4413      	add	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004cc8:	681b      	ldr	r3, [r3, #0]
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b086      	sub	sp, #24
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	607a      	str	r2, [r7, #4]
 8004ce0:	603b      	str	r3, [r7, #0]
 8004ce2:	460b      	mov	r3, r1
 8004ce4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ce6:	7afb      	ldrb	r3, [r7, #11]
 8004ce8:	f003 020f 	and.w	r2, r3, #15
 8004cec:	4613      	mov	r3, r2
 8004cee:	00db      	lsls	r3, r3, #3
 8004cf0:	4413      	add	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	3310      	adds	r3, #16
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	3304      	adds	r3, #4
 8004cfc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	683a      	ldr	r2, [r7, #0]
 8004d08:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	2201      	movs	r2, #1
 8004d14:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d16:	7afb      	ldrb	r3, [r7, #11]
 8004d18:	f003 030f 	and.w	r3, r3, #15
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	799b      	ldrb	r3, [r3, #6]
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d102      	bne.n	8004d30 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6818      	ldr	r0, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	799b      	ldrb	r3, [r3, #6]
 8004d38:	461a      	mov	r2, r3
 8004d3a:	6979      	ldr	r1, [r7, #20]
 8004d3c:	f002 fbde 	bl	80074fc <USB_EPStartXfer>

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3718      	adds	r7, #24
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d4a:	b580      	push	{r7, lr}
 8004d4c:	b084      	sub	sp, #16
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
 8004d52:	460b      	mov	r3, r1
 8004d54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d56:	78fb      	ldrb	r3, [r7, #3]
 8004d58:	f003 030f 	and.w	r3, r3, #15
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	7912      	ldrb	r2, [r2, #4]
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d901      	bls.n	8004d68 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e04f      	b.n	8004e08 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	da0f      	bge.n	8004d90 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d70:	78fb      	ldrb	r3, [r7, #3]
 8004d72:	f003 020f 	and.w	r2, r3, #15
 8004d76:	4613      	mov	r3, r2
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	4413      	add	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	3310      	adds	r3, #16
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	4413      	add	r3, r2
 8004d84:	3304      	adds	r3, #4
 8004d86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	705a      	strb	r2, [r3, #1]
 8004d8e:	e00d      	b.n	8004dac <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d90:	78fa      	ldrb	r2, [r7, #3]
 8004d92:	4613      	mov	r3, r2
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	4413      	add	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	4413      	add	r3, r2
 8004da2:	3304      	adds	r3, #4
 8004da4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2201      	movs	r2, #1
 8004db0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004db2:	78fb      	ldrb	r3, [r7, #3]
 8004db4:	f003 030f 	and.w	r3, r3, #15
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_PCD_EP_SetStall+0x82>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e01d      	b.n	8004e08 <HAL_PCD_EP_SetStall+0xbe>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68f9      	ldr	r1, [r7, #12]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f002 ff6c 	bl	8007cb8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004de0:	78fb      	ldrb	r3, [r7, #3]
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d109      	bne.n	8004dfe <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6818      	ldr	r0, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	7999      	ldrb	r1, [r3, #6]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004df8:	461a      	mov	r2, r3
 8004dfa:	f003 f95d 	bl	80080b8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004e06:	2300      	movs	r3, #0
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3710      	adds	r7, #16
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	460b      	mov	r3, r1
 8004e1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004e1c:	78fb      	ldrb	r3, [r7, #3]
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	7912      	ldrb	r2, [r2, #4]
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d901      	bls.n	8004e2e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e042      	b.n	8004eb4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	da0f      	bge.n	8004e56 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e36:	78fb      	ldrb	r3, [r7, #3]
 8004e38:	f003 020f 	and.w	r2, r3, #15
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	00db      	lsls	r3, r3, #3
 8004e40:	4413      	add	r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	3310      	adds	r3, #16
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	4413      	add	r3, r2
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2201      	movs	r2, #1
 8004e52:	705a      	strb	r2, [r3, #1]
 8004e54:	e00f      	b.n	8004e76 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e56:	78fb      	ldrb	r3, [r7, #3]
 8004e58:	f003 020f 	and.w	r2, r3, #15
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	00db      	lsls	r3, r3, #3
 8004e60:	4413      	add	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	3304      	adds	r3, #4
 8004e6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e7c:	78fb      	ldrb	r3, [r7, #3]
 8004e7e:	f003 030f 	and.w	r3, r3, #15
 8004e82:	b2da      	uxtb	r2, r3
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d101      	bne.n	8004e96 <HAL_PCD_EP_ClrStall+0x86>
 8004e92:	2302      	movs	r3, #2
 8004e94:	e00e      	b.n	8004eb4 <HAL_PCD_EP_ClrStall+0xa4>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68f9      	ldr	r1, [r7, #12]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f002 ff75 	bl	8007d94 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004ec8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	da0c      	bge.n	8004eea <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ed0:	78fb      	ldrb	r3, [r7, #3]
 8004ed2:	f003 020f 	and.w	r2, r3, #15
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	4413      	add	r3, r2
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	3310      	adds	r3, #16
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	3304      	adds	r3, #4
 8004ee6:	60fb      	str	r3, [r7, #12]
 8004ee8:	e00c      	b.n	8004f04 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004eea:	78fb      	ldrb	r3, [r7, #3]
 8004eec:	f003 020f 	and.w	r2, r3, #15
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	00db      	lsls	r3, r3, #3
 8004ef4:	4413      	add	r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004efc:	687a      	ldr	r2, [r7, #4]
 8004efe:	4413      	add	r3, r2
 8004f00:	3304      	adds	r3, #4
 8004f02:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68f9      	ldr	r1, [r7, #12]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f002 fd94 	bl	8007a38 <USB_EPStopXfer>
 8004f10:	4603      	mov	r3, r0
 8004f12:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004f14:	7afb      	ldrb	r3, [r7, #11]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b08a      	sub	sp, #40	@ 0x28
 8004f22:	af02      	add	r7, sp, #8
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	4613      	mov	r3, r2
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	4413      	add	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	3310      	adds	r3, #16
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	4413      	add	r3, r2
 8004f42:	3304      	adds	r3, #4
 8004f44:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	695a      	ldr	r2, [r3, #20]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d901      	bls.n	8004f56 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e06b      	b.n	800502e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	691a      	ldr	r2, [r3, #16]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	1ad3      	subs	r3, r2, r3
 8004f60:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	69fa      	ldr	r2, [r7, #28]
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d902      	bls.n	8004f72 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004f72:	69fb      	ldr	r3, [r7, #28]
 8004f74:	3303      	adds	r3, #3
 8004f76:	089b      	lsrs	r3, r3, #2
 8004f78:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f7a:	e02a      	b.n	8004fd2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	691a      	ldr	r2, [r3, #16]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	69fa      	ldr	r2, [r7, #28]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d902      	bls.n	8004f98 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	3303      	adds	r3, #3
 8004f9c:	089b      	lsrs	r3, r3, #2
 8004f9e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	68d9      	ldr	r1, [r3, #12]
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	6978      	ldr	r0, [r7, #20]
 8004fb6:	f002 fde9 	bl	8007b8c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	68da      	ldr	r2, [r3, #12]
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	441a      	add	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	695a      	ldr	r2, [r3, #20]
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	441a      	add	r2, r3
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	015a      	lsls	r2, r3, #5
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	4413      	add	r3, r2
 8004fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d809      	bhi.n	8004ffc <PCD_WriteEmptyTxFifo+0xde>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	695a      	ldr	r2, [r3, #20]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ff0:	429a      	cmp	r2, r3
 8004ff2:	d203      	bcs.n	8004ffc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1bf      	bne.n	8004f7c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	691a      	ldr	r2, [r3, #16]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	695b      	ldr	r3, [r3, #20]
 8005004:	429a      	cmp	r2, r3
 8005006:	d811      	bhi.n	800502c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	2201      	movs	r2, #1
 8005010:	fa02 f303 	lsl.w	r3, r2, r3
 8005014:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800501c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	43db      	mvns	r3, r3
 8005022:	6939      	ldr	r1, [r7, #16]
 8005024:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005028:	4013      	ands	r3, r2
 800502a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3720      	adds	r7, #32
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
	...

08005038 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b088      	sub	sp, #32
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	333c      	adds	r3, #60	@ 0x3c
 8005050:	3304      	adds	r3, #4
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	015a      	lsls	r2, r3, #5
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	4413      	add	r3, r2
 800505e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	799b      	ldrb	r3, [r3, #6]
 800506a:	2b01      	cmp	r3, #1
 800506c:	d17b      	bne.n	8005166 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d015      	beq.n	80050a4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	4a61      	ldr	r2, [pc, #388]	@ (8005200 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800507c:	4293      	cmp	r3, r2
 800507e:	f240 80b9 	bls.w	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005088:	2b00      	cmp	r3, #0
 800508a:	f000 80b3 	beq.w	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	015a      	lsls	r2, r3, #5
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	4413      	add	r3, r2
 8005096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800509a:	461a      	mov	r2, r3
 800509c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050a0:	6093      	str	r3, [r2, #8]
 80050a2:	e0a7      	b.n	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f003 0320 	and.w	r3, r3, #32
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d009      	beq.n	80050c2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	015a      	lsls	r2, r3, #5
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	4413      	add	r3, r2
 80050b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ba:	461a      	mov	r2, r3
 80050bc:	2320      	movs	r3, #32
 80050be:	6093      	str	r3, [r2, #8]
 80050c0:	e098      	b.n	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	f040 8093 	bne.w	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	4a4b      	ldr	r2, [pc, #300]	@ (8005200 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d90f      	bls.n	80050f6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00a      	beq.n	80050f6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	015a      	lsls	r2, r3, #5
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	4413      	add	r3, r2
 80050e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ec:	461a      	mov	r2, r3
 80050ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050f2:	6093      	str	r3, [r2, #8]
 80050f4:	e07e      	b.n	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80050f6:	683a      	ldr	r2, [r7, #0]
 80050f8:	4613      	mov	r3, r2
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	4413      	add	r3, r2
 8005108:	3304      	adds	r3, #4
 800510a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6a1a      	ldr	r2, [r3, #32]
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	0159      	lsls	r1, r3, #5
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	440b      	add	r3, r1
 8005118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005122:	1ad2      	subs	r2, r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d114      	bne.n	8005158 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d109      	bne.n	800514a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005140:	461a      	mov	r2, r3
 8005142:	2101      	movs	r1, #1
 8005144:	f002 ffb8 	bl	80080b8 <USB_EP0_OutStart>
 8005148:	e006      	b.n	8005158 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	68da      	ldr	r2, [r3, #12]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	441a      	add	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	b2db      	uxtb	r3, r3
 800515c:	4619      	mov	r1, r3
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f005 fb0a 	bl	800a778 <HAL_PCD_DataOutStageCallback>
 8005164:	e046      	b.n	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	4a26      	ldr	r2, [pc, #152]	@ (8005204 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d124      	bne.n	80051b8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	015a      	lsls	r2, r3, #5
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	4413      	add	r3, r2
 8005180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005184:	461a      	mov	r2, r3
 8005186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800518a:	6093      	str	r3, [r2, #8]
 800518c:	e032      	b.n	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	f003 0320 	and.w	r3, r3, #32
 8005194:	2b00      	cmp	r3, #0
 8005196:	d008      	beq.n	80051aa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	015a      	lsls	r2, r3, #5
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	4413      	add	r3, r2
 80051a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051a4:	461a      	mov	r2, r3
 80051a6:	2320      	movs	r3, #32
 80051a8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	4619      	mov	r1, r3
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f005 fae1 	bl	800a778 <HAL_PCD_DataOutStageCallback>
 80051b6:	e01d      	b.n	80051f4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d114      	bne.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1b0>
 80051be:	6879      	ldr	r1, [r7, #4]
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	4613      	mov	r3, r2
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	4413      	add	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	440b      	add	r3, r1
 80051cc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d108      	bne.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6818      	ldr	r0, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80051e0:	461a      	mov	r2, r3
 80051e2:	2100      	movs	r1, #0
 80051e4:	f002 ff68 	bl	80080b8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	4619      	mov	r1, r3
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f005 fac2 	bl	800a778 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80051f4:	2300      	movs	r3, #0
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3720      	adds	r7, #32
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	4f54300a 	.word	0x4f54300a
 8005204:	4f54310a 	.word	0x4f54310a

08005208 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	333c      	adds	r3, #60	@ 0x3c
 8005220:	3304      	adds	r3, #4
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	015a      	lsls	r2, r3, #5
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	4413      	add	r3, r2
 800522e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4a15      	ldr	r2, [pc, #84]	@ (8005290 <PCD_EP_OutSetupPacket_int+0x88>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d90e      	bls.n	800525c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005244:	2b00      	cmp	r3, #0
 8005246:	d009      	beq.n	800525c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	015a      	lsls	r2, r3, #5
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	4413      	add	r3, r2
 8005250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005254:	461a      	mov	r2, r3
 8005256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800525a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f005 fa79 	bl	800a754 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	4a0a      	ldr	r2, [pc, #40]	@ (8005290 <PCD_EP_OutSetupPacket_int+0x88>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d90c      	bls.n	8005284 <PCD_EP_OutSetupPacket_int+0x7c>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	799b      	ldrb	r3, [r3, #6]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d108      	bne.n	8005284 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6818      	ldr	r0, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800527c:	461a      	mov	r2, r3
 800527e:	2101      	movs	r1, #1
 8005280:	f002 ff1a 	bl	80080b8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3718      	adds	r7, #24
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	4f54300a 	.word	0x4f54300a

08005294 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	460b      	mov	r3, r1
 800529e:	70fb      	strb	r3, [r7, #3]
 80052a0:	4613      	mov	r3, r2
 80052a2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052aa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80052ac:	78fb      	ldrb	r3, [r7, #3]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d107      	bne.n	80052c2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80052b2:	883b      	ldrh	r3, [r7, #0]
 80052b4:	0419      	lsls	r1, r3, #16
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	430a      	orrs	r2, r1
 80052be:	629a      	str	r2, [r3, #40]	@ 0x28
 80052c0:	e028      	b.n	8005314 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c8:	0c1b      	lsrs	r3, r3, #16
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	4413      	add	r3, r2
 80052ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052d0:	2300      	movs	r3, #0
 80052d2:	73fb      	strb	r3, [r7, #15]
 80052d4:	e00d      	b.n	80052f2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	7bfb      	ldrb	r3, [r7, #15]
 80052dc:	3340      	adds	r3, #64	@ 0x40
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4413      	add	r3, r2
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	0c1b      	lsrs	r3, r3, #16
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	4413      	add	r3, r2
 80052ea:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052ec:	7bfb      	ldrb	r3, [r7, #15]
 80052ee:	3301      	adds	r3, #1
 80052f0:	73fb      	strb	r3, [r7, #15]
 80052f2:	7bfa      	ldrb	r2, [r7, #15]
 80052f4:	78fb      	ldrb	r3, [r7, #3]
 80052f6:	3b01      	subs	r3, #1
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d3ec      	bcc.n	80052d6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80052fc:	883b      	ldrh	r3, [r7, #0]
 80052fe:	0418      	lsls	r0, r3, #16
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6819      	ldr	r1, [r3, #0]
 8005304:	78fb      	ldrb	r3, [r7, #3]
 8005306:	3b01      	subs	r3, #1
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	4302      	orrs	r2, r0
 800530c:	3340      	adds	r3, #64	@ 0x40
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	440b      	add	r3, r1
 8005312:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3714      	adds	r7, #20
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
 800532a:	460b      	mov	r3, r1
 800532c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	887a      	ldrh	r2, [r7, #2]
 8005334:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	460b      	mov	r3, r1
 800534e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e267      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d075      	beq.n	8005466 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800537a:	4b88      	ldr	r3, [pc, #544]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 030c 	and.w	r3, r3, #12
 8005382:	2b04      	cmp	r3, #4
 8005384:	d00c      	beq.n	80053a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005386:	4b85      	ldr	r3, [pc, #532]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800538e:	2b08      	cmp	r3, #8
 8005390:	d112      	bne.n	80053b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005392:	4b82      	ldr	r3, [pc, #520]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800539a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800539e:	d10b      	bne.n	80053b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053a0:	4b7e      	ldr	r3, [pc, #504]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d05b      	beq.n	8005464 <HAL_RCC_OscConfig+0x108>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d157      	bne.n	8005464 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e242      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053c0:	d106      	bne.n	80053d0 <HAL_RCC_OscConfig+0x74>
 80053c2:	4b76      	ldr	r3, [pc, #472]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a75      	ldr	r2, [pc, #468]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	e01d      	b.n	800540c <HAL_RCC_OscConfig+0xb0>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053d8:	d10c      	bne.n	80053f4 <HAL_RCC_OscConfig+0x98>
 80053da:	4b70      	ldr	r3, [pc, #448]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a6f      	ldr	r2, [pc, #444]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053e4:	6013      	str	r3, [r2, #0]
 80053e6:	4b6d      	ldr	r3, [pc, #436]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a6c      	ldr	r2, [pc, #432]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053f0:	6013      	str	r3, [r2, #0]
 80053f2:	e00b      	b.n	800540c <HAL_RCC_OscConfig+0xb0>
 80053f4:	4b69      	ldr	r3, [pc, #420]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a68      	ldr	r2, [pc, #416]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80053fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053fe:	6013      	str	r3, [r2, #0]
 8005400:	4b66      	ldr	r3, [pc, #408]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a65      	ldr	r2, [pc, #404]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005406:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800540a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d013      	beq.n	800543c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005414:	f7fc fb42 	bl	8001a9c <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800541c:	f7fc fb3e 	bl	8001a9c <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b64      	cmp	r3, #100	@ 0x64
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e207      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800542e:	4b5b      	ldr	r3, [pc, #364]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0f0      	beq.n	800541c <HAL_RCC_OscConfig+0xc0>
 800543a:	e014      	b.n	8005466 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800543c:	f7fc fb2e 	bl	8001a9c <HAL_GetTick>
 8005440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005442:	e008      	b.n	8005456 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005444:	f7fc fb2a 	bl	8001a9c <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b64      	cmp	r3, #100	@ 0x64
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e1f3      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005456:	4b51      	ldr	r3, [pc, #324]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1f0      	bne.n	8005444 <HAL_RCC_OscConfig+0xe8>
 8005462:	e000      	b.n	8005466 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d063      	beq.n	800553a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005472:	4b4a      	ldr	r3, [pc, #296]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 030c 	and.w	r3, r3, #12
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00b      	beq.n	8005496 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800547e:	4b47      	ldr	r3, [pc, #284]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005486:	2b08      	cmp	r3, #8
 8005488:	d11c      	bne.n	80054c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800548a:	4b44      	ldr	r3, [pc, #272]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d116      	bne.n	80054c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005496:	4b41      	ldr	r3, [pc, #260]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d005      	beq.n	80054ae <HAL_RCC_OscConfig+0x152>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d001      	beq.n	80054ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e1c7      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ae:	4b3b      	ldr	r3, [pc, #236]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	4937      	ldr	r1, [pc, #220]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054c2:	e03a      	b.n	800553a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d020      	beq.n	800550e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054cc:	4b34      	ldr	r3, [pc, #208]	@ (80055a0 <HAL_RCC_OscConfig+0x244>)
 80054ce:	2201      	movs	r2, #1
 80054d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d2:	f7fc fae3 	bl	8001a9c <HAL_GetTick>
 80054d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054d8:	e008      	b.n	80054ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054da:	f7fc fadf 	bl	8001a9c <HAL_GetTick>
 80054de:	4602      	mov	r2, r0
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	1ad3      	subs	r3, r2, r3
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d901      	bls.n	80054ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e1a8      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ec:	4b2b      	ldr	r3, [pc, #172]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d0f0      	beq.n	80054da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054f8:	4b28      	ldr	r3, [pc, #160]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	4925      	ldr	r1, [pc, #148]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005508:	4313      	orrs	r3, r2
 800550a:	600b      	str	r3, [r1, #0]
 800550c:	e015      	b.n	800553a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800550e:	4b24      	ldr	r3, [pc, #144]	@ (80055a0 <HAL_RCC_OscConfig+0x244>)
 8005510:	2200      	movs	r2, #0
 8005512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005514:	f7fc fac2 	bl	8001a9c <HAL_GetTick>
 8005518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800551a:	e008      	b.n	800552e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800551c:	f7fc fabe 	bl	8001a9c <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	2b02      	cmp	r3, #2
 8005528:	d901      	bls.n	800552e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e187      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800552e:	4b1b      	ldr	r3, [pc, #108]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1f0      	bne.n	800551c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0308 	and.w	r3, r3, #8
 8005542:	2b00      	cmp	r3, #0
 8005544:	d036      	beq.n	80055b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d016      	beq.n	800557c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800554e:	4b15      	ldr	r3, [pc, #84]	@ (80055a4 <HAL_RCC_OscConfig+0x248>)
 8005550:	2201      	movs	r2, #1
 8005552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005554:	f7fc faa2 	bl	8001a9c <HAL_GetTick>
 8005558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800555a:	e008      	b.n	800556e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800555c:	f7fc fa9e 	bl	8001a9c <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	2b02      	cmp	r3, #2
 8005568:	d901      	bls.n	800556e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e167      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800556e:	4b0b      	ldr	r3, [pc, #44]	@ (800559c <HAL_RCC_OscConfig+0x240>)
 8005570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b00      	cmp	r3, #0
 8005578:	d0f0      	beq.n	800555c <HAL_RCC_OscConfig+0x200>
 800557a:	e01b      	b.n	80055b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800557c:	4b09      	ldr	r3, [pc, #36]	@ (80055a4 <HAL_RCC_OscConfig+0x248>)
 800557e:	2200      	movs	r2, #0
 8005580:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005582:	f7fc fa8b 	bl	8001a9c <HAL_GetTick>
 8005586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005588:	e00e      	b.n	80055a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800558a:	f7fc fa87 	bl	8001a9c <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d907      	bls.n	80055a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e150      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
 800559c:	40023800 	.word	0x40023800
 80055a0:	42470000 	.word	0x42470000
 80055a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055a8:	4b88      	ldr	r3, [pc, #544]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80055aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1ea      	bne.n	800558a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0304 	and.w	r3, r3, #4
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f000 8097 	beq.w	80056f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055c2:	2300      	movs	r3, #0
 80055c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055c6:	4b81      	ldr	r3, [pc, #516]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80055c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10f      	bne.n	80055f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055d2:	2300      	movs	r3, #0
 80055d4:	60bb      	str	r3, [r7, #8]
 80055d6:	4b7d      	ldr	r3, [pc, #500]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80055d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055da:	4a7c      	ldr	r2, [pc, #496]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80055dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80055e2:	4b7a      	ldr	r3, [pc, #488]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80055e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ea:	60bb      	str	r3, [r7, #8]
 80055ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055ee:	2301      	movs	r3, #1
 80055f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055f2:	4b77      	ldr	r3, [pc, #476]	@ (80057d0 <HAL_RCC_OscConfig+0x474>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d118      	bne.n	8005630 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055fe:	4b74      	ldr	r3, [pc, #464]	@ (80057d0 <HAL_RCC_OscConfig+0x474>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a73      	ldr	r2, [pc, #460]	@ (80057d0 <HAL_RCC_OscConfig+0x474>)
 8005604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005608:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800560a:	f7fc fa47 	bl	8001a9c <HAL_GetTick>
 800560e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005610:	e008      	b.n	8005624 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005612:	f7fc fa43 	bl	8001a9c <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	2b02      	cmp	r3, #2
 800561e:	d901      	bls.n	8005624 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e10c      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005624:	4b6a      	ldr	r3, [pc, #424]	@ (80057d0 <HAL_RCC_OscConfig+0x474>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0f0      	beq.n	8005612 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	2b01      	cmp	r3, #1
 8005636:	d106      	bne.n	8005646 <HAL_RCC_OscConfig+0x2ea>
 8005638:	4b64      	ldr	r3, [pc, #400]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 800563a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800563c:	4a63      	ldr	r2, [pc, #396]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 800563e:	f043 0301 	orr.w	r3, r3, #1
 8005642:	6713      	str	r3, [r2, #112]	@ 0x70
 8005644:	e01c      	b.n	8005680 <HAL_RCC_OscConfig+0x324>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	2b05      	cmp	r3, #5
 800564c:	d10c      	bne.n	8005668 <HAL_RCC_OscConfig+0x30c>
 800564e:	4b5f      	ldr	r3, [pc, #380]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 8005650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005652:	4a5e      	ldr	r2, [pc, #376]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 8005654:	f043 0304 	orr.w	r3, r3, #4
 8005658:	6713      	str	r3, [r2, #112]	@ 0x70
 800565a:	4b5c      	ldr	r3, [pc, #368]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 800565c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800565e:	4a5b      	ldr	r2, [pc, #364]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 8005660:	f043 0301 	orr.w	r3, r3, #1
 8005664:	6713      	str	r3, [r2, #112]	@ 0x70
 8005666:	e00b      	b.n	8005680 <HAL_RCC_OscConfig+0x324>
 8005668:	4b58      	ldr	r3, [pc, #352]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 800566a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800566c:	4a57      	ldr	r2, [pc, #348]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 800566e:	f023 0301 	bic.w	r3, r3, #1
 8005672:	6713      	str	r3, [r2, #112]	@ 0x70
 8005674:	4b55      	ldr	r3, [pc, #340]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 8005676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005678:	4a54      	ldr	r2, [pc, #336]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 800567a:	f023 0304 	bic.w	r3, r3, #4
 800567e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d015      	beq.n	80056b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005688:	f7fc fa08 	bl	8001a9c <HAL_GetTick>
 800568c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800568e:	e00a      	b.n	80056a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005690:	f7fc fa04 	bl	8001a9c <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800569e:	4293      	cmp	r3, r2
 80056a0:	d901      	bls.n	80056a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e0cb      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056a6:	4b49      	ldr	r3, [pc, #292]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80056a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056aa:	f003 0302 	and.w	r3, r3, #2
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d0ee      	beq.n	8005690 <HAL_RCC_OscConfig+0x334>
 80056b2:	e014      	b.n	80056de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056b4:	f7fc f9f2 	bl	8001a9c <HAL_GetTick>
 80056b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056ba:	e00a      	b.n	80056d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056bc:	f7fc f9ee 	bl	8001a9c <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e0b5      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056d2:	4b3e      	ldr	r3, [pc, #248]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80056d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1ee      	bne.n	80056bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056de:	7dfb      	ldrb	r3, [r7, #23]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d105      	bne.n	80056f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056e4:	4b39      	ldr	r3, [pc, #228]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80056e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e8:	4a38      	ldr	r2, [pc, #224]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80056ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f000 80a1 	beq.w	800583c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056fa:	4b34      	ldr	r3, [pc, #208]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f003 030c 	and.w	r3, r3, #12
 8005702:	2b08      	cmp	r3, #8
 8005704:	d05c      	beq.n	80057c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	2b02      	cmp	r3, #2
 800570c:	d141      	bne.n	8005792 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800570e:	4b31      	ldr	r3, [pc, #196]	@ (80057d4 <HAL_RCC_OscConfig+0x478>)
 8005710:	2200      	movs	r2, #0
 8005712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005714:	f7fc f9c2 	bl	8001a9c <HAL_GetTick>
 8005718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800571a:	e008      	b.n	800572e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800571c:	f7fc f9be 	bl	8001a9c <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d901      	bls.n	800572e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e087      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800572e:	4b27      	ldr	r3, [pc, #156]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1f0      	bne.n	800571c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	69da      	ldr	r2, [r3, #28]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	431a      	orrs	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	019b      	lsls	r3, r3, #6
 800574a:	431a      	orrs	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005750:	085b      	lsrs	r3, r3, #1
 8005752:	3b01      	subs	r3, #1
 8005754:	041b      	lsls	r3, r3, #16
 8005756:	431a      	orrs	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575c:	061b      	lsls	r3, r3, #24
 800575e:	491b      	ldr	r1, [pc, #108]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 8005760:	4313      	orrs	r3, r2
 8005762:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005764:	4b1b      	ldr	r3, [pc, #108]	@ (80057d4 <HAL_RCC_OscConfig+0x478>)
 8005766:	2201      	movs	r2, #1
 8005768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576a:	f7fc f997 	bl	8001a9c <HAL_GetTick>
 800576e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005770:	e008      	b.n	8005784 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005772:	f7fc f993 	bl	8001a9c <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d901      	bls.n	8005784 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e05c      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005784:	4b11      	ldr	r3, [pc, #68]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d0f0      	beq.n	8005772 <HAL_RCC_OscConfig+0x416>
 8005790:	e054      	b.n	800583c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005792:	4b10      	ldr	r3, [pc, #64]	@ (80057d4 <HAL_RCC_OscConfig+0x478>)
 8005794:	2200      	movs	r2, #0
 8005796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005798:	f7fc f980 	bl	8001a9c <HAL_GetTick>
 800579c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800579e:	e008      	b.n	80057b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a0:	f7fc f97c 	bl	8001a9c <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d901      	bls.n	80057b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057ae:	2303      	movs	r3, #3
 80057b0:	e045      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057b2:	4b06      	ldr	r3, [pc, #24]	@ (80057cc <HAL_RCC_OscConfig+0x470>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1f0      	bne.n	80057a0 <HAL_RCC_OscConfig+0x444>
 80057be:	e03d      	b.n	800583c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d107      	bne.n	80057d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e038      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
 80057cc:	40023800 	.word	0x40023800
 80057d0:	40007000 	.word	0x40007000
 80057d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80057d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005848 <HAL_RCC_OscConfig+0x4ec>)
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d028      	beq.n	8005838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d121      	bne.n	8005838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057fe:	429a      	cmp	r2, r3
 8005800:	d11a      	bne.n	8005838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005808:	4013      	ands	r3, r2
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800580e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005810:	4293      	cmp	r3, r2
 8005812:	d111      	bne.n	8005838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581e:	085b      	lsrs	r3, r3, #1
 8005820:	3b01      	subs	r3, #1
 8005822:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005824:	429a      	cmp	r2, r3
 8005826:	d107      	bne.n	8005838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005832:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005834:	429a      	cmp	r2, r3
 8005836:	d001      	beq.n	800583c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e000      	b.n	800583e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	40023800 	.word	0x40023800

0800584c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d101      	bne.n	8005860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e0cc      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005860:	4b68      	ldr	r3, [pc, #416]	@ (8005a04 <HAL_RCC_ClockConfig+0x1b8>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d90c      	bls.n	8005888 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800586e:	4b65      	ldr	r3, [pc, #404]	@ (8005a04 <HAL_RCC_ClockConfig+0x1b8>)
 8005870:	683a      	ldr	r2, [r7, #0]
 8005872:	b2d2      	uxtb	r2, r2
 8005874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005876:	4b63      	ldr	r3, [pc, #396]	@ (8005a04 <HAL_RCC_ClockConfig+0x1b8>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d001      	beq.n	8005888 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e0b8      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d020      	beq.n	80058d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0304 	and.w	r3, r3, #4
 800589c:	2b00      	cmp	r3, #0
 800589e:	d005      	beq.n	80058ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058a0:	4b59      	ldr	r3, [pc, #356]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	4a58      	ldr	r2, [pc, #352]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80058a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80058aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0308 	and.w	r3, r3, #8
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d005      	beq.n	80058c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058b8:	4b53      	ldr	r3, [pc, #332]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	4a52      	ldr	r2, [pc, #328]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80058be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80058c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058c4:	4b50      	ldr	r3, [pc, #320]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	494d      	ldr	r1, [pc, #308]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d044      	beq.n	800596c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d107      	bne.n	80058fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058ea:	4b47      	ldr	r3, [pc, #284]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d119      	bne.n	800592a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e07f      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d003      	beq.n	800590a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005906:	2b03      	cmp	r3, #3
 8005908:	d107      	bne.n	800591a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800590a:	4b3f      	ldr	r3, [pc, #252]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d109      	bne.n	800592a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e06f      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800591a:	4b3b      	ldr	r3, [pc, #236]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0302 	and.w	r3, r3, #2
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e067      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800592a:	4b37      	ldr	r3, [pc, #220]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f023 0203 	bic.w	r2, r3, #3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	4934      	ldr	r1, [pc, #208]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 8005938:	4313      	orrs	r3, r2
 800593a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800593c:	f7fc f8ae 	bl	8001a9c <HAL_GetTick>
 8005940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005942:	e00a      	b.n	800595a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005944:	f7fc f8aa 	bl	8001a9c <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005952:	4293      	cmp	r3, r2
 8005954:	d901      	bls.n	800595a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e04f      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800595a:	4b2b      	ldr	r3, [pc, #172]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	f003 020c 	and.w	r2, r3, #12
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	429a      	cmp	r2, r3
 800596a:	d1eb      	bne.n	8005944 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800596c:	4b25      	ldr	r3, [pc, #148]	@ (8005a04 <HAL_RCC_ClockConfig+0x1b8>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	683a      	ldr	r2, [r7, #0]
 8005976:	429a      	cmp	r2, r3
 8005978:	d20c      	bcs.n	8005994 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800597a:	4b22      	ldr	r3, [pc, #136]	@ (8005a04 <HAL_RCC_ClockConfig+0x1b8>)
 800597c:	683a      	ldr	r2, [r7, #0]
 800597e:	b2d2      	uxtb	r2, r2
 8005980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005982:	4b20      	ldr	r3, [pc, #128]	@ (8005a04 <HAL_RCC_ClockConfig+0x1b8>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0307 	and.w	r3, r3, #7
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	429a      	cmp	r2, r3
 800598e:	d001      	beq.n	8005994 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e032      	b.n	80059fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0304 	and.w	r3, r3, #4
 800599c:	2b00      	cmp	r3, #0
 800599e:	d008      	beq.n	80059b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059a0:	4b19      	ldr	r3, [pc, #100]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	4916      	ldr	r1, [pc, #88]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d009      	beq.n	80059d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059be:	4b12      	ldr	r3, [pc, #72]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	00db      	lsls	r3, r3, #3
 80059cc:	490e      	ldr	r1, [pc, #56]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80059d2:	f000 f821 	bl	8005a18 <HAL_RCC_GetSysClockFreq>
 80059d6:	4602      	mov	r2, r0
 80059d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005a08 <HAL_RCC_ClockConfig+0x1bc>)
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	091b      	lsrs	r3, r3, #4
 80059de:	f003 030f 	and.w	r3, r3, #15
 80059e2:	490a      	ldr	r1, [pc, #40]	@ (8005a0c <HAL_RCC_ClockConfig+0x1c0>)
 80059e4:	5ccb      	ldrb	r3, [r1, r3]
 80059e6:	fa22 f303 	lsr.w	r3, r2, r3
 80059ea:	4a09      	ldr	r2, [pc, #36]	@ (8005a10 <HAL_RCC_ClockConfig+0x1c4>)
 80059ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80059ee:	4b09      	ldr	r3, [pc, #36]	@ (8005a14 <HAL_RCC_ClockConfig+0x1c8>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7fc f80e 	bl	8001a14 <HAL_InitTick>

  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40023c00 	.word	0x40023c00
 8005a08:	40023800 	.word	0x40023800
 8005a0c:	0800b680 	.word	0x0800b680
 8005a10:	20000004 	.word	0x20000004
 8005a14:	20000008 	.word	0x20000008

08005a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a1c:	b090      	sub	sp, #64	@ 0x40
 8005a1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005a24:	2300      	movs	r3, #0
 8005a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a30:	4b59      	ldr	r3, [pc, #356]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 030c 	and.w	r3, r3, #12
 8005a38:	2b08      	cmp	r3, #8
 8005a3a:	d00d      	beq.n	8005a58 <HAL_RCC_GetSysClockFreq+0x40>
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	f200 80a1 	bhi.w	8005b84 <HAL_RCC_GetSysClockFreq+0x16c>
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <HAL_RCC_GetSysClockFreq+0x34>
 8005a46:	2b04      	cmp	r3, #4
 8005a48:	d003      	beq.n	8005a52 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a4a:	e09b      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a4c:	4b53      	ldr	r3, [pc, #332]	@ (8005b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8005a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a50:	e09b      	b.n	8005b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a52:	4b53      	ldr	r3, [pc, #332]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a56:	e098      	b.n	8005b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a58:	4b4f      	ldr	r3, [pc, #316]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a60:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a62:	4b4d      	ldr	r3, [pc, #308]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d028      	beq.n	8005ac0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a6e:	4b4a      	ldr	r3, [pc, #296]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	099b      	lsrs	r3, r3, #6
 8005a74:	2200      	movs	r2, #0
 8005a76:	623b      	str	r3, [r7, #32]
 8005a78:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a7a:	6a3b      	ldr	r3, [r7, #32]
 8005a7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a80:	2100      	movs	r1, #0
 8005a82:	4b47      	ldr	r3, [pc, #284]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a84:	fb03 f201 	mul.w	r2, r3, r1
 8005a88:	2300      	movs	r3, #0
 8005a8a:	fb00 f303 	mul.w	r3, r0, r3
 8005a8e:	4413      	add	r3, r2
 8005a90:	4a43      	ldr	r2, [pc, #268]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a92:	fba0 1202 	umull	r1, r2, r0, r2
 8005a96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a98:	460a      	mov	r2, r1
 8005a9a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005a9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a9e:	4413      	add	r3, r2
 8005aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	61bb      	str	r3, [r7, #24]
 8005aa8:	61fa      	str	r2, [r7, #28]
 8005aaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005aae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005ab2:	f7fa fbe5 	bl	8000280 <__aeabi_uldivmod>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	460b      	mov	r3, r1
 8005aba:	4613      	mov	r3, r2
 8005abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005abe:	e053      	b.n	8005b68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ac0:	4b35      	ldr	r3, [pc, #212]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	099b      	lsrs	r3, r3, #6
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	613b      	str	r3, [r7, #16]
 8005aca:	617a      	str	r2, [r7, #20]
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005ad2:	f04f 0b00 	mov.w	fp, #0
 8005ad6:	4652      	mov	r2, sl
 8005ad8:	465b      	mov	r3, fp
 8005ada:	f04f 0000 	mov.w	r0, #0
 8005ade:	f04f 0100 	mov.w	r1, #0
 8005ae2:	0159      	lsls	r1, r3, #5
 8005ae4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ae8:	0150      	lsls	r0, r2, #5
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	ebb2 080a 	subs.w	r8, r2, sl
 8005af2:	eb63 090b 	sbc.w	r9, r3, fp
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005b02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005b06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005b0a:	ebb2 0408 	subs.w	r4, r2, r8
 8005b0e:	eb63 0509 	sbc.w	r5, r3, r9
 8005b12:	f04f 0200 	mov.w	r2, #0
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	00eb      	lsls	r3, r5, #3
 8005b1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b20:	00e2      	lsls	r2, r4, #3
 8005b22:	4614      	mov	r4, r2
 8005b24:	461d      	mov	r5, r3
 8005b26:	eb14 030a 	adds.w	r3, r4, sl
 8005b2a:	603b      	str	r3, [r7, #0]
 8005b2c:	eb45 030b 	adc.w	r3, r5, fp
 8005b30:	607b      	str	r3, [r7, #4]
 8005b32:	f04f 0200 	mov.w	r2, #0
 8005b36:	f04f 0300 	mov.w	r3, #0
 8005b3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b3e:	4629      	mov	r1, r5
 8005b40:	028b      	lsls	r3, r1, #10
 8005b42:	4621      	mov	r1, r4
 8005b44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b48:	4621      	mov	r1, r4
 8005b4a:	028a      	lsls	r2, r1, #10
 8005b4c:	4610      	mov	r0, r2
 8005b4e:	4619      	mov	r1, r3
 8005b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b52:	2200      	movs	r2, #0
 8005b54:	60bb      	str	r3, [r7, #8]
 8005b56:	60fa      	str	r2, [r7, #12]
 8005b58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b5c:	f7fa fb90 	bl	8000280 <__aeabi_uldivmod>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4613      	mov	r3, r2
 8005b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b68:	4b0b      	ldr	r3, [pc, #44]	@ (8005b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	0c1b      	lsrs	r3, r3, #16
 8005b6e:	f003 0303 	and.w	r3, r3, #3
 8005b72:	3301      	adds	r3, #1
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005b78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b82:	e002      	b.n	8005b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b84:	4b05      	ldr	r3, [pc, #20]	@ (8005b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8005b86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3740      	adds	r7, #64	@ 0x40
 8005b90:	46bd      	mov	sp, r7
 8005b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b96:	bf00      	nop
 8005b98:	40023800 	.word	0x40023800
 8005b9c:	00f42400 	.word	0x00f42400
 8005ba0:	017d7840 	.word	0x017d7840

08005ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ba8:	4b03      	ldr	r3, [pc, #12]	@ (8005bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005baa:	681b      	ldr	r3, [r3, #0]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
 8005bb6:	bf00      	nop
 8005bb8:	20000004 	.word	0x20000004

08005bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bc0:	f7ff fff0 	bl	8005ba4 <HAL_RCC_GetHCLKFreq>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	4b05      	ldr	r3, [pc, #20]	@ (8005bdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	0a9b      	lsrs	r3, r3, #10
 8005bcc:	f003 0307 	and.w	r3, r3, #7
 8005bd0:	4903      	ldr	r1, [pc, #12]	@ (8005be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bd2:	5ccb      	ldrb	r3, [r1, r3]
 8005bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	bd80      	pop	{r7, pc}
 8005bdc:	40023800 	.word	0x40023800
 8005be0:	0800b690 	.word	0x0800b690

08005be4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b082      	sub	sp, #8
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e041      	b.n	8005c7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d106      	bne.n	8005c10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f7fb fd82 	bl	8001714 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2202      	movs	r2, #2
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	3304      	adds	r3, #4
 8005c20:	4619      	mov	r1, r3
 8005c22:	4610      	mov	r0, r2
 8005c24:	f000 fc3c 	bl	80064a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c78:	2300      	movs	r3, #0
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3708      	adds	r7, #8
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}
	...

08005c84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d001      	beq.n	8005c9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e044      	b.n	8005d26 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68da      	ldr	r2, [r3, #12]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a1e      	ldr	r2, [pc, #120]	@ (8005d34 <HAL_TIM_Base_Start_IT+0xb0>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d018      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc6:	d013      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1a      	ldr	r2, [pc, #104]	@ (8005d38 <HAL_TIM_Base_Start_IT+0xb4>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d00e      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a19      	ldr	r2, [pc, #100]	@ (8005d3c <HAL_TIM_Base_Start_IT+0xb8>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d009      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a17      	ldr	r2, [pc, #92]	@ (8005d40 <HAL_TIM_Base_Start_IT+0xbc>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d004      	beq.n	8005cf0 <HAL_TIM_Base_Start_IT+0x6c>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a16      	ldr	r2, [pc, #88]	@ (8005d44 <HAL_TIM_Base_Start_IT+0xc0>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d111      	bne.n	8005d14 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2b06      	cmp	r3, #6
 8005d00:	d010      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f042 0201 	orr.w	r2, r2, #1
 8005d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d12:	e007      	b.n	8005d24 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40000400 	.word	0x40000400
 8005d3c:	40000800 	.word	0x40000800
 8005d40:	40000c00 	.word	0x40000c00
 8005d44:	40014000 	.word	0x40014000

08005d48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b082      	sub	sp, #8
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e041      	b.n	8005dde <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d106      	bne.n	8005d74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 f839 	bl	8005de6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	3304      	adds	r3, #4
 8005d84:	4619      	mov	r1, r3
 8005d86:	4610      	mov	r0, r2
 8005d88:	f000 fb8a 	bl	80064a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b083      	sub	sp, #12
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005dee:	bf00      	nop
 8005df0:	370c      	adds	r7, #12
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
	...

08005dfc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d109      	bne.n	8005e20 <HAL_TIM_PWM_Start+0x24>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	bf14      	ite	ne
 8005e18:	2301      	movne	r3, #1
 8005e1a:	2300      	moveq	r3, #0
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	e022      	b.n	8005e66 <HAL_TIM_PWM_Start+0x6a>
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	2b04      	cmp	r3, #4
 8005e24:	d109      	bne.n	8005e3a <HAL_TIM_PWM_Start+0x3e>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	bf14      	ite	ne
 8005e32:	2301      	movne	r3, #1
 8005e34:	2300      	moveq	r3, #0
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	e015      	b.n	8005e66 <HAL_TIM_PWM_Start+0x6a>
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d109      	bne.n	8005e54 <HAL_TIM_PWM_Start+0x58>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	bf14      	ite	ne
 8005e4c:	2301      	movne	r3, #1
 8005e4e:	2300      	moveq	r3, #0
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	e008      	b.n	8005e66 <HAL_TIM_PWM_Start+0x6a>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	bf14      	ite	ne
 8005e60:	2301      	movne	r3, #1
 8005e62:	2300      	moveq	r3, #0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d001      	beq.n	8005e6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e068      	b.n	8005f40 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d104      	bne.n	8005e7e <HAL_TIM_PWM_Start+0x82>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e7c:	e013      	b.n	8005ea6 <HAL_TIM_PWM_Start+0xaa>
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	2b04      	cmp	r3, #4
 8005e82:	d104      	bne.n	8005e8e <HAL_TIM_PWM_Start+0x92>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e8c:	e00b      	b.n	8005ea6 <HAL_TIM_PWM_Start+0xaa>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b08      	cmp	r3, #8
 8005e92:	d104      	bne.n	8005e9e <HAL_TIM_PWM_Start+0xa2>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e9c:	e003      	b.n	8005ea6 <HAL_TIM_PWM_Start+0xaa>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	6839      	ldr	r1, [r7, #0]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f000 fda2 	bl	80069f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a23      	ldr	r2, [pc, #140]	@ (8005f48 <HAL_TIM_PWM_Start+0x14c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d107      	bne.n	8005ece <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ecc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a1d      	ldr	r2, [pc, #116]	@ (8005f48 <HAL_TIM_PWM_Start+0x14c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d018      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x10e>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee0:	d013      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x10e>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a19      	ldr	r2, [pc, #100]	@ (8005f4c <HAL_TIM_PWM_Start+0x150>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00e      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x10e>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a17      	ldr	r2, [pc, #92]	@ (8005f50 <HAL_TIM_PWM_Start+0x154>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d009      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x10e>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a16      	ldr	r2, [pc, #88]	@ (8005f54 <HAL_TIM_PWM_Start+0x158>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d004      	beq.n	8005f0a <HAL_TIM_PWM_Start+0x10e>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a14      	ldr	r2, [pc, #80]	@ (8005f58 <HAL_TIM_PWM_Start+0x15c>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d111      	bne.n	8005f2e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f003 0307 	and.w	r3, r3, #7
 8005f14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b06      	cmp	r3, #6
 8005f1a:	d010      	beq.n	8005f3e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f042 0201 	orr.w	r2, r2, #1
 8005f2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f2c:	e007      	b.n	8005f3e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f042 0201 	orr.w	r2, r2, #1
 8005f3c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	40010000 	.word	0x40010000
 8005f4c:	40000400 	.word	0x40000400
 8005f50:	40000800 	.word	0x40000800
 8005f54:	40000c00 	.word	0x40000c00
 8005f58:	40014000 	.word	0x40014000

08005f5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f003 0302 	and.w	r3, r3, #2
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d020      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f003 0302 	and.w	r3, r3, #2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d01b      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f06f 0202 	mvn.w	r2, #2
 8005f90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2201      	movs	r2, #1
 8005f96:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	f003 0303 	and.w	r3, r3, #3
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fa5b 	bl	8006462 <HAL_TIM_IC_CaptureCallback>
 8005fac:	e005      	b.n	8005fba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 fa4d 	bl	800644e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 fa5e 	bl	8006476 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	f003 0304 	and.w	r3, r3, #4
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d020      	beq.n	800600c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d01b      	beq.n	800600c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f06f 0204 	mvn.w	r2, #4
 8005fdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2202      	movs	r2, #2
 8005fe2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	699b      	ldr	r3, [r3, #24]
 8005fea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d003      	beq.n	8005ffa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 fa35 	bl	8006462 <HAL_TIM_IC_CaptureCallback>
 8005ff8:	e005      	b.n	8006006 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 fa27 	bl	800644e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 fa38 	bl	8006476 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	f003 0308 	and.w	r3, r3, #8
 8006012:	2b00      	cmp	r3, #0
 8006014:	d020      	beq.n	8006058 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f003 0308 	and.w	r3, r3, #8
 800601c:	2b00      	cmp	r3, #0
 800601e:	d01b      	beq.n	8006058 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f06f 0208 	mvn.w	r2, #8
 8006028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2204      	movs	r2, #4
 800602e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	f003 0303 	and.w	r3, r3, #3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d003      	beq.n	8006046 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 fa0f 	bl	8006462 <HAL_TIM_IC_CaptureCallback>
 8006044:	e005      	b.n	8006052 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 fa01 	bl	800644e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f000 fa12 	bl	8006476 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	f003 0310 	and.w	r3, r3, #16
 800605e:	2b00      	cmp	r3, #0
 8006060:	d020      	beq.n	80060a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f003 0310 	and.w	r3, r3, #16
 8006068:	2b00      	cmp	r3, #0
 800606a:	d01b      	beq.n	80060a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f06f 0210 	mvn.w	r2, #16
 8006074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2208      	movs	r2, #8
 800607a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f9e9 	bl	8006462 <HAL_TIM_IC_CaptureCallback>
 8006090:	e005      	b.n	800609e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f9db 	bl	800644e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f000 f9ec 	bl	8006476 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d00c      	beq.n	80060c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f003 0301 	and.w	r3, r3, #1
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d007      	beq.n	80060c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f06f 0201 	mvn.w	r2, #1
 80060c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7fa fd1e 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00c      	beq.n	80060ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d007      	beq.n	80060ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80060e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 fd24 	bl	8006b34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00c      	beq.n	8006110 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d007      	beq.n	8006110 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f9bd 	bl	800648a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	f003 0320 	and.w	r3, r3, #32
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00c      	beq.n	8006134 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b00      	cmp	r3, #0
 8006122:	d007      	beq.n	8006134 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f06f 0220 	mvn.w	r2, #32
 800612c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fcf6 	bl	8006b20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006134:	bf00      	nop
 8006136:	3710      	adds	r7, #16
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006148:	2300      	movs	r3, #0
 800614a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006152:	2b01      	cmp	r3, #1
 8006154:	d101      	bne.n	800615a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006156:	2302      	movs	r3, #2
 8006158:	e0ae      	b.n	80062b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2201      	movs	r2, #1
 800615e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b0c      	cmp	r3, #12
 8006166:	f200 809f 	bhi.w	80062a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800616a:	a201      	add	r2, pc, #4	@ (adr r2, 8006170 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800616c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006170:	080061a5 	.word	0x080061a5
 8006174:	080062a9 	.word	0x080062a9
 8006178:	080062a9 	.word	0x080062a9
 800617c:	080062a9 	.word	0x080062a9
 8006180:	080061e5 	.word	0x080061e5
 8006184:	080062a9 	.word	0x080062a9
 8006188:	080062a9 	.word	0x080062a9
 800618c:	080062a9 	.word	0x080062a9
 8006190:	08006227 	.word	0x08006227
 8006194:	080062a9 	.word	0x080062a9
 8006198:	080062a9 	.word	0x080062a9
 800619c:	080062a9 	.word	0x080062a9
 80061a0:	08006267 	.word	0x08006267
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 f9fe 	bl	80065ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	699a      	ldr	r2, [r3, #24]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0208 	orr.w	r2, r2, #8
 80061be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	699a      	ldr	r2, [r3, #24]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f022 0204 	bic.w	r2, r2, #4
 80061ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6999      	ldr	r1, [r3, #24]
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	691a      	ldr	r2, [r3, #16]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	430a      	orrs	r2, r1
 80061e0:	619a      	str	r2, [r3, #24]
      break;
 80061e2:	e064      	b.n	80062ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68b9      	ldr	r1, [r7, #8]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f000 fa44 	bl	8006678 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699a      	ldr	r2, [r3, #24]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	699a      	ldr	r2, [r3, #24]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800620e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6999      	ldr	r1, [r3, #24]
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	021a      	lsls	r2, r3, #8
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	430a      	orrs	r2, r1
 8006222:	619a      	str	r2, [r3, #24]
      break;
 8006224:	e043      	b.n	80062ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fa8f 	bl	8006750 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69da      	ldr	r2, [r3, #28]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f042 0208 	orr.w	r2, r2, #8
 8006240:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69da      	ldr	r2, [r3, #28]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f022 0204 	bic.w	r2, r2, #4
 8006250:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69d9      	ldr	r1, [r3, #28]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	61da      	str	r2, [r3, #28]
      break;
 8006264:	e023      	b.n	80062ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68b9      	ldr	r1, [r7, #8]
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fad9 	bl	8006824 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	69da      	ldr	r2, [r3, #28]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	69da      	ldr	r2, [r3, #28]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69d9      	ldr	r1, [r3, #28]
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	021a      	lsls	r2, r3, #8
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	430a      	orrs	r2, r1
 80062a4:	61da      	str	r2, [r3, #28]
      break;
 80062a6:	e002      	b.n	80062ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	75fb      	strb	r3, [r7, #23]
      break;
 80062ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3718      	adds	r7, #24
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b084      	sub	sp, #16
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062ca:	2300      	movs	r3, #0
 80062cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d101      	bne.n	80062dc <HAL_TIM_ConfigClockSource+0x1c>
 80062d8:	2302      	movs	r3, #2
 80062da:	e0b4      	b.n	8006446 <HAL_TIM_ConfigClockSource+0x186>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2202      	movs	r2, #2
 80062e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006302:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68ba      	ldr	r2, [r7, #8]
 800630a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006314:	d03e      	beq.n	8006394 <HAL_TIM_ConfigClockSource+0xd4>
 8006316:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800631a:	f200 8087 	bhi.w	800642c <HAL_TIM_ConfigClockSource+0x16c>
 800631e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006322:	f000 8086 	beq.w	8006432 <HAL_TIM_ConfigClockSource+0x172>
 8006326:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800632a:	d87f      	bhi.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
 800632c:	2b70      	cmp	r3, #112	@ 0x70
 800632e:	d01a      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0xa6>
 8006330:	2b70      	cmp	r3, #112	@ 0x70
 8006332:	d87b      	bhi.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
 8006334:	2b60      	cmp	r3, #96	@ 0x60
 8006336:	d050      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x11a>
 8006338:	2b60      	cmp	r3, #96	@ 0x60
 800633a:	d877      	bhi.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
 800633c:	2b50      	cmp	r3, #80	@ 0x50
 800633e:	d03c      	beq.n	80063ba <HAL_TIM_ConfigClockSource+0xfa>
 8006340:	2b50      	cmp	r3, #80	@ 0x50
 8006342:	d873      	bhi.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
 8006344:	2b40      	cmp	r3, #64	@ 0x40
 8006346:	d058      	beq.n	80063fa <HAL_TIM_ConfigClockSource+0x13a>
 8006348:	2b40      	cmp	r3, #64	@ 0x40
 800634a:	d86f      	bhi.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
 800634c:	2b30      	cmp	r3, #48	@ 0x30
 800634e:	d064      	beq.n	800641a <HAL_TIM_ConfigClockSource+0x15a>
 8006350:	2b30      	cmp	r3, #48	@ 0x30
 8006352:	d86b      	bhi.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
 8006354:	2b20      	cmp	r3, #32
 8006356:	d060      	beq.n	800641a <HAL_TIM_ConfigClockSource+0x15a>
 8006358:	2b20      	cmp	r3, #32
 800635a:	d867      	bhi.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
 800635c:	2b00      	cmp	r3, #0
 800635e:	d05c      	beq.n	800641a <HAL_TIM_ConfigClockSource+0x15a>
 8006360:	2b10      	cmp	r3, #16
 8006362:	d05a      	beq.n	800641a <HAL_TIM_ConfigClockSource+0x15a>
 8006364:	e062      	b.n	800642c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006376:	f000 fb1f 	bl	80069b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006388:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	609a      	str	r2, [r3, #8]
      break;
 8006392:	e04f      	b.n	8006434 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063a4:	f000 fb08 	bl	80069b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689a      	ldr	r2, [r3, #8]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063b6:	609a      	str	r2, [r3, #8]
      break;
 80063b8:	e03c      	b.n	8006434 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063c6:	461a      	mov	r2, r3
 80063c8:	f000 fa7c 	bl	80068c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2150      	movs	r1, #80	@ 0x50
 80063d2:	4618      	mov	r0, r3
 80063d4:	f000 fad5 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 80063d8:	e02c      	b.n	8006434 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063e6:	461a      	mov	r2, r3
 80063e8:	f000 fa9b 	bl	8006922 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2160      	movs	r1, #96	@ 0x60
 80063f2:	4618      	mov	r0, r3
 80063f4:	f000 fac5 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 80063f8:	e01c      	b.n	8006434 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006406:	461a      	mov	r2, r3
 8006408:	f000 fa5c 	bl	80068c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2140      	movs	r1, #64	@ 0x40
 8006412:	4618      	mov	r0, r3
 8006414:	f000 fab5 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 8006418:	e00c      	b.n	8006434 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4619      	mov	r1, r3
 8006424:	4610      	mov	r0, r2
 8006426:	f000 faac 	bl	8006982 <TIM_ITRx_SetConfig>
      break;
 800642a:	e003      	b.n	8006434 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	73fb      	strb	r3, [r7, #15]
      break;
 8006430:	e000      	b.n	8006434 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006432:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006444:	7bfb      	ldrb	r3, [r7, #15]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800644e:	b480      	push	{r7}
 8006450:	b083      	sub	sp, #12
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006456:	bf00      	nop
 8006458:	370c      	adds	r7, #12
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr

08006462 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006462:	b480      	push	{r7}
 8006464:	b083      	sub	sp, #12
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800646a:	bf00      	nop
 800646c:	370c      	adds	r7, #12
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr

08006476 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006476:	b480      	push	{r7}
 8006478:	b083      	sub	sp, #12
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800647e:	bf00      	nop
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800648a:	b480      	push	{r7}
 800648c:	b083      	sub	sp, #12
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006492:	bf00      	nop
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
	...

080064a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a37      	ldr	r2, [pc, #220]	@ (8006590 <TIM_Base_SetConfig+0xf0>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d00f      	beq.n	80064d8 <TIM_Base_SetConfig+0x38>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064be:	d00b      	beq.n	80064d8 <TIM_Base_SetConfig+0x38>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	4a34      	ldr	r2, [pc, #208]	@ (8006594 <TIM_Base_SetConfig+0xf4>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d007      	beq.n	80064d8 <TIM_Base_SetConfig+0x38>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a33      	ldr	r2, [pc, #204]	@ (8006598 <TIM_Base_SetConfig+0xf8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d003      	beq.n	80064d8 <TIM_Base_SetConfig+0x38>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a32      	ldr	r2, [pc, #200]	@ (800659c <TIM_Base_SetConfig+0xfc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d108      	bne.n	80064ea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a28      	ldr	r2, [pc, #160]	@ (8006590 <TIM_Base_SetConfig+0xf0>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d01b      	beq.n	800652a <TIM_Base_SetConfig+0x8a>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064f8:	d017      	beq.n	800652a <TIM_Base_SetConfig+0x8a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a25      	ldr	r2, [pc, #148]	@ (8006594 <TIM_Base_SetConfig+0xf4>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d013      	beq.n	800652a <TIM_Base_SetConfig+0x8a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a24      	ldr	r2, [pc, #144]	@ (8006598 <TIM_Base_SetConfig+0xf8>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d00f      	beq.n	800652a <TIM_Base_SetConfig+0x8a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a23      	ldr	r2, [pc, #140]	@ (800659c <TIM_Base_SetConfig+0xfc>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00b      	beq.n	800652a <TIM_Base_SetConfig+0x8a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a22      	ldr	r2, [pc, #136]	@ (80065a0 <TIM_Base_SetConfig+0x100>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d007      	beq.n	800652a <TIM_Base_SetConfig+0x8a>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a21      	ldr	r2, [pc, #132]	@ (80065a4 <TIM_Base_SetConfig+0x104>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d003      	beq.n	800652a <TIM_Base_SetConfig+0x8a>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a20      	ldr	r2, [pc, #128]	@ (80065a8 <TIM_Base_SetConfig+0x108>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d108      	bne.n	800653c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4313      	orrs	r3, r2
 800653a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	4313      	orrs	r3, r2
 8006548:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	689a      	ldr	r2, [r3, #8]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a0c      	ldr	r2, [pc, #48]	@ (8006590 <TIM_Base_SetConfig+0xf0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d103      	bne.n	800656a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	691a      	ldr	r2, [r3, #16]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f043 0204 	orr.w	r2, r3, #4
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	601a      	str	r2, [r3, #0]
}
 8006582:	bf00      	nop
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	40010000 	.word	0x40010000
 8006594:	40000400 	.word	0x40000400
 8006598:	40000800 	.word	0x40000800
 800659c:	40000c00 	.word	0x40000c00
 80065a0:	40014000 	.word	0x40014000
 80065a4:	40014400 	.word	0x40014400
 80065a8:	40014800 	.word	0x40014800

080065ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b087      	sub	sp, #28
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a1b      	ldr	r3, [r3, #32]
 80065ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6a1b      	ldr	r3, [r3, #32]
 80065c0:	f023 0201 	bic.w	r2, r3, #1
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	699b      	ldr	r3, [r3, #24]
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f023 0303 	bic.w	r3, r3, #3
 80065e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f023 0302 	bic.w	r3, r3, #2
 80065f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a1c      	ldr	r2, [pc, #112]	@ (8006674 <TIM_OC1_SetConfig+0xc8>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d10c      	bne.n	8006622 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	f023 0308 	bic.w	r3, r3, #8
 800660e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	697a      	ldr	r2, [r7, #20]
 8006616:	4313      	orrs	r3, r2
 8006618:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f023 0304 	bic.w	r3, r3, #4
 8006620:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a13      	ldr	r2, [pc, #76]	@ (8006674 <TIM_OC1_SetConfig+0xc8>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d111      	bne.n	800664e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	4313      	orrs	r3, r2
 8006642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4313      	orrs	r3, r2
 800664c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	621a      	str	r2, [r3, #32]
}
 8006668:	bf00      	nop
 800666a:	371c      	adds	r7, #28
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	40010000 	.word	0x40010000

08006678 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006678:	b480      	push	{r7}
 800667a:	b087      	sub	sp, #28
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a1b      	ldr	r3, [r3, #32]
 8006686:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	f023 0210 	bic.w	r2, r3, #16
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	021b      	lsls	r3, r3, #8
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	f023 0320 	bic.w	r3, r3, #32
 80066c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	011b      	lsls	r3, r3, #4
 80066ca:	697a      	ldr	r2, [r7, #20]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a1e      	ldr	r2, [pc, #120]	@ (800674c <TIM_OC2_SetConfig+0xd4>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d10d      	bne.n	80066f4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	011b      	lsls	r3, r3, #4
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a15      	ldr	r2, [pc, #84]	@ (800674c <TIM_OC2_SetConfig+0xd4>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d113      	bne.n	8006724 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006702:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006704:	693b      	ldr	r3, [r7, #16]
 8006706:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800670a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	695b      	ldr	r3, [r3, #20]
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4313      	orrs	r3, r2
 8006716:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	4313      	orrs	r3, r2
 8006722:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	621a      	str	r2, [r3, #32]
}
 800673e:	bf00      	nop
 8006740:	371c      	adds	r7, #28
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	40010000 	.word	0x40010000

08006750 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
 8006758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a1b      	ldr	r3, [r3, #32]
 800675e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	69db      	ldr	r3, [r3, #28]
 8006776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800677e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f023 0303 	bic.w	r3, r3, #3
 8006786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	4313      	orrs	r3, r2
 8006790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	021b      	lsls	r3, r3, #8
 80067a0:	697a      	ldr	r2, [r7, #20]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006820 <TIM_OC3_SetConfig+0xd0>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d10d      	bne.n	80067ca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	021b      	lsls	r3, r3, #8
 80067bc:	697a      	ldr	r2, [r7, #20]
 80067be:	4313      	orrs	r3, r2
 80067c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a14      	ldr	r2, [pc, #80]	@ (8006820 <TIM_OC3_SetConfig+0xd0>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d113      	bne.n	80067fa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	695b      	ldr	r3, [r3, #20]
 80067e6:	011b      	lsls	r3, r3, #4
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	011b      	lsls	r3, r3, #4
 80067f4:	693a      	ldr	r2, [r7, #16]
 80067f6:	4313      	orrs	r3, r2
 80067f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	685a      	ldr	r2, [r3, #4]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	621a      	str	r2, [r3, #32]
}
 8006814:	bf00      	nop
 8006816:	371c      	adds	r7, #28
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr
 8006820:	40010000 	.word	0x40010000

08006824 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006824:	b480      	push	{r7}
 8006826:	b087      	sub	sp, #28
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800685a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	021b      	lsls	r3, r3, #8
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	4313      	orrs	r3, r2
 8006866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800686e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	031b      	lsls	r3, r3, #12
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	4313      	orrs	r3, r2
 800687a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a10      	ldr	r2, [pc, #64]	@ (80068c0 <TIM_OC4_SetConfig+0x9c>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d109      	bne.n	8006898 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800688a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	695b      	ldr	r3, [r3, #20]
 8006890:	019b      	lsls	r3, r3, #6
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	4313      	orrs	r3, r2
 8006896:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	693a      	ldr	r2, [r7, #16]
 80068b0:	621a      	str	r2, [r3, #32]
}
 80068b2:	bf00      	nop
 80068b4:	371c      	adds	r7, #28
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	40010000 	.word	0x40010000

080068c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
 80068da:	f023 0201 	bic.w	r2, r3, #1
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	011b      	lsls	r3, r3, #4
 80068f4:	693a      	ldr	r2, [r7, #16]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	f023 030a 	bic.w	r3, r3, #10
 8006900:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	4313      	orrs	r3, r2
 8006908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	697a      	ldr	r2, [r7, #20]
 8006914:	621a      	str	r2, [r3, #32]
}
 8006916:	bf00      	nop
 8006918:	371c      	adds	r7, #28
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006922:	b480      	push	{r7}
 8006924:	b087      	sub	sp, #28
 8006926:	af00      	add	r7, sp, #0
 8006928:	60f8      	str	r0, [r7, #12]
 800692a:	60b9      	str	r1, [r7, #8]
 800692c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6a1b      	ldr	r3, [r3, #32]
 8006938:	f023 0210 	bic.w	r2, r3, #16
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800694c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	031b      	lsls	r3, r3, #12
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800695e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	011b      	lsls	r3, r3, #4
 8006964:	697a      	ldr	r2, [r7, #20]
 8006966:	4313      	orrs	r3, r2
 8006968:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	621a      	str	r2, [r3, #32]
}
 8006976:	bf00      	nop
 8006978:	371c      	adds	r7, #28
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr

08006982 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006982:	b480      	push	{r7}
 8006984:	b085      	sub	sp, #20
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
 800698a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006998:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	4313      	orrs	r3, r2
 80069a0:	f043 0307 	orr.w	r3, r3, #7
 80069a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	609a      	str	r2, [r3, #8]
}
 80069ac:	bf00      	nop
 80069ae:	3714      	adds	r7, #20
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b087      	sub	sp, #28
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	021a      	lsls	r2, r3, #8
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	431a      	orrs	r2, r3
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	4313      	orrs	r3, r2
 80069e0:	697a      	ldr	r2, [r7, #20]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	697a      	ldr	r2, [r7, #20]
 80069ea:	609a      	str	r2, [r3, #8]
}
 80069ec:	bf00      	nop
 80069ee:	371c      	adds	r7, #28
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b087      	sub	sp, #28
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	f003 031f 	and.w	r3, r3, #31
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6a1a      	ldr	r2, [r3, #32]
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	43db      	mvns	r3, r3
 8006a1a:	401a      	ands	r2, r3
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6a1a      	ldr	r2, [r3, #32]
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f003 031f 	and.w	r3, r3, #31
 8006a2a:	6879      	ldr	r1, [r7, #4]
 8006a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a30:	431a      	orrs	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	621a      	str	r2, [r3, #32]
}
 8006a36:	bf00      	nop
 8006a38:	371c      	adds	r7, #28
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
	...

08006a44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d101      	bne.n	8006a5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a58:	2302      	movs	r3, #2
 8006a5a:	e050      	b.n	8006afe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2202      	movs	r2, #2
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8006b0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d018      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aa8:	d013      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a18      	ldr	r2, [pc, #96]	@ (8006b10 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d00e      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a16      	ldr	r2, [pc, #88]	@ (8006b14 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d009      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a15      	ldr	r2, [pc, #84]	@ (8006b18 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d004      	beq.n	8006ad2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a13      	ldr	r2, [pc, #76]	@ (8006b1c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d10c      	bne.n	8006aec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ad8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3714      	adds	r7, #20
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	40010000 	.word	0x40010000
 8006b10:	40000400 	.word	0x40000400
 8006b14:	40000800 	.word	0x40000800
 8006b18:	40000c00 	.word	0x40000c00
 8006b1c:	40014000 	.word	0x40014000

08006b20 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b083      	sub	sp, #12
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr

08006b48 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b48:	b084      	sub	sp, #16
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b084      	sub	sp, #16
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
 8006b52:	f107 001c 	add.w	r0, r7, #28
 8006b56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b5a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d123      	bne.n	8006baa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b66:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006b76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d105      	bne.n	8006b9e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f001 fae8 	bl	8008174 <USB_CoreReset>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	73fb      	strb	r3, [r7, #15]
 8006ba8:	e01b      	b.n	8006be2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f001 fadc 	bl	8008174 <USB_CoreReset>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006bc0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d106      	bne.n	8006bd6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bcc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	639a      	str	r2, [r3, #56]	@ 0x38
 8006bd4:	e005      	b.n	8006be2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bda:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006be2:	7fbb      	ldrb	r3, [r7, #30]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d10b      	bne.n	8006c00 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	f043 0206 	orr.w	r2, r3, #6
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	f043 0220 	orr.w	r2, r3, #32
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3710      	adds	r7, #16
 8006c06:	46bd      	mov	sp, r7
 8006c08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c0c:	b004      	add	sp, #16
 8006c0e:	4770      	bx	lr

08006c10 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006c1e:	79fb      	ldrb	r3, [r7, #7]
 8006c20:	2b02      	cmp	r3, #2
 8006c22:	d165      	bne.n	8006cf0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	4a41      	ldr	r2, [pc, #260]	@ (8006d2c <USB_SetTurnaroundTime+0x11c>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d906      	bls.n	8006c3a <USB_SetTurnaroundTime+0x2a>
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	4a40      	ldr	r2, [pc, #256]	@ (8006d30 <USB_SetTurnaroundTime+0x120>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d202      	bcs.n	8006c3a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006c34:	230f      	movs	r3, #15
 8006c36:	617b      	str	r3, [r7, #20]
 8006c38:	e062      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	4a3c      	ldr	r2, [pc, #240]	@ (8006d30 <USB_SetTurnaroundTime+0x120>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d306      	bcc.n	8006c50 <USB_SetTurnaroundTime+0x40>
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	4a3b      	ldr	r2, [pc, #236]	@ (8006d34 <USB_SetTurnaroundTime+0x124>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d202      	bcs.n	8006c50 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006c4a:	230e      	movs	r3, #14
 8006c4c:	617b      	str	r3, [r7, #20]
 8006c4e:	e057      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	4a38      	ldr	r2, [pc, #224]	@ (8006d34 <USB_SetTurnaroundTime+0x124>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d306      	bcc.n	8006c66 <USB_SetTurnaroundTime+0x56>
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	4a37      	ldr	r2, [pc, #220]	@ (8006d38 <USB_SetTurnaroundTime+0x128>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d202      	bcs.n	8006c66 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006c60:	230d      	movs	r3, #13
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	e04c      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	4a33      	ldr	r2, [pc, #204]	@ (8006d38 <USB_SetTurnaroundTime+0x128>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d306      	bcc.n	8006c7c <USB_SetTurnaroundTime+0x6c>
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	4a32      	ldr	r2, [pc, #200]	@ (8006d3c <USB_SetTurnaroundTime+0x12c>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d802      	bhi.n	8006c7c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006c76:	230c      	movs	r3, #12
 8006c78:	617b      	str	r3, [r7, #20]
 8006c7a:	e041      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	4a2f      	ldr	r2, [pc, #188]	@ (8006d3c <USB_SetTurnaroundTime+0x12c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d906      	bls.n	8006c92 <USB_SetTurnaroundTime+0x82>
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	4a2e      	ldr	r2, [pc, #184]	@ (8006d40 <USB_SetTurnaroundTime+0x130>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d802      	bhi.n	8006c92 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006c8c:	230b      	movs	r3, #11
 8006c8e:	617b      	str	r3, [r7, #20]
 8006c90:	e036      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	4a2a      	ldr	r2, [pc, #168]	@ (8006d40 <USB_SetTurnaroundTime+0x130>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d906      	bls.n	8006ca8 <USB_SetTurnaroundTime+0x98>
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	4a29      	ldr	r2, [pc, #164]	@ (8006d44 <USB_SetTurnaroundTime+0x134>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d802      	bhi.n	8006ca8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006ca2:	230a      	movs	r3, #10
 8006ca4:	617b      	str	r3, [r7, #20]
 8006ca6:	e02b      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	4a26      	ldr	r2, [pc, #152]	@ (8006d44 <USB_SetTurnaroundTime+0x134>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d906      	bls.n	8006cbe <USB_SetTurnaroundTime+0xae>
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	4a25      	ldr	r2, [pc, #148]	@ (8006d48 <USB_SetTurnaroundTime+0x138>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d202      	bcs.n	8006cbe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006cb8:	2309      	movs	r3, #9
 8006cba:	617b      	str	r3, [r7, #20]
 8006cbc:	e020      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	4a21      	ldr	r2, [pc, #132]	@ (8006d48 <USB_SetTurnaroundTime+0x138>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d306      	bcc.n	8006cd4 <USB_SetTurnaroundTime+0xc4>
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	4a20      	ldr	r2, [pc, #128]	@ (8006d4c <USB_SetTurnaroundTime+0x13c>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d802      	bhi.n	8006cd4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006cce:	2308      	movs	r3, #8
 8006cd0:	617b      	str	r3, [r7, #20]
 8006cd2:	e015      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d4c <USB_SetTurnaroundTime+0x13c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d906      	bls.n	8006cea <USB_SetTurnaroundTime+0xda>
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	4a1c      	ldr	r2, [pc, #112]	@ (8006d50 <USB_SetTurnaroundTime+0x140>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d202      	bcs.n	8006cea <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006ce4:	2307      	movs	r3, #7
 8006ce6:	617b      	str	r3, [r7, #20]
 8006ce8:	e00a      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006cea:	2306      	movs	r3, #6
 8006cec:	617b      	str	r3, [r7, #20]
 8006cee:	e007      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006cf0:	79fb      	ldrb	r3, [r7, #7]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d102      	bne.n	8006cfc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006cf6:	2309      	movs	r3, #9
 8006cf8:	617b      	str	r3, [r7, #20]
 8006cfa:	e001      	b.n	8006d00 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006cfc:	2309      	movs	r3, #9
 8006cfe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	68db      	ldr	r3, [r3, #12]
 8006d04:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	68da      	ldr	r2, [r3, #12]
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	029b      	lsls	r3, r3, #10
 8006d14:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006d18:	431a      	orrs	r2, r3
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	371c      	adds	r7, #28
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	00d8acbf 	.word	0x00d8acbf
 8006d30:	00e4e1c0 	.word	0x00e4e1c0
 8006d34:	00f42400 	.word	0x00f42400
 8006d38:	01067380 	.word	0x01067380
 8006d3c:	011a499f 	.word	0x011a499f
 8006d40:	01312cff 	.word	0x01312cff
 8006d44:	014ca43f 	.word	0x014ca43f
 8006d48:	016e3600 	.word	0x016e3600
 8006d4c:	01a6ab1f 	.word	0x01a6ab1f
 8006d50:	01e84800 	.word	0x01e84800

08006d54 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f043 0201 	orr.w	r2, r3, #1
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	370c      	adds	r7, #12
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b083      	sub	sp, #12
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f023 0201 	bic.w	r2, r3, #1
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	370c      	adds	r7, #12
 8006d90:	46bd      	mov	sp, r7
 8006d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d96:	4770      	bx	lr

08006d98 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	460b      	mov	r3, r1
 8006da2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006da4:	2300      	movs	r3, #0
 8006da6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006db4:	78fb      	ldrb	r3, [r7, #3]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d115      	bne.n	8006de6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	68db      	ldr	r3, [r3, #12]
 8006dbe:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006dc6:	200a      	movs	r0, #10
 8006dc8:	f7fa fe74 	bl	8001ab4 <HAL_Delay>
      ms += 10U;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	330a      	adds	r3, #10
 8006dd0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f001 f93f 	bl	8008056 <USB_GetMode>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d01e      	beq.n	8006e1c <USB_SetCurrentMode+0x84>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006de2:	d9f0      	bls.n	8006dc6 <USB_SetCurrentMode+0x2e>
 8006de4:	e01a      	b.n	8006e1c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006de6:	78fb      	ldrb	r3, [r7, #3]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d115      	bne.n	8006e18 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006df8:	200a      	movs	r0, #10
 8006dfa:	f7fa fe5b 	bl	8001ab4 <HAL_Delay>
      ms += 10U;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	330a      	adds	r3, #10
 8006e02:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f001 f926 	bl	8008056 <USB_GetMode>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <USB_SetCurrentMode+0x84>
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e14:	d9f0      	bls.n	8006df8 <USB_SetCurrentMode+0x60>
 8006e16:	e001      	b.n	8006e1c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e005      	b.n	8006e28 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006e20:	d101      	bne.n	8006e26 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e000      	b.n	8006e28 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e30:	b084      	sub	sp, #16
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b086      	sub	sp, #24
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
 8006e3a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	613b      	str	r3, [r7, #16]
 8006e4e:	e009      	b.n	8006e64 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	3340      	adds	r3, #64	@ 0x40
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	4413      	add	r3, r2
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	3301      	adds	r3, #1
 8006e62:	613b      	str	r3, [r7, #16]
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	2b0e      	cmp	r3, #14
 8006e68:	d9f2      	bls.n	8006e50 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e6a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d11c      	bne.n	8006eac <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	68fa      	ldr	r2, [r7, #12]
 8006e7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e80:	f043 0302 	orr.w	r3, r3, #2
 8006e84:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e96:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	639a      	str	r2, [r3, #56]	@ 0x38
 8006eaa:	e00b      	b.n	8006ec4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006eca:	461a      	mov	r2, r3
 8006ecc:	2300      	movs	r3, #0
 8006ece:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ed0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d10d      	bne.n	8006ef4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d104      	bne.n	8006eea <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006ee0:	2100      	movs	r1, #0
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f968 	bl	80071b8 <USB_SetDevSpeed>
 8006ee8:	e008      	b.n	8006efc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006eea:	2101      	movs	r1, #1
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f963 	bl	80071b8 <USB_SetDevSpeed>
 8006ef2:	e003      	b.n	8006efc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006ef4:	2103      	movs	r1, #3
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 f95e 	bl	80071b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006efc:	2110      	movs	r1, #16
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f8fa 	bl	80070f8 <USB_FlushTxFifo>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d001      	beq.n	8006f0e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f924 	bl	800715c <USB_FlushRxFifo>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d001      	beq.n	8006f1e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f24:	461a      	mov	r2, r3
 8006f26:	2300      	movs	r3, #0
 8006f28:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f30:	461a      	mov	r2, r3
 8006f32:	2300      	movs	r3, #0
 8006f34:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	2300      	movs	r3, #0
 8006f40:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f42:	2300      	movs	r3, #0
 8006f44:	613b      	str	r3, [r7, #16]
 8006f46:	e043      	b.n	8006fd0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	015a      	lsls	r2, r3, #5
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	4413      	add	r3, r2
 8006f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f5e:	d118      	bne.n	8006f92 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10a      	bne.n	8006f7c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f72:	461a      	mov	r2, r3
 8006f74:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f78:	6013      	str	r3, [r2, #0]
 8006f7a:	e013      	b.n	8006fa4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	015a      	lsls	r2, r3, #5
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	4413      	add	r3, r2
 8006f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f88:	461a      	mov	r2, r3
 8006f8a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f8e:	6013      	str	r3, [r2, #0]
 8006f90:	e008      	b.n	8006fa4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	015a      	lsls	r2, r3, #5
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	4413      	add	r3, r2
 8006f9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	015a      	lsls	r2, r3, #5
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	4413      	add	r3, r2
 8006fbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006fc8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	3301      	adds	r3, #1
 8006fce:	613b      	str	r3, [r7, #16]
 8006fd0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d3b5      	bcc.n	8006f48 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fdc:	2300      	movs	r3, #0
 8006fde:	613b      	str	r3, [r7, #16]
 8006fe0:	e043      	b.n	800706a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ff4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ff8:	d118      	bne.n	800702c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d10a      	bne.n	8007016 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	015a      	lsls	r2, r3, #5
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	4413      	add	r3, r2
 8007008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800700c:	461a      	mov	r2, r3
 800700e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007012:	6013      	str	r3, [r2, #0]
 8007014:	e013      	b.n	800703e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	4413      	add	r3, r2
 800701e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007022:	461a      	mov	r2, r3
 8007024:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007028:	6013      	str	r3, [r2, #0]
 800702a:	e008      	b.n	800703e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	4413      	add	r3, r2
 8007034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007038:	461a      	mov	r2, r3
 800703a:	2300      	movs	r3, #0
 800703c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800704a:	461a      	mov	r2, r3
 800704c:	2300      	movs	r3, #0
 800704e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	015a      	lsls	r2, r3, #5
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	4413      	add	r3, r2
 8007058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800705c:	461a      	mov	r2, r3
 800705e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007062:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	3301      	adds	r3, #1
 8007068:	613b      	str	r3, [r7, #16]
 800706a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800706e:	461a      	mov	r2, r3
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	4293      	cmp	r3, r2
 8007074:	d3b5      	bcc.n	8006fe2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	68fa      	ldr	r2, [r7, #12]
 8007080:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007084:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007088:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007096:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007098:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800709c:	2b00      	cmp	r3, #0
 800709e:	d105      	bne.n	80070ac <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	f043 0210 	orr.w	r2, r3, #16
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	699a      	ldr	r2, [r3, #24]
 80070b0:	4b10      	ldr	r3, [pc, #64]	@ (80070f4 <USB_DevInit+0x2c4>)
 80070b2:	4313      	orrs	r3, r2
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80070b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d005      	beq.n	80070cc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	f043 0208 	orr.w	r2, r3, #8
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80070cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d107      	bne.n	80070e4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	699b      	ldr	r3, [r3, #24]
 80070d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070dc:	f043 0304 	orr.w	r3, r3, #4
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80070e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070f0:	b004      	add	sp, #16
 80070f2:	4770      	bx	lr
 80070f4:	803c3800 	.word	0x803c3800

080070f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007102:	2300      	movs	r3, #0
 8007104:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	3301      	adds	r3, #1
 800710a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007112:	d901      	bls.n	8007118 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e01b      	b.n	8007150 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	2b00      	cmp	r3, #0
 800711e:	daf2      	bge.n	8007106 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007120:	2300      	movs	r3, #0
 8007122:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	019b      	lsls	r3, r3, #6
 8007128:	f043 0220 	orr.w	r2, r3, #32
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	3301      	adds	r3, #1
 8007134:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800713c:	d901      	bls.n	8007142 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e006      	b.n	8007150 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	f003 0320 	and.w	r3, r3, #32
 800714a:	2b20      	cmp	r3, #32
 800714c:	d0f0      	beq.n	8007130 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800714e:	2300      	movs	r3, #0
}
 8007150:	4618      	mov	r0, r3
 8007152:	3714      	adds	r7, #20
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007164:	2300      	movs	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	3301      	adds	r3, #1
 800716c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007174:	d901      	bls.n	800717a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e018      	b.n	80071ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	691b      	ldr	r3, [r3, #16]
 800717e:	2b00      	cmp	r3, #0
 8007180:	daf2      	bge.n	8007168 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007182:	2300      	movs	r3, #0
 8007184:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2210      	movs	r2, #16
 800718a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	3301      	adds	r3, #1
 8007190:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007198:	d901      	bls.n	800719e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e006      	b.n	80071ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	f003 0310 	and.w	r3, r3, #16
 80071a6:	2b10      	cmp	r3, #16
 80071a8:	d0f0      	beq.n	800718c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	460b      	mov	r3, r1
 80071c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	78fb      	ldrb	r3, [r7, #3]
 80071d2:	68f9      	ldr	r1, [r7, #12]
 80071d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071d8:	4313      	orrs	r3, r2
 80071da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80071dc:	2300      	movs	r3, #0
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3714      	adds	r7, #20
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b087      	sub	sp, #28
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f003 0306 	and.w	r3, r3, #6
 8007202:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d102      	bne.n	8007210 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800720a:	2300      	movs	r3, #0
 800720c:	75fb      	strb	r3, [r7, #23]
 800720e:	e00a      	b.n	8007226 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b02      	cmp	r3, #2
 8007214:	d002      	beq.n	800721c <USB_GetDevSpeed+0x32>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2b06      	cmp	r3, #6
 800721a:	d102      	bne.n	8007222 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800721c:	2302      	movs	r3, #2
 800721e:	75fb      	strb	r3, [r7, #23]
 8007220:	e001      	b.n	8007226 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007222:	230f      	movs	r3, #15
 8007224:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007226:	7dfb      	ldrb	r3, [r7, #23]
}
 8007228:	4618      	mov	r0, r3
 800722a:	371c      	adds	r7, #28
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007234:	b480      	push	{r7}
 8007236:	b085      	sub	sp, #20
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	785b      	ldrb	r3, [r3, #1]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d13a      	bne.n	80072c6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007256:	69da      	ldr	r2, [r3, #28]
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	f003 030f 	and.w	r3, r3, #15
 8007260:	2101      	movs	r1, #1
 8007262:	fa01 f303 	lsl.w	r3, r1, r3
 8007266:	b29b      	uxth	r3, r3
 8007268:	68f9      	ldr	r1, [r7, #12]
 800726a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800726e:	4313      	orrs	r3, r2
 8007270:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	015a      	lsls	r2, r3, #5
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	4413      	add	r3, r2
 800727a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007284:	2b00      	cmp	r3, #0
 8007286:	d155      	bne.n	8007334 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	015a      	lsls	r2, r3, #5
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	4413      	add	r3, r2
 8007290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	791b      	ldrb	r3, [r3, #4]
 80072a2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80072a4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	059b      	lsls	r3, r3, #22
 80072aa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80072ac:	4313      	orrs	r3, r2
 80072ae:	68ba      	ldr	r2, [r7, #8]
 80072b0:	0151      	lsls	r1, r2, #5
 80072b2:	68fa      	ldr	r2, [r7, #12]
 80072b4:	440a      	add	r2, r1
 80072b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072c2:	6013      	str	r3, [r2, #0]
 80072c4:	e036      	b.n	8007334 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072cc:	69da      	ldr	r2, [r3, #28]
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	f003 030f 	and.w	r3, r3, #15
 80072d6:	2101      	movs	r1, #1
 80072d8:	fa01 f303 	lsl.w	r3, r1, r3
 80072dc:	041b      	lsls	r3, r3, #16
 80072de:	68f9      	ldr	r1, [r7, #12]
 80072e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072e4:	4313      	orrs	r3, r2
 80072e6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	015a      	lsls	r2, r3, #5
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	4413      	add	r3, r2
 80072f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d11a      	bne.n	8007334 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	015a      	lsls	r2, r3, #5
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4413      	add	r3, r2
 8007306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	791b      	ldrb	r3, [r3, #4]
 8007318:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800731a:	430b      	orrs	r3, r1
 800731c:	4313      	orrs	r3, r2
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	0151      	lsls	r1, r2, #5
 8007322:	68fa      	ldr	r2, [r7, #12]
 8007324:	440a      	add	r2, r1
 8007326:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800732a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800732e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007332:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3714      	adds	r7, #20
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
	...

08007344 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	785b      	ldrb	r3, [r3, #1]
 800735c:	2b01      	cmp	r3, #1
 800735e:	d161      	bne.n	8007424 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	015a      	lsls	r2, r3, #5
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	4413      	add	r3, r2
 8007368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007372:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007376:	d11f      	bne.n	80073b8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	015a      	lsls	r2, r3, #5
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	4413      	add	r3, r2
 8007380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68ba      	ldr	r2, [r7, #8]
 8007388:	0151      	lsls	r1, r2, #5
 800738a:	68fa      	ldr	r2, [r7, #12]
 800738c:	440a      	add	r2, r1
 800738e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007392:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007396:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	015a      	lsls	r2, r3, #5
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	4413      	add	r3, r2
 80073a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	0151      	lsls	r1, r2, #5
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	440a      	add	r2, r1
 80073ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	f003 030f 	and.w	r3, r3, #15
 80073c8:	2101      	movs	r1, #1
 80073ca:	fa01 f303 	lsl.w	r3, r1, r3
 80073ce:	b29b      	uxth	r3, r3
 80073d0:	43db      	mvns	r3, r3
 80073d2:	68f9      	ldr	r1, [r7, #12]
 80073d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073d8:	4013      	ands	r3, r2
 80073da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073e2:	69da      	ldr	r2, [r3, #28]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	f003 030f 	and.w	r3, r3, #15
 80073ec:	2101      	movs	r1, #1
 80073ee:	fa01 f303 	lsl.w	r3, r1, r3
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	43db      	mvns	r3, r3
 80073f6:	68f9      	ldr	r1, [r7, #12]
 80073f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073fc:	4013      	ands	r3, r2
 80073fe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	015a      	lsls	r2, r3, #5
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4413      	add	r3, r2
 8007408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	0159      	lsls	r1, r3, #5
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	440b      	add	r3, r1
 8007416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800741a:	4619      	mov	r1, r3
 800741c:	4b35      	ldr	r3, [pc, #212]	@ (80074f4 <USB_DeactivateEndpoint+0x1b0>)
 800741e:	4013      	ands	r3, r2
 8007420:	600b      	str	r3, [r1, #0]
 8007422:	e060      	b.n	80074e6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	015a      	lsls	r2, r3, #5
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	4413      	add	r3, r2
 800742c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007436:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800743a:	d11f      	bne.n	800747c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	015a      	lsls	r2, r3, #5
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	4413      	add	r3, r2
 8007444:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	0151      	lsls	r1, r2, #5
 800744e:	68fa      	ldr	r2, [r7, #12]
 8007450:	440a      	add	r2, r1
 8007452:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007456:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800745a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	015a      	lsls	r2, r3, #5
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	4413      	add	r3, r2
 8007464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	0151      	lsls	r1, r2, #5
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	440a      	add	r2, r1
 8007472:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007476:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800747a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	781b      	ldrb	r3, [r3, #0]
 8007488:	f003 030f 	and.w	r3, r3, #15
 800748c:	2101      	movs	r1, #1
 800748e:	fa01 f303 	lsl.w	r3, r1, r3
 8007492:	041b      	lsls	r3, r3, #16
 8007494:	43db      	mvns	r3, r3
 8007496:	68f9      	ldr	r1, [r7, #12]
 8007498:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800749c:	4013      	ands	r3, r2
 800749e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074a6:	69da      	ldr	r2, [r3, #28]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	f003 030f 	and.w	r3, r3, #15
 80074b0:	2101      	movs	r1, #1
 80074b2:	fa01 f303 	lsl.w	r3, r1, r3
 80074b6:	041b      	lsls	r3, r3, #16
 80074b8:	43db      	mvns	r3, r3
 80074ba:	68f9      	ldr	r1, [r7, #12]
 80074bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074c0:	4013      	ands	r3, r2
 80074c2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	015a      	lsls	r2, r3, #5
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4413      	add	r3, r2
 80074cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	68bb      	ldr	r3, [r7, #8]
 80074d4:	0159      	lsls	r1, r3, #5
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	440b      	add	r3, r1
 80074da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074de:	4619      	mov	r1, r3
 80074e0:	4b05      	ldr	r3, [pc, #20]	@ (80074f8 <USB_DeactivateEndpoint+0x1b4>)
 80074e2:	4013      	ands	r3, r2
 80074e4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3714      	adds	r7, #20
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr
 80074f4:	ec337800 	.word	0xec337800
 80074f8:	eff37800 	.word	0xeff37800

080074fc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b08a      	sub	sp, #40	@ 0x28
 8007500:	af02      	add	r7, sp, #8
 8007502:	60f8      	str	r0, [r7, #12]
 8007504:	60b9      	str	r1, [r7, #8]
 8007506:	4613      	mov	r3, r2
 8007508:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	785b      	ldrb	r3, [r3, #1]
 8007518:	2b01      	cmp	r3, #1
 800751a:	f040 817f 	bne.w	800781c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d132      	bne.n	800758c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	015a      	lsls	r2, r3, #5
 800752a:	69fb      	ldr	r3, [r7, #28]
 800752c:	4413      	add	r3, r2
 800752e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007532:	691b      	ldr	r3, [r3, #16]
 8007534:	69ba      	ldr	r2, [r7, #24]
 8007536:	0151      	lsls	r1, r2, #5
 8007538:	69fa      	ldr	r2, [r7, #28]
 800753a:	440a      	add	r2, r1
 800753c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007540:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007544:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007548:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	015a      	lsls	r2, r3, #5
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	4413      	add	r3, r2
 8007552:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	69ba      	ldr	r2, [r7, #24]
 800755a:	0151      	lsls	r1, r2, #5
 800755c:	69fa      	ldr	r2, [r7, #28]
 800755e:	440a      	add	r2, r1
 8007560:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007564:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007568:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800756a:	69bb      	ldr	r3, [r7, #24]
 800756c:	015a      	lsls	r2, r3, #5
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	4413      	add	r3, r2
 8007572:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007576:	691b      	ldr	r3, [r3, #16]
 8007578:	69ba      	ldr	r2, [r7, #24]
 800757a:	0151      	lsls	r1, r2, #5
 800757c:	69fa      	ldr	r2, [r7, #28]
 800757e:	440a      	add	r2, r1
 8007580:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007584:	0cdb      	lsrs	r3, r3, #19
 8007586:	04db      	lsls	r3, r3, #19
 8007588:	6113      	str	r3, [r2, #16]
 800758a:	e097      	b.n	80076bc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	015a      	lsls	r2, r3, #5
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	4413      	add	r3, r2
 8007594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	69ba      	ldr	r2, [r7, #24]
 800759c:	0151      	lsls	r1, r2, #5
 800759e:	69fa      	ldr	r2, [r7, #28]
 80075a0:	440a      	add	r2, r1
 80075a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075a6:	0cdb      	lsrs	r3, r3, #19
 80075a8:	04db      	lsls	r3, r3, #19
 80075aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075ac:	69bb      	ldr	r3, [r7, #24]
 80075ae:	015a      	lsls	r2, r3, #5
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	4413      	add	r3, r2
 80075b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075b8:	691b      	ldr	r3, [r3, #16]
 80075ba:	69ba      	ldr	r2, [r7, #24]
 80075bc:	0151      	lsls	r1, r2, #5
 80075be:	69fa      	ldr	r2, [r7, #28]
 80075c0:	440a      	add	r2, r1
 80075c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075c6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80075ca:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80075ce:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d11a      	bne.n	800760c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	691a      	ldr	r2, [r3, #16]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	689b      	ldr	r3, [r3, #8]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d903      	bls.n	80075ea <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	689a      	ldr	r2, [r3, #8]
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	015a      	lsls	r2, r3, #5
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	4413      	add	r3, r2
 80075f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	69ba      	ldr	r2, [r7, #24]
 80075fa:	0151      	lsls	r1, r2, #5
 80075fc:	69fa      	ldr	r2, [r7, #28]
 80075fe:	440a      	add	r2, r1
 8007600:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007604:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007608:	6113      	str	r3, [r2, #16]
 800760a:	e044      	b.n	8007696 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	691a      	ldr	r2, [r3, #16]
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	4413      	add	r3, r2
 8007616:	1e5a      	subs	r2, r3, #1
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007620:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	015a      	lsls	r2, r3, #5
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	4413      	add	r3, r2
 800762a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800762e:	691a      	ldr	r2, [r3, #16]
 8007630:	8afb      	ldrh	r3, [r7, #22]
 8007632:	04d9      	lsls	r1, r3, #19
 8007634:	4ba4      	ldr	r3, [pc, #656]	@ (80078c8 <USB_EPStartXfer+0x3cc>)
 8007636:	400b      	ands	r3, r1
 8007638:	69b9      	ldr	r1, [r7, #24]
 800763a:	0148      	lsls	r0, r1, #5
 800763c:	69f9      	ldr	r1, [r7, #28]
 800763e:	4401      	add	r1, r0
 8007640:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007644:	4313      	orrs	r3, r2
 8007646:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	791b      	ldrb	r3, [r3, #4]
 800764c:	2b01      	cmp	r3, #1
 800764e:	d122      	bne.n	8007696 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	015a      	lsls	r2, r3, #5
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	4413      	add	r3, r2
 8007658:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	69ba      	ldr	r2, [r7, #24]
 8007660:	0151      	lsls	r1, r2, #5
 8007662:	69fa      	ldr	r2, [r7, #28]
 8007664:	440a      	add	r2, r1
 8007666:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800766a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800766e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	015a      	lsls	r2, r3, #5
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	4413      	add	r3, r2
 8007678:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800767c:	691a      	ldr	r2, [r3, #16]
 800767e:	8afb      	ldrh	r3, [r7, #22]
 8007680:	075b      	lsls	r3, r3, #29
 8007682:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007686:	69b9      	ldr	r1, [r7, #24]
 8007688:	0148      	lsls	r0, r1, #5
 800768a:	69f9      	ldr	r1, [r7, #28]
 800768c:	4401      	add	r1, r0
 800768e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007692:	4313      	orrs	r3, r2
 8007694:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	015a      	lsls	r2, r3, #5
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	4413      	add	r3, r2
 800769e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a2:	691a      	ldr	r2, [r3, #16]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076ac:	69b9      	ldr	r1, [r7, #24]
 80076ae:	0148      	lsls	r0, r1, #5
 80076b0:	69f9      	ldr	r1, [r7, #28]
 80076b2:	4401      	add	r1, r0
 80076b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076b8:	4313      	orrs	r3, r2
 80076ba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076bc:	79fb      	ldrb	r3, [r7, #7]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d14b      	bne.n	800775a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	69db      	ldr	r3, [r3, #28]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d009      	beq.n	80076de <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80076ca:	69bb      	ldr	r3, [r7, #24]
 80076cc:	015a      	lsls	r2, r3, #5
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	4413      	add	r3, r2
 80076d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076d6:	461a      	mov	r2, r3
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	69db      	ldr	r3, [r3, #28]
 80076dc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	791b      	ldrb	r3, [r3, #4]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d128      	bne.n	8007738 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076e6:	69fb      	ldr	r3, [r7, #28]
 80076e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d110      	bne.n	8007718 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	015a      	lsls	r2, r3, #5
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	4413      	add	r3, r2
 80076fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	69ba      	ldr	r2, [r7, #24]
 8007706:	0151      	lsls	r1, r2, #5
 8007708:	69fa      	ldr	r2, [r7, #28]
 800770a:	440a      	add	r2, r1
 800770c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007710:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007714:	6013      	str	r3, [r2, #0]
 8007716:	e00f      	b.n	8007738 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	015a      	lsls	r2, r3, #5
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	4413      	add	r3, r2
 8007720:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	69ba      	ldr	r2, [r7, #24]
 8007728:	0151      	lsls	r1, r2, #5
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	440a      	add	r2, r1
 800772e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007736:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	015a      	lsls	r2, r3, #5
 800773c:	69fb      	ldr	r3, [r7, #28]
 800773e:	4413      	add	r3, r2
 8007740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	69ba      	ldr	r2, [r7, #24]
 8007748:	0151      	lsls	r1, r2, #5
 800774a:	69fa      	ldr	r2, [r7, #28]
 800774c:	440a      	add	r2, r1
 800774e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007752:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007756:	6013      	str	r3, [r2, #0]
 8007758:	e166      	b.n	8007a28 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	015a      	lsls	r2, r3, #5
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	4413      	add	r3, r2
 8007762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	69ba      	ldr	r2, [r7, #24]
 800776a:	0151      	lsls	r1, r2, #5
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	440a      	add	r2, r1
 8007770:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007774:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007778:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	791b      	ldrb	r3, [r3, #4]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d015      	beq.n	80077ae <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	2b00      	cmp	r3, #0
 8007788:	f000 814e 	beq.w	8007a28 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007792:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	f003 030f 	and.w	r3, r3, #15
 800779c:	2101      	movs	r1, #1
 800779e:	fa01 f303 	lsl.w	r3, r1, r3
 80077a2:	69f9      	ldr	r1, [r7, #28]
 80077a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077a8:	4313      	orrs	r3, r2
 80077aa:	634b      	str	r3, [r1, #52]	@ 0x34
 80077ac:	e13c      	b.n	8007a28 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d110      	bne.n	80077e0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	015a      	lsls	r2, r3, #5
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	4413      	add	r3, r2
 80077c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	69ba      	ldr	r2, [r7, #24]
 80077ce:	0151      	lsls	r1, r2, #5
 80077d0:	69fa      	ldr	r2, [r7, #28]
 80077d2:	440a      	add	r2, r1
 80077d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077dc:	6013      	str	r3, [r2, #0]
 80077de:	e00f      	b.n	8007800 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	015a      	lsls	r2, r3, #5
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	4413      	add	r3, r2
 80077e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	69ba      	ldr	r2, [r7, #24]
 80077f0:	0151      	lsls	r1, r2, #5
 80077f2:	69fa      	ldr	r2, [r7, #28]
 80077f4:	440a      	add	r2, r1
 80077f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077fe:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	68d9      	ldr	r1, [r3, #12]
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	781a      	ldrb	r2, [r3, #0]
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	b298      	uxth	r0, r3
 800780e:	79fb      	ldrb	r3, [r7, #7]
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	4603      	mov	r3, r0
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	f000 f9b9 	bl	8007b8c <USB_WritePacket>
 800781a:	e105      	b.n	8007a28 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800781c:	69bb      	ldr	r3, [r7, #24]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	0151      	lsls	r1, r2, #5
 800782e:	69fa      	ldr	r2, [r7, #28]
 8007830:	440a      	add	r2, r1
 8007832:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007836:	0cdb      	lsrs	r3, r3, #19
 8007838:	04db      	lsls	r3, r3, #19
 800783a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800783c:	69bb      	ldr	r3, [r7, #24]
 800783e:	015a      	lsls	r2, r3, #5
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	4413      	add	r3, r2
 8007844:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	69ba      	ldr	r2, [r7, #24]
 800784c:	0151      	lsls	r1, r2, #5
 800784e:	69fa      	ldr	r2, [r7, #28]
 8007850:	440a      	add	r2, r1
 8007852:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007856:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800785a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800785e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d132      	bne.n	80078cc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	691b      	ldr	r3, [r3, #16]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d003      	beq.n	8007876 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	689a      	ldr	r2, [r3, #8]
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	689a      	ldr	r2, [r3, #8]
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	015a      	lsls	r2, r3, #5
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	4413      	add	r3, r2
 8007886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800788a:	691a      	ldr	r2, [r3, #16]
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	6a1b      	ldr	r3, [r3, #32]
 8007890:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007894:	69b9      	ldr	r1, [r7, #24]
 8007896:	0148      	lsls	r0, r1, #5
 8007898:	69f9      	ldr	r1, [r7, #28]
 800789a:	4401      	add	r1, r0
 800789c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078a0:	4313      	orrs	r3, r2
 80078a2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	69ba      	ldr	r2, [r7, #24]
 80078b4:	0151      	lsls	r1, r2, #5
 80078b6:	69fa      	ldr	r2, [r7, #28]
 80078b8:	440a      	add	r2, r1
 80078ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078c2:	6113      	str	r3, [r2, #16]
 80078c4:	e062      	b.n	800798c <USB_EPStartXfer+0x490>
 80078c6:	bf00      	nop
 80078c8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d123      	bne.n	800791c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078e0:	691a      	ldr	r2, [r3, #16]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078ea:	69b9      	ldr	r1, [r7, #24]
 80078ec:	0148      	lsls	r0, r1, #5
 80078ee:	69f9      	ldr	r1, [r7, #28]
 80078f0:	4401      	add	r1, r0
 80078f2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078f6:	4313      	orrs	r3, r2
 80078f8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078fa:	69bb      	ldr	r3, [r7, #24]
 80078fc:	015a      	lsls	r2, r3, #5
 80078fe:	69fb      	ldr	r3, [r7, #28]
 8007900:	4413      	add	r3, r2
 8007902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007906:	691b      	ldr	r3, [r3, #16]
 8007908:	69ba      	ldr	r2, [r7, #24]
 800790a:	0151      	lsls	r1, r2, #5
 800790c:	69fa      	ldr	r2, [r7, #28]
 800790e:	440a      	add	r2, r1
 8007910:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007914:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007918:	6113      	str	r3, [r2, #16]
 800791a:	e037      	b.n	800798c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	691a      	ldr	r2, [r3, #16]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	4413      	add	r3, r2
 8007926:	1e5a      	subs	r2, r3, #1
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007930:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	8afa      	ldrh	r2, [r7, #22]
 8007938:	fb03 f202 	mul.w	r2, r3, r2
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	015a      	lsls	r2, r3, #5
 8007944:	69fb      	ldr	r3, [r7, #28]
 8007946:	4413      	add	r3, r2
 8007948:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800794c:	691a      	ldr	r2, [r3, #16]
 800794e:	8afb      	ldrh	r3, [r7, #22]
 8007950:	04d9      	lsls	r1, r3, #19
 8007952:	4b38      	ldr	r3, [pc, #224]	@ (8007a34 <USB_EPStartXfer+0x538>)
 8007954:	400b      	ands	r3, r1
 8007956:	69b9      	ldr	r1, [r7, #24]
 8007958:	0148      	lsls	r0, r1, #5
 800795a:	69f9      	ldr	r1, [r7, #28]
 800795c:	4401      	add	r1, r0
 800795e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007962:	4313      	orrs	r3, r2
 8007964:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007966:	69bb      	ldr	r3, [r7, #24]
 8007968:	015a      	lsls	r2, r3, #5
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	4413      	add	r3, r2
 800796e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007972:	691a      	ldr	r2, [r3, #16]
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	6a1b      	ldr	r3, [r3, #32]
 8007978:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800797c:	69b9      	ldr	r1, [r7, #24]
 800797e:	0148      	lsls	r0, r1, #5
 8007980:	69f9      	ldr	r1, [r7, #28]
 8007982:	4401      	add	r1, r0
 8007984:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007988:	4313      	orrs	r3, r2
 800798a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800798c:	79fb      	ldrb	r3, [r7, #7]
 800798e:	2b01      	cmp	r3, #1
 8007990:	d10d      	bne.n	80079ae <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d009      	beq.n	80079ae <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	68d9      	ldr	r1, [r3, #12]
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	015a      	lsls	r2, r3, #5
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	4413      	add	r3, r2
 80079a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079aa:	460a      	mov	r2, r1
 80079ac:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	791b      	ldrb	r3, [r3, #4]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d128      	bne.n	8007a08 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d110      	bne.n	80079e8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	4413      	add	r3, r2
 80079ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	69ba      	ldr	r2, [r7, #24]
 80079d6:	0151      	lsls	r1, r2, #5
 80079d8:	69fa      	ldr	r2, [r7, #28]
 80079da:	440a      	add	r2, r1
 80079dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079e4:	6013      	str	r3, [r2, #0]
 80079e6:	e00f      	b.n	8007a08 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	015a      	lsls	r2, r3, #5
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	4413      	add	r3, r2
 80079f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	69ba      	ldr	r2, [r7, #24]
 80079f8:	0151      	lsls	r1, r2, #5
 80079fa:	69fa      	ldr	r2, [r7, #28]
 80079fc:	440a      	add	r2, r1
 80079fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a06:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	015a      	lsls	r2, r3, #5
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	4413      	add	r3, r2
 8007a10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	69ba      	ldr	r2, [r7, #24]
 8007a18:	0151      	lsls	r1, r2, #5
 8007a1a:	69fa      	ldr	r2, [r7, #28]
 8007a1c:	440a      	add	r2, r1
 8007a1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a22:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007a26:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3720      	adds	r7, #32
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}
 8007a32:	bf00      	nop
 8007a34:	1ff80000 	.word	0x1ff80000

08007a38 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b087      	sub	sp, #28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a42:	2300      	movs	r3, #0
 8007a44:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a46:	2300      	movs	r3, #0
 8007a48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	785b      	ldrb	r3, [r3, #1]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d14a      	bne.n	8007aec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	015a      	lsls	r2, r3, #5
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a6e:	f040 8086 	bne.w	8007b7e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	015a      	lsls	r2, r3, #5
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	683a      	ldr	r2, [r7, #0]
 8007a84:	7812      	ldrb	r2, [r2, #0]
 8007a86:	0151      	lsls	r1, r2, #5
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	440a      	add	r2, r1
 8007a8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a94:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	781b      	ldrb	r3, [r3, #0]
 8007a9a:	015a      	lsls	r2, r3, #5
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	7812      	ldrb	r2, [r2, #0]
 8007aaa:	0151      	lsls	r1, r2, #5
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	440a      	add	r2, r1
 8007ab0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ab4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ab8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	3301      	adds	r3, #1
 8007abe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d902      	bls.n	8007ad0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	75fb      	strb	r3, [r7, #23]
          break;
 8007ace:	e056      	b.n	8007b7e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	781b      	ldrb	r3, [r3, #0]
 8007ad4:	015a      	lsls	r2, r3, #5
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	4413      	add	r3, r2
 8007ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ae4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ae8:	d0e7      	beq.n	8007aba <USB_EPStopXfer+0x82>
 8007aea:	e048      	b.n	8007b7e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b04:	d13b      	bne.n	8007b7e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	781b      	ldrb	r3, [r3, #0]
 8007b0a:	015a      	lsls	r2, r3, #5
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	4413      	add	r3, r2
 8007b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	683a      	ldr	r2, [r7, #0]
 8007b18:	7812      	ldrb	r2, [r2, #0]
 8007b1a:	0151      	lsls	r1, r2, #5
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	440a      	add	r2, r1
 8007b20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b24:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b28:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	015a      	lsls	r2, r3, #5
 8007b30:	693b      	ldr	r3, [r7, #16]
 8007b32:	4413      	add	r3, r2
 8007b34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	683a      	ldr	r2, [r7, #0]
 8007b3c:	7812      	ldrb	r2, [r2, #0]
 8007b3e:	0151      	lsls	r1, r2, #5
 8007b40:	693a      	ldr	r2, [r7, #16]
 8007b42:	440a      	add	r2, r1
 8007b44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b48:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b4c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	3301      	adds	r3, #1
 8007b52:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d902      	bls.n	8007b64 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	75fb      	strb	r3, [r7, #23]
          break;
 8007b62:	e00c      	b.n	8007b7e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	015a      	lsls	r2, r3, #5
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	4413      	add	r3, r2
 8007b6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b7c:	d0e7      	beq.n	8007b4e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	371c      	adds	r7, #28
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b089      	sub	sp, #36	@ 0x24
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	60f8      	str	r0, [r7, #12]
 8007b94:	60b9      	str	r1, [r7, #8]
 8007b96:	4611      	mov	r1, r2
 8007b98:	461a      	mov	r2, r3
 8007b9a:	460b      	mov	r3, r1
 8007b9c:	71fb      	strb	r3, [r7, #7]
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007baa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d123      	bne.n	8007bfa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007bb2:	88bb      	ldrh	r3, [r7, #4]
 8007bb4:	3303      	adds	r3, #3
 8007bb6:	089b      	lsrs	r3, r3, #2
 8007bb8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007bba:	2300      	movs	r3, #0
 8007bbc:	61bb      	str	r3, [r7, #24]
 8007bbe:	e018      	b.n	8007bf2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007bc0:	79fb      	ldrb	r3, [r7, #7]
 8007bc2:	031a      	lsls	r2, r3, #12
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bcc:	461a      	mov	r2, r3
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	3301      	adds	r3, #1
 8007be4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	3301      	adds	r3, #1
 8007bea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	61bb      	str	r3, [r7, #24]
 8007bf2:	69ba      	ldr	r2, [r7, #24]
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d3e2      	bcc.n	8007bc0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3724      	adds	r7, #36	@ 0x24
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b08b      	sub	sp, #44	@ 0x2c
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	4613      	mov	r3, r2
 8007c14:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007c1e:	88fb      	ldrh	r3, [r7, #6]
 8007c20:	089b      	lsrs	r3, r3, #2
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007c26:	88fb      	ldrh	r3, [r7, #6]
 8007c28:	f003 0303 	and.w	r3, r3, #3
 8007c2c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007c2e:	2300      	movs	r3, #0
 8007c30:	623b      	str	r3, [r7, #32]
 8007c32:	e014      	b.n	8007c5e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c42:	3301      	adds	r3, #1
 8007c44:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c48:	3301      	adds	r3, #1
 8007c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4e:	3301      	adds	r3, #1
 8007c50:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c54:	3301      	adds	r3, #1
 8007c56:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007c58:	6a3b      	ldr	r3, [r7, #32]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	623b      	str	r3, [r7, #32]
 8007c5e:	6a3a      	ldr	r2, [r7, #32]
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	429a      	cmp	r2, r3
 8007c64:	d3e6      	bcc.n	8007c34 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007c66:	8bfb      	ldrh	r3, [r7, #30]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d01e      	beq.n	8007caa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007c70:	69bb      	ldr	r3, [r7, #24]
 8007c72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c76:	461a      	mov	r2, r3
 8007c78:	f107 0310 	add.w	r3, r7, #16
 8007c7c:	6812      	ldr	r2, [r2, #0]
 8007c7e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007c80:	693a      	ldr	r2, [r7, #16]
 8007c82:	6a3b      	ldr	r3, [r7, #32]
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	00db      	lsls	r3, r3, #3
 8007c88:	fa22 f303 	lsr.w	r3, r2, r3
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c90:	701a      	strb	r2, [r3, #0]
      i++;
 8007c92:	6a3b      	ldr	r3, [r7, #32]
 8007c94:	3301      	adds	r3, #1
 8007c96:	623b      	str	r3, [r7, #32]
      pDest++;
 8007c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c9e:	8bfb      	ldrh	r3, [r7, #30]
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007ca4:	8bfb      	ldrh	r3, [r7, #30]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d1ea      	bne.n	8007c80 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	372c      	adds	r7, #44	@ 0x2c
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	781b      	ldrb	r3, [r3, #0]
 8007cca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	785b      	ldrb	r3, [r3, #1]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d12c      	bne.n	8007d2e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	015a      	lsls	r2, r3, #5
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	4413      	add	r3, r2
 8007cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	db12      	blt.n	8007d0c <USB_EPSetStall+0x54>
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00f      	beq.n	8007d0c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	015a      	lsls	r2, r3, #5
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68ba      	ldr	r2, [r7, #8]
 8007cfc:	0151      	lsls	r1, r2, #5
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	440a      	add	r2, r1
 8007d02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d06:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d0a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	0151      	lsls	r1, r2, #5
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	440a      	add	r2, r1
 8007d22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d26:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d2a:	6013      	str	r3, [r2, #0]
 8007d2c:	e02b      	b.n	8007d86 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	015a      	lsls	r2, r3, #5
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	4413      	add	r3, r2
 8007d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	db12      	blt.n	8007d66 <USB_EPSetStall+0xae>
 8007d40:	68bb      	ldr	r3, [r7, #8]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d00f      	beq.n	8007d66 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	015a      	lsls	r2, r3, #5
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	4413      	add	r3, r2
 8007d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	0151      	lsls	r1, r2, #5
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	440a      	add	r2, r1
 8007d5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d64:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	015a      	lsls	r2, r3, #5
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68ba      	ldr	r2, [r7, #8]
 8007d76:	0151      	lsls	r1, r2, #5
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	440a      	add	r2, r1
 8007d7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d84:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3714      	adds	r7, #20
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr

08007d94 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	785b      	ldrb	r3, [r3, #1]
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d128      	bne.n	8007e02 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	015a      	lsls	r2, r3, #5
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	4413      	add	r3, r2
 8007db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68ba      	ldr	r2, [r7, #8]
 8007dc0:	0151      	lsls	r1, r2, #5
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	440a      	add	r2, r1
 8007dc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007dce:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	791b      	ldrb	r3, [r3, #4]
 8007dd4:	2b03      	cmp	r3, #3
 8007dd6:	d003      	beq.n	8007de0 <USB_EPClearStall+0x4c>
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	791b      	ldrb	r3, [r3, #4]
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d138      	bne.n	8007e52 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	0151      	lsls	r1, r2, #5
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	440a      	add	r2, r1
 8007df6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dfe:	6013      	str	r3, [r2, #0]
 8007e00:	e027      	b.n	8007e52 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	015a      	lsls	r2, r3, #5
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	4413      	add	r3, r2
 8007e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	68ba      	ldr	r2, [r7, #8]
 8007e12:	0151      	lsls	r1, r2, #5
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	440a      	add	r2, r1
 8007e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e1c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e20:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	791b      	ldrb	r3, [r3, #4]
 8007e26:	2b03      	cmp	r3, #3
 8007e28:	d003      	beq.n	8007e32 <USB_EPClearStall+0x9e>
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	791b      	ldrb	r3, [r3, #4]
 8007e2e:	2b02      	cmp	r3, #2
 8007e30:	d10f      	bne.n	8007e52 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68ba      	ldr	r2, [r7, #8]
 8007e42:	0151      	lsls	r1, r2, #5
 8007e44:	68fa      	ldr	r2, [r7, #12]
 8007e46:	440a      	add	r2, r1
 8007e48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e50:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3714      	adds	r7, #20
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e7e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007e82:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	78fb      	ldrb	r3, [r7, #3]
 8007e8e:	011b      	lsls	r3, r3, #4
 8007e90:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007e94:	68f9      	ldr	r1, [r7, #12]
 8007e96:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007e9e:	2300      	movs	r3, #0
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3714      	adds	r7, #20
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ec6:	f023 0303 	bic.w	r3, r3, #3
 8007eca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	68fa      	ldr	r2, [r7, #12]
 8007ed6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007eda:	f023 0302 	bic.w	r3, r3, #2
 8007ede:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr

08007eee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eee:	b480      	push	{r7}
 8007ef0:	b085      	sub	sp, #20
 8007ef2:	af00      	add	r7, sp, #0
 8007ef4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68fa      	ldr	r2, [r7, #12]
 8007f04:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f08:	f023 0303 	bic.w	r3, r3, #3
 8007f0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	68fa      	ldr	r2, [r7, #12]
 8007f18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f1c:	f043 0302 	orr.w	r3, r3, #2
 8007f20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3714      	adds	r7, #20
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b085      	sub	sp, #20
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	695b      	ldr	r3, [r3, #20]
 8007f3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	699b      	ldr	r3, [r3, #24]
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	4013      	ands	r3, r2
 8007f46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007f48:	68fb      	ldr	r3, [r7, #12]
}
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	3714      	adds	r7, #20
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr

08007f56 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f56:	b480      	push	{r7}
 8007f58:	b085      	sub	sp, #20
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f68:	699b      	ldr	r3, [r3, #24]
 8007f6a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	4013      	ands	r3, r2
 8007f78:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	0c1b      	lsrs	r3, r3, #16
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3714      	adds	r7, #20
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr

08007f8a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f8a:	b480      	push	{r7}
 8007f8c:	b085      	sub	sp, #20
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f9c:	699b      	ldr	r3, [r3, #24]
 8007f9e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fa6:	69db      	ldr	r3, [r3, #28]
 8007fa8:	68ba      	ldr	r2, [r7, #8]
 8007faa:	4013      	ands	r3, r2
 8007fac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	b29b      	uxth	r3, r3
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3714      	adds	r7, #20
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr

08007fbe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fbe:	b480      	push	{r7}
 8007fc0:	b085      	sub	sp, #20
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	015a      	lsls	r2, r3, #5
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe4:	695b      	ldr	r3, [r3, #20]
 8007fe6:	68ba      	ldr	r2, [r7, #8]
 8007fe8:	4013      	ands	r3, r2
 8007fea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007fec:	68bb      	ldr	r3, [r7, #8]
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3714      	adds	r7, #20
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007ffa:	b480      	push	{r7}
 8007ffc:	b087      	sub	sp, #28
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
 8008002:	460b      	mov	r3, r1
 8008004:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800801a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800801c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800801e:	78fb      	ldrb	r3, [r7, #3]
 8008020:	f003 030f 	and.w	r3, r3, #15
 8008024:	68fa      	ldr	r2, [r7, #12]
 8008026:	fa22 f303 	lsr.w	r3, r2, r3
 800802a:	01db      	lsls	r3, r3, #7
 800802c:	b2db      	uxtb	r3, r3
 800802e:	693a      	ldr	r2, [r7, #16]
 8008030:	4313      	orrs	r3, r2
 8008032:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008034:	78fb      	ldrb	r3, [r7, #3]
 8008036:	015a      	lsls	r2, r3, #5
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	4413      	add	r3, r2
 800803c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4013      	ands	r3, r2
 8008046:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008048:	68bb      	ldr	r3, [r7, #8]
}
 800804a:	4618      	mov	r0, r3
 800804c:	371c      	adds	r7, #28
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr

08008056 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008056:	b480      	push	{r7}
 8008058:	b083      	sub	sp, #12
 800805a:	af00      	add	r7, sp, #0
 800805c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	f003 0301 	and.w	r3, r3, #1
}
 8008066:	4618      	mov	r0, r3
 8008068:	370c      	adds	r7, #12
 800806a:	46bd      	mov	sp, r7
 800806c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008070:	4770      	bx	lr

08008072 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008072:	b480      	push	{r7}
 8008074:	b085      	sub	sp, #20
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800808c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008090:	f023 0307 	bic.w	r3, r3, #7
 8008094:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80080a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80080aa:	2300      	movs	r3, #0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3714      	adds	r7, #20
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b087      	sub	sp, #28
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	460b      	mov	r3, r1
 80080c2:	607a      	str	r2, [r7, #4]
 80080c4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	333c      	adds	r3, #60	@ 0x3c
 80080ce:	3304      	adds	r3, #4
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	4a26      	ldr	r2, [pc, #152]	@ (8008170 <USB_EP0_OutStart+0xb8>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d90a      	bls.n	80080f2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080ec:	d101      	bne.n	80080f2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80080ee:	2300      	movs	r3, #0
 80080f0:	e037      	b.n	8008162 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080f8:	461a      	mov	r2, r3
 80080fa:	2300      	movs	r3, #0
 80080fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008104:	691b      	ldr	r3, [r3, #16]
 8008106:	697a      	ldr	r2, [r7, #20]
 8008108:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800810c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008110:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008118:	691b      	ldr	r3, [r3, #16]
 800811a:	697a      	ldr	r2, [r7, #20]
 800811c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008120:	f043 0318 	orr.w	r3, r3, #24
 8008124:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008126:	697b      	ldr	r3, [r7, #20]
 8008128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	697a      	ldr	r2, [r7, #20]
 8008130:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008134:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008138:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800813a:	7afb      	ldrb	r3, [r7, #11]
 800813c:	2b01      	cmp	r3, #1
 800813e:	d10f      	bne.n	8008160 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008146:	461a      	mov	r2, r3
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	697a      	ldr	r2, [r7, #20]
 8008156:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800815a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800815e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	371c      	adds	r7, #28
 8008166:	46bd      	mov	sp, r7
 8008168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816c:	4770      	bx	lr
 800816e:	bf00      	nop
 8008170:	4f54300a 	.word	0x4f54300a

08008174 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800817c:	2300      	movs	r3, #0
 800817e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	3301      	adds	r3, #1
 8008184:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800818c:	d901      	bls.n	8008192 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800818e:	2303      	movs	r3, #3
 8008190:	e022      	b.n	80081d8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	691b      	ldr	r3, [r3, #16]
 8008196:	2b00      	cmp	r3, #0
 8008198:	daf2      	bge.n	8008180 <USB_CoreReset+0xc>

  count = 10U;
 800819a:	230a      	movs	r3, #10
 800819c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800819e:	e002      	b.n	80081a6 <USB_CoreReset+0x32>
  {
    count--;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	3b01      	subs	r3, #1
 80081a4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d1f9      	bne.n	80081a0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	691b      	ldr	r3, [r3, #16]
 80081b0:	f043 0201 	orr.w	r2, r3, #1
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	3301      	adds	r3, #1
 80081bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081c4:	d901      	bls.n	80081ca <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80081c6:	2303      	movs	r3, #3
 80081c8:	e006      	b.n	80081d8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	691b      	ldr	r3, [r3, #16]
 80081ce:	f003 0301 	and.w	r3, r3, #1
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d0f0      	beq.n	80081b8 <USB_CoreReset+0x44>

  return HAL_OK;
 80081d6:	2300      	movs	r3, #0
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3714      	adds	r7, #20
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	460b      	mov	r3, r1
 80081ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80081f0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80081f4:	f002 fd20 	bl	800ac38 <USBD_static_malloc>
 80081f8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d109      	bne.n	8008214 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	32b0      	adds	r2, #176	@ 0xb0
 800820a:	2100      	movs	r1, #0
 800820c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008210:	2302      	movs	r3, #2
 8008212:	e0d4      	b.n	80083be <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008214:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008218:	2100      	movs	r1, #0
 800821a:	68f8      	ldr	r0, [r7, #12]
 800821c:	f002 fe28 	bl	800ae70 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	32b0      	adds	r2, #176	@ 0xb0
 800822a:	68f9      	ldr	r1, [r7, #12]
 800822c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	32b0      	adds	r2, #176	@ 0xb0
 800823a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	7c1b      	ldrb	r3, [r3, #16]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d138      	bne.n	80082be <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800824c:	4b5e      	ldr	r3, [pc, #376]	@ (80083c8 <USBD_CDC_Init+0x1e4>)
 800824e:	7819      	ldrb	r1, [r3, #0]
 8008250:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008254:	2202      	movs	r2, #2
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f002 fbcb 	bl	800a9f2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800825c:	4b5a      	ldr	r3, [pc, #360]	@ (80083c8 <USBD_CDC_Init+0x1e4>)
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	f003 020f 	and.w	r2, r3, #15
 8008264:	6879      	ldr	r1, [r7, #4]
 8008266:	4613      	mov	r3, r2
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	4413      	add	r3, r2
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	440b      	add	r3, r1
 8008270:	3323      	adds	r3, #35	@ 0x23
 8008272:	2201      	movs	r2, #1
 8008274:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008276:	4b55      	ldr	r3, [pc, #340]	@ (80083cc <USBD_CDC_Init+0x1e8>)
 8008278:	7819      	ldrb	r1, [r3, #0]
 800827a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800827e:	2202      	movs	r2, #2
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f002 fbb6 	bl	800a9f2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008286:	4b51      	ldr	r3, [pc, #324]	@ (80083cc <USBD_CDC_Init+0x1e8>)
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	f003 020f 	and.w	r2, r3, #15
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	4613      	mov	r3, r2
 8008292:	009b      	lsls	r3, r3, #2
 8008294:	4413      	add	r3, r2
 8008296:	009b      	lsls	r3, r3, #2
 8008298:	440b      	add	r3, r1
 800829a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800829e:	2201      	movs	r2, #1
 80082a0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80082a2:	4b4b      	ldr	r3, [pc, #300]	@ (80083d0 <USBD_CDC_Init+0x1ec>)
 80082a4:	781b      	ldrb	r3, [r3, #0]
 80082a6:	f003 020f 	and.w	r2, r3, #15
 80082aa:	6879      	ldr	r1, [r7, #4]
 80082ac:	4613      	mov	r3, r2
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	4413      	add	r3, r2
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	440b      	add	r3, r1
 80082b6:	331c      	adds	r3, #28
 80082b8:	2210      	movs	r2, #16
 80082ba:	601a      	str	r2, [r3, #0]
 80082bc:	e035      	b.n	800832a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80082be:	4b42      	ldr	r3, [pc, #264]	@ (80083c8 <USBD_CDC_Init+0x1e4>)
 80082c0:	7819      	ldrb	r1, [r3, #0]
 80082c2:	2340      	movs	r3, #64	@ 0x40
 80082c4:	2202      	movs	r2, #2
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f002 fb93 	bl	800a9f2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80082cc:	4b3e      	ldr	r3, [pc, #248]	@ (80083c8 <USBD_CDC_Init+0x1e4>)
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	f003 020f 	and.w	r2, r3, #15
 80082d4:	6879      	ldr	r1, [r7, #4]
 80082d6:	4613      	mov	r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4413      	add	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	440b      	add	r3, r1
 80082e0:	3323      	adds	r3, #35	@ 0x23
 80082e2:	2201      	movs	r2, #1
 80082e4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80082e6:	4b39      	ldr	r3, [pc, #228]	@ (80083cc <USBD_CDC_Init+0x1e8>)
 80082e8:	7819      	ldrb	r1, [r3, #0]
 80082ea:	2340      	movs	r3, #64	@ 0x40
 80082ec:	2202      	movs	r2, #2
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f002 fb7f 	bl	800a9f2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80082f4:	4b35      	ldr	r3, [pc, #212]	@ (80083cc <USBD_CDC_Init+0x1e8>)
 80082f6:	781b      	ldrb	r3, [r3, #0]
 80082f8:	f003 020f 	and.w	r2, r3, #15
 80082fc:	6879      	ldr	r1, [r7, #4]
 80082fe:	4613      	mov	r3, r2
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	440b      	add	r3, r1
 8008308:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800830c:	2201      	movs	r2, #1
 800830e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008310:	4b2f      	ldr	r3, [pc, #188]	@ (80083d0 <USBD_CDC_Init+0x1ec>)
 8008312:	781b      	ldrb	r3, [r3, #0]
 8008314:	f003 020f 	and.w	r2, r3, #15
 8008318:	6879      	ldr	r1, [r7, #4]
 800831a:	4613      	mov	r3, r2
 800831c:	009b      	lsls	r3, r3, #2
 800831e:	4413      	add	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	440b      	add	r3, r1
 8008324:	331c      	adds	r3, #28
 8008326:	2210      	movs	r2, #16
 8008328:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800832a:	4b29      	ldr	r3, [pc, #164]	@ (80083d0 <USBD_CDC_Init+0x1ec>)
 800832c:	7819      	ldrb	r1, [r3, #0]
 800832e:	2308      	movs	r3, #8
 8008330:	2203      	movs	r2, #3
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f002 fb5d 	bl	800a9f2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008338:	4b25      	ldr	r3, [pc, #148]	@ (80083d0 <USBD_CDC_Init+0x1ec>)
 800833a:	781b      	ldrb	r3, [r3, #0]
 800833c:	f003 020f 	and.w	r2, r3, #15
 8008340:	6879      	ldr	r1, [r7, #4]
 8008342:	4613      	mov	r3, r2
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	4413      	add	r3, r2
 8008348:	009b      	lsls	r3, r3, #2
 800834a:	440b      	add	r3, r1
 800834c:	3323      	adds	r3, #35	@ 0x23
 800834e:	2201      	movs	r2, #1
 8008350:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	33b0      	adds	r3, #176	@ 0xb0
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	4413      	add	r3, r2
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2200      	movs	r2, #0
 800837a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008384:	2b00      	cmp	r3, #0
 8008386:	d101      	bne.n	800838c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008388:	2302      	movs	r3, #2
 800838a:	e018      	b.n	80083be <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	7c1b      	ldrb	r3, [r3, #16]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d10a      	bne.n	80083aa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008394:	4b0d      	ldr	r3, [pc, #52]	@ (80083cc <USBD_CDC_Init+0x1e8>)
 8008396:	7819      	ldrb	r1, [r3, #0]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800839e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f002 fc14 	bl	800abd0 <USBD_LL_PrepareReceive>
 80083a8:	e008      	b.n	80083bc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80083aa:	4b08      	ldr	r3, [pc, #32]	@ (80083cc <USBD_CDC_Init+0x1e8>)
 80083ac:	7819      	ldrb	r1, [r3, #0]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083b4:	2340      	movs	r3, #64	@ 0x40
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f002 fc0a 	bl	800abd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	20000097 	.word	0x20000097
 80083cc:	20000098 	.word	0x20000098
 80083d0:	20000099 	.word	0x20000099

080083d4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b082      	sub	sp, #8
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
 80083dc:	460b      	mov	r3, r1
 80083de:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80083e0:	4b3a      	ldr	r3, [pc, #232]	@ (80084cc <USBD_CDC_DeInit+0xf8>)
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	4619      	mov	r1, r3
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f002 fb29 	bl	800aa3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80083ec:	4b37      	ldr	r3, [pc, #220]	@ (80084cc <USBD_CDC_DeInit+0xf8>)
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	f003 020f 	and.w	r2, r3, #15
 80083f4:	6879      	ldr	r1, [r7, #4]
 80083f6:	4613      	mov	r3, r2
 80083f8:	009b      	lsls	r3, r3, #2
 80083fa:	4413      	add	r3, r2
 80083fc:	009b      	lsls	r3, r3, #2
 80083fe:	440b      	add	r3, r1
 8008400:	3323      	adds	r3, #35	@ 0x23
 8008402:	2200      	movs	r2, #0
 8008404:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008406:	4b32      	ldr	r3, [pc, #200]	@ (80084d0 <USBD_CDC_DeInit+0xfc>)
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	4619      	mov	r1, r3
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f002 fb16 	bl	800aa3e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008412:	4b2f      	ldr	r3, [pc, #188]	@ (80084d0 <USBD_CDC_DeInit+0xfc>)
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	f003 020f 	and.w	r2, r3, #15
 800841a:	6879      	ldr	r1, [r7, #4]
 800841c:	4613      	mov	r3, r2
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4413      	add	r3, r2
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	440b      	add	r3, r1
 8008426:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800842a:	2200      	movs	r2, #0
 800842c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800842e:	4b29      	ldr	r3, [pc, #164]	@ (80084d4 <USBD_CDC_DeInit+0x100>)
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f002 fb02 	bl	800aa3e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800843a:	4b26      	ldr	r3, [pc, #152]	@ (80084d4 <USBD_CDC_DeInit+0x100>)
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	f003 020f 	and.w	r2, r3, #15
 8008442:	6879      	ldr	r1, [r7, #4]
 8008444:	4613      	mov	r3, r2
 8008446:	009b      	lsls	r3, r3, #2
 8008448:	4413      	add	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	440b      	add	r3, r1
 800844e:	3323      	adds	r3, #35	@ 0x23
 8008450:	2200      	movs	r2, #0
 8008452:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008454:	4b1f      	ldr	r3, [pc, #124]	@ (80084d4 <USBD_CDC_DeInit+0x100>)
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	f003 020f 	and.w	r2, r3, #15
 800845c:	6879      	ldr	r1, [r7, #4]
 800845e:	4613      	mov	r3, r2
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	4413      	add	r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	440b      	add	r3, r1
 8008468:	331c      	adds	r3, #28
 800846a:	2200      	movs	r2, #0
 800846c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	32b0      	adds	r2, #176	@ 0xb0
 8008478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d01f      	beq.n	80084c0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	33b0      	adds	r3, #176	@ 0xb0
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	4413      	add	r3, r2
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	32b0      	adds	r2, #176	@ 0xb0
 800849e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084a2:	4618      	mov	r0, r3
 80084a4:	f002 fbd6 	bl	800ac54 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	32b0      	adds	r2, #176	@ 0xb0
 80084b2:	2100      	movs	r1, #0
 80084b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3708      	adds	r7, #8
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	20000097 	.word	0x20000097
 80084d0:	20000098 	.word	0x20000098
 80084d4:	20000099 	.word	0x20000099

080084d8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b086      	sub	sp, #24
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	32b0      	adds	r2, #176	@ 0xb0
 80084ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80084f2:	2300      	movs	r3, #0
 80084f4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80084f6:	2300      	movs	r3, #0
 80084f8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80084fa:	2300      	movs	r3, #0
 80084fc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d101      	bne.n	8008508 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008504:	2303      	movs	r3, #3
 8008506:	e0bf      	b.n	8008688 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008510:	2b00      	cmp	r3, #0
 8008512:	d050      	beq.n	80085b6 <USBD_CDC_Setup+0xde>
 8008514:	2b20      	cmp	r3, #32
 8008516:	f040 80af 	bne.w	8008678 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	88db      	ldrh	r3, [r3, #6]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d03a      	beq.n	8008598 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	b25b      	sxtb	r3, r3
 8008528:	2b00      	cmp	r3, #0
 800852a:	da1b      	bge.n	8008564 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	33b0      	adds	r3, #176	@ 0xb0
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	4413      	add	r3, r2
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	683a      	ldr	r2, [r7, #0]
 8008540:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008542:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008544:	683a      	ldr	r2, [r7, #0]
 8008546:	88d2      	ldrh	r2, [r2, #6]
 8008548:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	88db      	ldrh	r3, [r3, #6]
 800854e:	2b07      	cmp	r3, #7
 8008550:	bf28      	it	cs
 8008552:	2307      	movcs	r3, #7
 8008554:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	89fa      	ldrh	r2, [r7, #14]
 800855a:	4619      	mov	r1, r3
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f001 fda9 	bl	800a0b4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008562:	e090      	b.n	8008686 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	785a      	ldrb	r2, [r3, #1]
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	88db      	ldrh	r3, [r3, #6]
 8008572:	2b3f      	cmp	r3, #63	@ 0x3f
 8008574:	d803      	bhi.n	800857e <USBD_CDC_Setup+0xa6>
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	88db      	ldrh	r3, [r3, #6]
 800857a:	b2da      	uxtb	r2, r3
 800857c:	e000      	b.n	8008580 <USBD_CDC_Setup+0xa8>
 800857e:	2240      	movs	r2, #64	@ 0x40
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008586:	6939      	ldr	r1, [r7, #16]
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800858e:	461a      	mov	r2, r3
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f001 fdbe 	bl	800a112 <USBD_CtlPrepareRx>
      break;
 8008596:	e076      	b.n	8008686 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	33b0      	adds	r3, #176	@ 0xb0
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	4413      	add	r3, r2
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	683a      	ldr	r2, [r7, #0]
 80085ac:	7850      	ldrb	r0, [r2, #1]
 80085ae:	2200      	movs	r2, #0
 80085b0:	6839      	ldr	r1, [r7, #0]
 80085b2:	4798      	blx	r3
      break;
 80085b4:	e067      	b.n	8008686 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	785b      	ldrb	r3, [r3, #1]
 80085ba:	2b0b      	cmp	r3, #11
 80085bc:	d851      	bhi.n	8008662 <USBD_CDC_Setup+0x18a>
 80085be:	a201      	add	r2, pc, #4	@ (adr r2, 80085c4 <USBD_CDC_Setup+0xec>)
 80085c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085c4:	080085f5 	.word	0x080085f5
 80085c8:	08008671 	.word	0x08008671
 80085cc:	08008663 	.word	0x08008663
 80085d0:	08008663 	.word	0x08008663
 80085d4:	08008663 	.word	0x08008663
 80085d8:	08008663 	.word	0x08008663
 80085dc:	08008663 	.word	0x08008663
 80085e0:	08008663 	.word	0x08008663
 80085e4:	08008663 	.word	0x08008663
 80085e8:	08008663 	.word	0x08008663
 80085ec:	0800861f 	.word	0x0800861f
 80085f0:	08008649 	.word	0x08008649
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	2b03      	cmp	r3, #3
 80085fe:	d107      	bne.n	8008610 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008600:	f107 030a 	add.w	r3, r7, #10
 8008604:	2202      	movs	r2, #2
 8008606:	4619      	mov	r1, r3
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f001 fd53 	bl	800a0b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800860e:	e032      	b.n	8008676 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008610:	6839      	ldr	r1, [r7, #0]
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f001 fcd1 	bl	8009fba <USBD_CtlError>
            ret = USBD_FAIL;
 8008618:	2303      	movs	r3, #3
 800861a:	75fb      	strb	r3, [r7, #23]
          break;
 800861c:	e02b      	b.n	8008676 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008624:	b2db      	uxtb	r3, r3
 8008626:	2b03      	cmp	r3, #3
 8008628:	d107      	bne.n	800863a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800862a:	f107 030d 	add.w	r3, r7, #13
 800862e:	2201      	movs	r2, #1
 8008630:	4619      	mov	r1, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f001 fd3e 	bl	800a0b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008638:	e01d      	b.n	8008676 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800863a:	6839      	ldr	r1, [r7, #0]
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f001 fcbc 	bl	8009fba <USBD_CtlError>
            ret = USBD_FAIL;
 8008642:	2303      	movs	r3, #3
 8008644:	75fb      	strb	r3, [r7, #23]
          break;
 8008646:	e016      	b.n	8008676 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b03      	cmp	r3, #3
 8008652:	d00f      	beq.n	8008674 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008654:	6839      	ldr	r1, [r7, #0]
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f001 fcaf 	bl	8009fba <USBD_CtlError>
            ret = USBD_FAIL;
 800865c:	2303      	movs	r3, #3
 800865e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008660:	e008      	b.n	8008674 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008662:	6839      	ldr	r1, [r7, #0]
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f001 fca8 	bl	8009fba <USBD_CtlError>
          ret = USBD_FAIL;
 800866a:	2303      	movs	r3, #3
 800866c:	75fb      	strb	r3, [r7, #23]
          break;
 800866e:	e002      	b.n	8008676 <USBD_CDC_Setup+0x19e>
          break;
 8008670:	bf00      	nop
 8008672:	e008      	b.n	8008686 <USBD_CDC_Setup+0x1ae>
          break;
 8008674:	bf00      	nop
      }
      break;
 8008676:	e006      	b.n	8008686 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008678:	6839      	ldr	r1, [r7, #0]
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f001 fc9d 	bl	8009fba <USBD_CtlError>
      ret = USBD_FAIL;
 8008680:	2303      	movs	r3, #3
 8008682:	75fb      	strb	r3, [r7, #23]
      break;
 8008684:	bf00      	nop
  }

  return (uint8_t)ret;
 8008686:	7dfb      	ldrb	r3, [r7, #23]
}
 8008688:	4618      	mov	r0, r3
 800868a:	3718      	adds	r7, #24
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	460b      	mov	r3, r1
 800869a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80086a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	32b0      	adds	r2, #176	@ 0xb0
 80086ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e065      	b.n	8008786 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	32b0      	adds	r2, #176	@ 0xb0
 80086c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086c8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086ca:	78fb      	ldrb	r3, [r7, #3]
 80086cc:	f003 020f 	and.w	r2, r3, #15
 80086d0:	6879      	ldr	r1, [r7, #4]
 80086d2:	4613      	mov	r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	440b      	add	r3, r1
 80086dc:	3314      	adds	r3, #20
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d02f      	beq.n	8008744 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80086e4:	78fb      	ldrb	r3, [r7, #3]
 80086e6:	f003 020f 	and.w	r2, r3, #15
 80086ea:	6879      	ldr	r1, [r7, #4]
 80086ec:	4613      	mov	r3, r2
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	4413      	add	r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	440b      	add	r3, r1
 80086f6:	3314      	adds	r3, #20
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	78fb      	ldrb	r3, [r7, #3]
 80086fc:	f003 010f 	and.w	r1, r3, #15
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	460b      	mov	r3, r1
 8008704:	00db      	lsls	r3, r3, #3
 8008706:	440b      	add	r3, r1
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4403      	add	r3, r0
 800870c:	331c      	adds	r3, #28
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	fbb2 f1f3 	udiv	r1, r2, r3
 8008714:	fb01 f303 	mul.w	r3, r1, r3
 8008718:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800871a:	2b00      	cmp	r3, #0
 800871c:	d112      	bne.n	8008744 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800871e:	78fb      	ldrb	r3, [r7, #3]
 8008720:	f003 020f 	and.w	r2, r3, #15
 8008724:	6879      	ldr	r1, [r7, #4]
 8008726:	4613      	mov	r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	4413      	add	r3, r2
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	440b      	add	r3, r1
 8008730:	3314      	adds	r3, #20
 8008732:	2200      	movs	r2, #0
 8008734:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008736:	78f9      	ldrb	r1, [r7, #3]
 8008738:	2300      	movs	r3, #0
 800873a:	2200      	movs	r2, #0
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f002 fa26 	bl	800ab8e <USBD_LL_Transmit>
 8008742:	e01f      	b.n	8008784 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	2200      	movs	r2, #0
 8008748:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	33b0      	adds	r3, #176	@ 0xb0
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	4413      	add	r3, r2
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	691b      	ldr	r3, [r3, #16]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d010      	beq.n	8008784 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	33b0      	adds	r3, #176	@ 0xb0
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4413      	add	r3, r2
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	691b      	ldr	r3, [r3, #16]
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800877a:	68ba      	ldr	r2, [r7, #8]
 800877c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008780:	78fa      	ldrb	r2, [r7, #3]
 8008782:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008784:	2300      	movs	r3, #0
}
 8008786:	4618      	mov	r0, r3
 8008788:	3710      	adds	r7, #16
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}

0800878e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b084      	sub	sp, #16
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
 8008796:	460b      	mov	r3, r1
 8008798:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	32b0      	adds	r2, #176	@ 0xb0
 80087a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087a8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	32b0      	adds	r2, #176	@ 0xb0
 80087b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80087bc:	2303      	movs	r3, #3
 80087be:	e01a      	b.n	80087f6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80087c0:	78fb      	ldrb	r3, [r7, #3]
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f002 fa24 	bl	800ac12 <USBD_LL_GetRxDataSize>
 80087ca:	4602      	mov	r2, r0
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	33b0      	adds	r3, #176	@ 0xb0
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	4413      	add	r3, r2
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80087ea:	68fa      	ldr	r2, [r7, #12]
 80087ec:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80087f0:	4611      	mov	r1, r2
 80087f2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b084      	sub	sp, #16
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	32b0      	adds	r2, #176	@ 0xb0
 8008810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008814:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d101      	bne.n	8008820 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800881c:	2303      	movs	r3, #3
 800881e:	e024      	b.n	800886a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	33b0      	adds	r3, #176	@ 0xb0
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	4413      	add	r3, r2
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d019      	beq.n	8008868 <USBD_CDC_EP0_RxReady+0x6a>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800883a:	2bff      	cmp	r3, #255	@ 0xff
 800883c:	d014      	beq.n	8008868 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	33b0      	adds	r3, #176	@ 0xb0
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	4413      	add	r3, r2
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	68fa      	ldr	r2, [r7, #12]
 8008852:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008856:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008858:	68fa      	ldr	r2, [r7, #12]
 800885a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800885e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	22ff      	movs	r2, #255	@ 0xff
 8008864:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008868:	2300      	movs	r3, #0
}
 800886a:	4618      	mov	r0, r3
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
	...

08008874 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b086      	sub	sp, #24
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800887c:	2182      	movs	r1, #130	@ 0x82
 800887e:	4818      	ldr	r0, [pc, #96]	@ (80088e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008880:	f000 fd62 	bl	8009348 <USBD_GetEpDesc>
 8008884:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008886:	2101      	movs	r1, #1
 8008888:	4815      	ldr	r0, [pc, #84]	@ (80088e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800888a:	f000 fd5d 	bl	8009348 <USBD_GetEpDesc>
 800888e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008890:	2181      	movs	r1, #129	@ 0x81
 8008892:	4813      	ldr	r0, [pc, #76]	@ (80088e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008894:	f000 fd58 	bl	8009348 <USBD_GetEpDesc>
 8008898:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d002      	beq.n	80088a6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	2210      	movs	r2, #16
 80088a4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088a6:	693b      	ldr	r3, [r7, #16]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d006      	beq.n	80088ba <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088ac:	693b      	ldr	r3, [r7, #16]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088b4:	711a      	strb	r2, [r3, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d006      	beq.n	80088ce <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088c8:	711a      	strb	r2, [r3, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2243      	movs	r2, #67	@ 0x43
 80088d2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088d4:	4b02      	ldr	r3, [pc, #8]	@ (80088e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	3718      	adds	r7, #24
 80088da:	46bd      	mov	sp, r7
 80088dc:	bd80      	pop	{r7, pc}
 80088de:	bf00      	nop
 80088e0:	20000054 	.word	0x20000054

080088e4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b086      	sub	sp, #24
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088ec:	2182      	movs	r1, #130	@ 0x82
 80088ee:	4818      	ldr	r0, [pc, #96]	@ (8008950 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088f0:	f000 fd2a 	bl	8009348 <USBD_GetEpDesc>
 80088f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088f6:	2101      	movs	r1, #1
 80088f8:	4815      	ldr	r0, [pc, #84]	@ (8008950 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088fa:	f000 fd25 	bl	8009348 <USBD_GetEpDesc>
 80088fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008900:	2181      	movs	r1, #129	@ 0x81
 8008902:	4813      	ldr	r0, [pc, #76]	@ (8008950 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008904:	f000 fd20 	bl	8009348 <USBD_GetEpDesc>
 8008908:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d002      	beq.n	8008916 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	2210      	movs	r2, #16
 8008914:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d006      	beq.n	800892a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	2200      	movs	r2, #0
 8008920:	711a      	strb	r2, [r3, #4]
 8008922:	2200      	movs	r2, #0
 8008924:	f042 0202 	orr.w	r2, r2, #2
 8008928:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d006      	beq.n	800893e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	711a      	strb	r2, [r3, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	f042 0202 	orr.w	r2, r2, #2
 800893c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	2243      	movs	r2, #67	@ 0x43
 8008942:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008944:	4b02      	ldr	r3, [pc, #8]	@ (8008950 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008946:	4618      	mov	r0, r3
 8008948:	3718      	adds	r7, #24
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}
 800894e:	bf00      	nop
 8008950:	20000054 	.word	0x20000054

08008954 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b086      	sub	sp, #24
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800895c:	2182      	movs	r1, #130	@ 0x82
 800895e:	4818      	ldr	r0, [pc, #96]	@ (80089c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008960:	f000 fcf2 	bl	8009348 <USBD_GetEpDesc>
 8008964:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008966:	2101      	movs	r1, #1
 8008968:	4815      	ldr	r0, [pc, #84]	@ (80089c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800896a:	f000 fced 	bl	8009348 <USBD_GetEpDesc>
 800896e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008970:	2181      	movs	r1, #129	@ 0x81
 8008972:	4813      	ldr	r0, [pc, #76]	@ (80089c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008974:	f000 fce8 	bl	8009348 <USBD_GetEpDesc>
 8008978:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d002      	beq.n	8008986 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	2210      	movs	r2, #16
 8008984:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d006      	beq.n	800899a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	2200      	movs	r2, #0
 8008990:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008994:	711a      	strb	r2, [r3, #4]
 8008996:	2200      	movs	r2, #0
 8008998:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d006      	beq.n	80089ae <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089a8:	711a      	strb	r2, [r3, #4]
 80089aa:	2200      	movs	r2, #0
 80089ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2243      	movs	r2, #67	@ 0x43
 80089b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089b4:	4b02      	ldr	r3, [pc, #8]	@ (80089c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3718      	adds	r7, #24
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	20000054 	.word	0x20000054

080089c4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	220a      	movs	r2, #10
 80089d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80089d2:	4b03      	ldr	r3, [pc, #12]	@ (80089e0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr
 80089e0:	20000010 	.word	0x20000010

080089e4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b083      	sub	sp, #12
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
 80089ec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d101      	bne.n	80089f8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80089f4:	2303      	movs	r3, #3
 80089f6:	e009      	b.n	8008a0c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	33b0      	adds	r3, #176	@ 0xb0
 8008a02:	009b      	lsls	r3, r3, #2
 8008a04:	4413      	add	r3, r2
 8008a06:	683a      	ldr	r2, [r7, #0]
 8008a08:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008a0a:	2300      	movs	r3, #0
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b087      	sub	sp, #28
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	32b0      	adds	r2, #176	@ 0xb0
 8008a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a32:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a3a:	2303      	movs	r3, #3
 8008a3c:	e008      	b.n	8008a50 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008a4e:	2300      	movs	r3, #0
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	371c      	adds	r7, #28
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b085      	sub	sp, #20
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	32b0      	adds	r2, #176	@ 0xb0
 8008a70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a74:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d101      	bne.n	8008a80 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008a7c:	2303      	movs	r3, #3
 8008a7e:	e004      	b.n	8008a8a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	683a      	ldr	r2, [r7, #0]
 8008a84:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3714      	adds	r7, #20
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
	...

08008a98 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	32b0      	adds	r2, #176	@ 0xb0
 8008aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aae:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d101      	bne.n	8008abe <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008aba:	2303      	movs	r3, #3
 8008abc:	e025      	b.n	8008b0a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d11f      	bne.n	8008b08 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008ad0:	4b10      	ldr	r3, [pc, #64]	@ (8008b14 <USBD_CDC_TransmitPacket+0x7c>)
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	f003 020f 	and.w	r2, r3, #15
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	4613      	mov	r3, r2
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	4413      	add	r3, r2
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	4403      	add	r3, r0
 8008aea:	3314      	adds	r3, #20
 8008aec:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008aee:	4b09      	ldr	r3, [pc, #36]	@ (8008b14 <USBD_CDC_TransmitPacket+0x7c>)
 8008af0:	7819      	ldrb	r1, [r3, #0]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f002 f845 	bl	800ab8e <USBD_LL_Transmit>

    ret = USBD_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}
 8008b12:	bf00      	nop
 8008b14:	20000097 	.word	0x20000097

08008b18 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	32b0      	adds	r2, #176	@ 0xb0
 8008b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b2e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	32b0      	adds	r2, #176	@ 0xb0
 8008b3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d101      	bne.n	8008b46 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008b42:	2303      	movs	r3, #3
 8008b44:	e018      	b.n	8008b78 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	7c1b      	ldrb	r3, [r3, #16]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d10a      	bne.n	8008b64 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8008b80 <USBD_CDC_ReceivePacket+0x68>)
 8008b50:	7819      	ldrb	r1, [r3, #0]
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f002 f837 	bl	800abd0 <USBD_LL_PrepareReceive>
 8008b62:	e008      	b.n	8008b76 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b64:	4b06      	ldr	r3, [pc, #24]	@ (8008b80 <USBD_CDC_ReceivePacket+0x68>)
 8008b66:	7819      	ldrb	r1, [r3, #0]
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b6e:	2340      	movs	r3, #64	@ 0x40
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f002 f82d 	bl	800abd0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3710      	adds	r7, #16
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	20000098 	.word	0x20000098

08008b84 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	4613      	mov	r3, r2
 8008b90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d101      	bne.n	8008b9c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	e01f      	b.n	8008bdc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d003      	beq.n	8008bc2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	68ba      	ldr	r2, [r7, #8]
 8008bbe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	79fa      	ldrb	r2, [r7, #7]
 8008bce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f001 fea7 	bl	800a924 <USBD_LL_Init>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3718      	adds	r7, #24
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d101      	bne.n	8008bfc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008bf8:	2303      	movs	r3, #3
 8008bfa:	e025      	b.n	8008c48 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	683a      	ldr	r2, [r7, #0]
 8008c00:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	32ae      	adds	r2, #174	@ 0xae
 8008c0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d00f      	beq.n	8008c38 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	32ae      	adds	r2, #174	@ 0xae
 8008c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c28:	f107 020e 	add.w	r2, r7, #14
 8008c2c:	4610      	mov	r0, r2
 8008c2e:	4798      	blx	r3
 8008c30:	4602      	mov	r2, r0
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008c3e:	1c5a      	adds	r2, r3, #1
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f001 feaf 	bl	800a9bc <USBD_LL_Start>
 8008c5e:	4603      	mov	r3, r0
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3708      	adds	r7, #8
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c70:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	370c      	adds	r7, #12
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr

08008c7e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c7e:	b580      	push	{r7, lr}
 8008c80:	b084      	sub	sp, #16
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
 8008c86:	460b      	mov	r3, r1
 8008c88:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d009      	beq.n	8008cac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	78fa      	ldrb	r2, [r7, #3]
 8008ca2:	4611      	mov	r1, r2
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	4798      	blx	r3
 8008ca8:	4603      	mov	r3, r0
 8008caa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b084      	sub	sp, #16
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	78fa      	ldrb	r2, [r7, #3]
 8008cd0:	4611      	mov	r1, r2
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	4798      	blx	r3
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d001      	beq.n	8008ce0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008cdc:	2303      	movs	r3, #3
 8008cde:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	3710      	adds	r7, #16
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}

08008cea <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008cea:	b580      	push	{r7, lr}
 8008cec:	b084      	sub	sp, #16
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
 8008cf2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cfa:	6839      	ldr	r1, [r7, #0]
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f001 f922 	bl	8009f46 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2201      	movs	r2, #1
 8008d06:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008d10:	461a      	mov	r2, r3
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d1e:	f003 031f 	and.w	r3, r3, #31
 8008d22:	2b02      	cmp	r3, #2
 8008d24:	d01a      	beq.n	8008d5c <USBD_LL_SetupStage+0x72>
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	d822      	bhi.n	8008d70 <USBD_LL_SetupStage+0x86>
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d002      	beq.n	8008d34 <USBD_LL_SetupStage+0x4a>
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d00a      	beq.n	8008d48 <USBD_LL_SetupStage+0x5e>
 8008d32:	e01d      	b.n	8008d70 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 fb77 	bl	8009430 <USBD_StdDevReq>
 8008d42:	4603      	mov	r3, r0
 8008d44:	73fb      	strb	r3, [r7, #15]
      break;
 8008d46:	e020      	b.n	8008d8a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d4e:	4619      	mov	r1, r3
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 fbdf 	bl	8009514 <USBD_StdItfReq>
 8008d56:	4603      	mov	r3, r0
 8008d58:	73fb      	strb	r3, [r7, #15]
      break;
 8008d5a:	e016      	b.n	8008d8a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d62:	4619      	mov	r1, r3
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 fc41 	bl	80095ec <USBD_StdEPReq>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	73fb      	strb	r3, [r7, #15]
      break;
 8008d6e:	e00c      	b.n	8008d8a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d76:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f001 fe7c 	bl	800aa7c <USBD_LL_StallEP>
 8008d84:	4603      	mov	r3, r0
 8008d86:	73fb      	strb	r3, [r7, #15]
      break;
 8008d88:	bf00      	nop
  }

  return ret;
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3710      	adds	r7, #16
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}

08008d94 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b086      	sub	sp, #24
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	607a      	str	r2, [r7, #4]
 8008da0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008da2:	2300      	movs	r3, #0
 8008da4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008da6:	7afb      	ldrb	r3, [r7, #11]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d177      	bne.n	8008e9c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008db2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008dba:	2b03      	cmp	r3, #3
 8008dbc:	f040 80a1 	bne.w	8008f02 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	8992      	ldrh	r2, [r2, #12]
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d91c      	bls.n	8008e06 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	693a      	ldr	r2, [r7, #16]
 8008dd2:	8992      	ldrh	r2, [r2, #12]
 8008dd4:	1a9a      	subs	r2, r3, r2
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	8992      	ldrh	r2, [r2, #12]
 8008de2:	441a      	add	r2, r3
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	6919      	ldr	r1, [r3, #16]
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	899b      	ldrh	r3, [r3, #12]
 8008df0:	461a      	mov	r2, r3
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	4293      	cmp	r3, r2
 8008df8:	bf38      	it	cc
 8008dfa:	4613      	movcc	r3, r2
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	68f8      	ldr	r0, [r7, #12]
 8008e00:	f001 f9a8 	bl	800a154 <USBD_CtlContinueRx>
 8008e04:	e07d      	b.n	8008f02 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e0c:	f003 031f 	and.w	r3, r3, #31
 8008e10:	2b02      	cmp	r3, #2
 8008e12:	d014      	beq.n	8008e3e <USBD_LL_DataOutStage+0xaa>
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	d81d      	bhi.n	8008e54 <USBD_LL_DataOutStage+0xc0>
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d002      	beq.n	8008e22 <USBD_LL_DataOutStage+0x8e>
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	d003      	beq.n	8008e28 <USBD_LL_DataOutStage+0x94>
 8008e20:	e018      	b.n	8008e54 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008e22:	2300      	movs	r3, #0
 8008e24:	75bb      	strb	r3, [r7, #22]
            break;
 8008e26:	e018      	b.n	8008e5a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	4619      	mov	r1, r3
 8008e32:	68f8      	ldr	r0, [r7, #12]
 8008e34:	f000 fa6e 	bl	8009314 <USBD_CoreFindIF>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	75bb      	strb	r3, [r7, #22]
            break;
 8008e3c:	e00d      	b.n	8008e5a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	4619      	mov	r1, r3
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f000 fa70 	bl	800932e <USBD_CoreFindEP>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	75bb      	strb	r3, [r7, #22]
            break;
 8008e52:	e002      	b.n	8008e5a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008e54:	2300      	movs	r3, #0
 8008e56:	75bb      	strb	r3, [r7, #22]
            break;
 8008e58:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008e5a:	7dbb      	ldrb	r3, [r7, #22]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d119      	bne.n	8008e94 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	2b03      	cmp	r3, #3
 8008e6a:	d113      	bne.n	8008e94 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008e6c:	7dba      	ldrb	r2, [r7, #22]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	32ae      	adds	r2, #174	@ 0xae
 8008e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e76:	691b      	ldr	r3, [r3, #16]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d00b      	beq.n	8008e94 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008e7c:	7dba      	ldrb	r2, [r7, #22]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008e84:	7dba      	ldrb	r2, [r7, #22]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	32ae      	adds	r2, #174	@ 0xae
 8008e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e8e:	691b      	ldr	r3, [r3, #16]
 8008e90:	68f8      	ldr	r0, [r7, #12]
 8008e92:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008e94:	68f8      	ldr	r0, [r7, #12]
 8008e96:	f001 f96e 	bl	800a176 <USBD_CtlSendStatus>
 8008e9a:	e032      	b.n	8008f02 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008e9c:	7afb      	ldrb	r3, [r7, #11]
 8008e9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f000 fa41 	bl	800932e <USBD_CoreFindEP>
 8008eac:	4603      	mov	r3, r0
 8008eae:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008eb0:	7dbb      	ldrb	r3, [r7, #22]
 8008eb2:	2bff      	cmp	r3, #255	@ 0xff
 8008eb4:	d025      	beq.n	8008f02 <USBD_LL_DataOutStage+0x16e>
 8008eb6:	7dbb      	ldrb	r3, [r7, #22]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d122      	bne.n	8008f02 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ec2:	b2db      	uxtb	r3, r3
 8008ec4:	2b03      	cmp	r3, #3
 8008ec6:	d117      	bne.n	8008ef8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008ec8:	7dba      	ldrb	r2, [r7, #22]
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	32ae      	adds	r2, #174	@ 0xae
 8008ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ed2:	699b      	ldr	r3, [r3, #24]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d00f      	beq.n	8008ef8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008ed8:	7dba      	ldrb	r2, [r7, #22]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008ee0:	7dba      	ldrb	r2, [r7, #22]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	32ae      	adds	r2, #174	@ 0xae
 8008ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eea:	699b      	ldr	r3, [r3, #24]
 8008eec:	7afa      	ldrb	r2, [r7, #11]
 8008eee:	4611      	mov	r1, r2
 8008ef0:	68f8      	ldr	r0, [r7, #12]
 8008ef2:	4798      	blx	r3
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008ef8:	7dfb      	ldrb	r3, [r7, #23]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008efe:	7dfb      	ldrb	r3, [r7, #23]
 8008f00:	e000      	b.n	8008f04 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3718      	adds	r7, #24
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b086      	sub	sp, #24
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	60f8      	str	r0, [r7, #12]
 8008f14:	460b      	mov	r3, r1
 8008f16:	607a      	str	r2, [r7, #4]
 8008f18:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008f1a:	7afb      	ldrb	r3, [r7, #11]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d178      	bne.n	8009012 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	3314      	adds	r3, #20
 8008f24:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	d163      	bne.n	8008ff8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	693a      	ldr	r2, [r7, #16]
 8008f36:	8992      	ldrh	r2, [r2, #12]
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d91c      	bls.n	8008f76 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	8992      	ldrh	r2, [r2, #12]
 8008f44:	1a9a      	subs	r2, r3, r2
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	691b      	ldr	r3, [r3, #16]
 8008f4e:	693a      	ldr	r2, [r7, #16]
 8008f50:	8992      	ldrh	r2, [r2, #12]
 8008f52:	441a      	add	r2, r3
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	6919      	ldr	r1, [r3, #16]
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	461a      	mov	r2, r3
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f001 f8c4 	bl	800a0f0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f68:	2300      	movs	r3, #0
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	2100      	movs	r1, #0
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f001 fe2e 	bl	800abd0 <USBD_LL_PrepareReceive>
 8008f74:	e040      	b.n	8008ff8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	899b      	ldrh	r3, [r3, #12]
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d11c      	bne.n	8008fbe <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	693a      	ldr	r2, [r7, #16]
 8008f8a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d316      	bcc.n	8008fbe <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008f9a:	429a      	cmp	r2, r3
 8008f9c:	d20f      	bcs.n	8008fbe <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	2100      	movs	r1, #0
 8008fa2:	68f8      	ldr	r0, [r7, #12]
 8008fa4:	f001 f8a4 	bl	800a0f0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2200      	movs	r2, #0
 8008fac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	2100      	movs	r1, #0
 8008fb6:	68f8      	ldr	r0, [r7, #12]
 8008fb8:	f001 fe0a 	bl	800abd0 <USBD_LL_PrepareReceive>
 8008fbc:	e01c      	b.n	8008ff8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b03      	cmp	r3, #3
 8008fc8:	d10f      	bne.n	8008fea <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d009      	beq.n	8008fea <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fe4:	68db      	ldr	r3, [r3, #12]
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fea:	2180      	movs	r1, #128	@ 0x80
 8008fec:	68f8      	ldr	r0, [r7, #12]
 8008fee:	f001 fd45 	bl	800aa7c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008ff2:	68f8      	ldr	r0, [r7, #12]
 8008ff4:	f001 f8d2 	bl	800a19c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d03a      	beq.n	8009078 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009002:	68f8      	ldr	r0, [r7, #12]
 8009004:	f7ff fe30 	bl	8008c68 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009010:	e032      	b.n	8009078 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009012:	7afb      	ldrb	r3, [r7, #11]
 8009014:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009018:	b2db      	uxtb	r3, r3
 800901a:	4619      	mov	r1, r3
 800901c:	68f8      	ldr	r0, [r7, #12]
 800901e:	f000 f986 	bl	800932e <USBD_CoreFindEP>
 8009022:	4603      	mov	r3, r0
 8009024:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009026:	7dfb      	ldrb	r3, [r7, #23]
 8009028:	2bff      	cmp	r3, #255	@ 0xff
 800902a:	d025      	beq.n	8009078 <USBD_LL_DataInStage+0x16c>
 800902c:	7dfb      	ldrb	r3, [r7, #23]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d122      	bne.n	8009078 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009038:	b2db      	uxtb	r3, r3
 800903a:	2b03      	cmp	r3, #3
 800903c:	d11c      	bne.n	8009078 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800903e:	7dfa      	ldrb	r2, [r7, #23]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	32ae      	adds	r2, #174	@ 0xae
 8009044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009048:	695b      	ldr	r3, [r3, #20]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d014      	beq.n	8009078 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800904e:	7dfa      	ldrb	r2, [r7, #23]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009056:	7dfa      	ldrb	r2, [r7, #23]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	32ae      	adds	r2, #174	@ 0xae
 800905c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	7afa      	ldrb	r2, [r7, #11]
 8009064:	4611      	mov	r1, r2
 8009066:	68f8      	ldr	r0, [r7, #12]
 8009068:	4798      	blx	r3
 800906a:	4603      	mov	r3, r0
 800906c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800906e:	7dbb      	ldrb	r3, [r7, #22]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009074:	7dbb      	ldrb	r3, [r7, #22]
 8009076:	e000      	b.n	800907a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009078:	2300      	movs	r3, #0
}
 800907a:	4618      	mov	r0, r3
 800907c:	3718      	adds	r7, #24
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}

08009082 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009082:	b580      	push	{r7, lr}
 8009084:	b084      	sub	sp, #16
 8009086:	af00      	add	r7, sp, #0
 8009088:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800908a:	2300      	movs	r3, #0
 800908c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2201      	movs	r2, #1
 8009092:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	2200      	movs	r2, #0
 80090a2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d014      	beq.n	80090e8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00e      	beq.n	80090e8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	687a      	ldr	r2, [r7, #4]
 80090d4:	6852      	ldr	r2, [r2, #4]
 80090d6:	b2d2      	uxtb	r2, r2
 80090d8:	4611      	mov	r1, r2
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	4798      	blx	r3
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d001      	beq.n	80090e8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80090e4:	2303      	movs	r3, #3
 80090e6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80090e8:	2340      	movs	r3, #64	@ 0x40
 80090ea:	2200      	movs	r2, #0
 80090ec:	2100      	movs	r1, #0
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f001 fc7f 	bl	800a9f2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2240      	movs	r2, #64	@ 0x40
 8009100:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009104:	2340      	movs	r3, #64	@ 0x40
 8009106:	2200      	movs	r2, #0
 8009108:	2180      	movs	r1, #128	@ 0x80
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f001 fc71 	bl	800a9f2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2201      	movs	r2, #1
 8009114:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2240      	movs	r2, #64	@ 0x40
 800911c:	841a      	strh	r2, [r3, #32]

  return ret;
 800911e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009120:	4618      	mov	r0, r3
 8009122:	3710      	adds	r7, #16
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	460b      	mov	r3, r1
 8009132:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	78fa      	ldrb	r2, [r7, #3]
 8009138:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800913a:	2300      	movs	r3, #0
}
 800913c:	4618      	mov	r0, r3
 800913e:	370c      	adds	r7, #12
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr

08009148 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009148:	b480      	push	{r7}
 800914a:	b083      	sub	sp, #12
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009156:	b2db      	uxtb	r3, r3
 8009158:	2b04      	cmp	r3, #4
 800915a:	d006      	beq.n	800916a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009162:	b2da      	uxtb	r2, r3
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2204      	movs	r2, #4
 800916e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009172:	2300      	movs	r3, #0
}
 8009174:	4618      	mov	r0, r3
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800918e:	b2db      	uxtb	r3, r3
 8009190:	2b04      	cmp	r3, #4
 8009192:	d106      	bne.n	80091a2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800919a:	b2da      	uxtb	r2, r3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80091a2:	2300      	movs	r3, #0
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	370c      	adds	r7, #12
 80091a8:	46bd      	mov	sp, r7
 80091aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ae:	4770      	bx	lr

080091b0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	2b03      	cmp	r3, #3
 80091c2:	d110      	bne.n	80091e6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d00b      	beq.n	80091e6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091d4:	69db      	ldr	r3, [r3, #28]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d005      	beq.n	80091e6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091e0:	69db      	ldr	r3, [r3, #28]
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80091e6:	2300      	movs	r3, #0
}
 80091e8:	4618      	mov	r0, r3
 80091ea:	3708      	adds	r7, #8
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	460b      	mov	r3, r1
 80091fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	32ae      	adds	r2, #174	@ 0xae
 8009206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d101      	bne.n	8009212 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800920e:	2303      	movs	r3, #3
 8009210:	e01c      	b.n	800924c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009218:	b2db      	uxtb	r3, r3
 800921a:	2b03      	cmp	r3, #3
 800921c:	d115      	bne.n	800924a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	32ae      	adds	r2, #174	@ 0xae
 8009228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800922c:	6a1b      	ldr	r3, [r3, #32]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d00b      	beq.n	800924a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	32ae      	adds	r2, #174	@ 0xae
 800923c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	78fa      	ldrb	r2, [r7, #3]
 8009244:	4611      	mov	r1, r2
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800924a:	2300      	movs	r3, #0
}
 800924c:	4618      	mov	r0, r3
 800924e:	3708      	adds	r7, #8
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b082      	sub	sp, #8
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	460b      	mov	r3, r1
 800925e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	32ae      	adds	r2, #174	@ 0xae
 800926a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d101      	bne.n	8009276 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009272:	2303      	movs	r3, #3
 8009274:	e01c      	b.n	80092b0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800927c:	b2db      	uxtb	r3, r3
 800927e:	2b03      	cmp	r3, #3
 8009280:	d115      	bne.n	80092ae <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	32ae      	adds	r2, #174	@ 0xae
 800928c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00b      	beq.n	80092ae <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	32ae      	adds	r2, #174	@ 0xae
 80092a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a6:	78fa      	ldrb	r2, [r7, #3]
 80092a8:	4611      	mov	r1, r2
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092ae:	2300      	movs	r3, #0
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80092c0:	2300      	movs	r3, #0
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	370c      	adds	r7, #12
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b084      	sub	sp, #16
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80092d6:	2300      	movs	r3, #0
 80092d8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d00e      	beq.n	800930a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	687a      	ldr	r2, [r7, #4]
 80092f6:	6852      	ldr	r2, [r2, #4]
 80092f8:	b2d2      	uxtb	r2, r2
 80092fa:	4611      	mov	r1, r2
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	4798      	blx	r3
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d001      	beq.n	800930a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009306:	2303      	movs	r3, #3
 8009308:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800930a:	7bfb      	ldrb	r3, [r7, #15]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	460b      	mov	r3, r1
 800931e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009320:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009322:	4618      	mov	r0, r3
 8009324:	370c      	adds	r7, #12
 8009326:	46bd      	mov	sp, r7
 8009328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932c:	4770      	bx	lr

0800932e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800932e:	b480      	push	{r7}
 8009330:	b083      	sub	sp, #12
 8009332:	af00      	add	r7, sp, #0
 8009334:	6078      	str	r0, [r7, #4]
 8009336:	460b      	mov	r3, r1
 8009338:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800933a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800933c:	4618      	mov	r0, r3
 800933e:	370c      	adds	r7, #12
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b086      	sub	sp, #24
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	460b      	mov	r3, r1
 8009352:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800935c:	2300      	movs	r3, #0
 800935e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	885b      	ldrh	r3, [r3, #2]
 8009364:	b29b      	uxth	r3, r3
 8009366:	68fa      	ldr	r2, [r7, #12]
 8009368:	7812      	ldrb	r2, [r2, #0]
 800936a:	4293      	cmp	r3, r2
 800936c:	d91f      	bls.n	80093ae <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009374:	e013      	b.n	800939e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009376:	f107 030a 	add.w	r3, r7, #10
 800937a:	4619      	mov	r1, r3
 800937c:	6978      	ldr	r0, [r7, #20]
 800937e:	f000 f81b 	bl	80093b8 <USBD_GetNextDesc>
 8009382:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	785b      	ldrb	r3, [r3, #1]
 8009388:	2b05      	cmp	r3, #5
 800938a:	d108      	bne.n	800939e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	789b      	ldrb	r3, [r3, #2]
 8009394:	78fa      	ldrb	r2, [r7, #3]
 8009396:	429a      	cmp	r2, r3
 8009398:	d008      	beq.n	80093ac <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800939a:	2300      	movs	r3, #0
 800939c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	885b      	ldrh	r3, [r3, #2]
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	897b      	ldrh	r3, [r7, #10]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d8e5      	bhi.n	8009376 <USBD_GetEpDesc+0x2e>
 80093aa:	e000      	b.n	80093ae <USBD_GetEpDesc+0x66>
          break;
 80093ac:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80093ae:	693b      	ldr	r3, [r7, #16]
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3718      	adds	r7, #24
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b085      	sub	sp, #20
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	881b      	ldrh	r3, [r3, #0]
 80093ca:	68fa      	ldr	r2, [r7, #12]
 80093cc:	7812      	ldrb	r2, [r2, #0]
 80093ce:	4413      	add	r3, r2
 80093d0:	b29a      	uxth	r2, r3
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	461a      	mov	r2, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4413      	add	r3, r2
 80093e0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80093e2:	68fb      	ldr	r3, [r7, #12]
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3714      	adds	r7, #20
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr

080093f0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b087      	sub	sp, #28
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	3301      	adds	r3, #1
 8009406:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800940e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009412:	021b      	lsls	r3, r3, #8
 8009414:	b21a      	sxth	r2, r3
 8009416:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800941a:	4313      	orrs	r3, r2
 800941c:	b21b      	sxth	r3, r3
 800941e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009420:	89fb      	ldrh	r3, [r7, #14]
}
 8009422:	4618      	mov	r0, r3
 8009424:	371c      	adds	r7, #28
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr
	...

08009430 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b084      	sub	sp, #16
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800943a:	2300      	movs	r3, #0
 800943c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009446:	2b40      	cmp	r3, #64	@ 0x40
 8009448:	d005      	beq.n	8009456 <USBD_StdDevReq+0x26>
 800944a:	2b40      	cmp	r3, #64	@ 0x40
 800944c:	d857      	bhi.n	80094fe <USBD_StdDevReq+0xce>
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00f      	beq.n	8009472 <USBD_StdDevReq+0x42>
 8009452:	2b20      	cmp	r3, #32
 8009454:	d153      	bne.n	80094fe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	32ae      	adds	r2, #174	@ 0xae
 8009460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009464:	689b      	ldr	r3, [r3, #8]
 8009466:	6839      	ldr	r1, [r7, #0]
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	4798      	blx	r3
 800946c:	4603      	mov	r3, r0
 800946e:	73fb      	strb	r3, [r7, #15]
      break;
 8009470:	e04a      	b.n	8009508 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	785b      	ldrb	r3, [r3, #1]
 8009476:	2b09      	cmp	r3, #9
 8009478:	d83b      	bhi.n	80094f2 <USBD_StdDevReq+0xc2>
 800947a:	a201      	add	r2, pc, #4	@ (adr r2, 8009480 <USBD_StdDevReq+0x50>)
 800947c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009480:	080094d5 	.word	0x080094d5
 8009484:	080094e9 	.word	0x080094e9
 8009488:	080094f3 	.word	0x080094f3
 800948c:	080094df 	.word	0x080094df
 8009490:	080094f3 	.word	0x080094f3
 8009494:	080094b3 	.word	0x080094b3
 8009498:	080094a9 	.word	0x080094a9
 800949c:	080094f3 	.word	0x080094f3
 80094a0:	080094cb 	.word	0x080094cb
 80094a4:	080094bd 	.word	0x080094bd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fa3e 	bl	800992c <USBD_GetDescriptor>
          break;
 80094b0:	e024      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80094b2:	6839      	ldr	r1, [r7, #0]
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 fba3 	bl	8009c00 <USBD_SetAddress>
          break;
 80094ba:	e01f      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80094bc:	6839      	ldr	r1, [r7, #0]
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 fbe2 	bl	8009c88 <USBD_SetConfig>
 80094c4:	4603      	mov	r3, r0
 80094c6:	73fb      	strb	r3, [r7, #15]
          break;
 80094c8:	e018      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80094ca:	6839      	ldr	r1, [r7, #0]
 80094cc:	6878      	ldr	r0, [r7, #4]
 80094ce:	f000 fc85 	bl	8009ddc <USBD_GetConfig>
          break;
 80094d2:	e013      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80094d4:	6839      	ldr	r1, [r7, #0]
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fcb6 	bl	8009e48 <USBD_GetStatus>
          break;
 80094dc:	e00e      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80094de:	6839      	ldr	r1, [r7, #0]
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 fce5 	bl	8009eb0 <USBD_SetFeature>
          break;
 80094e6:	e009      	b.n	80094fc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80094e8:	6839      	ldr	r1, [r7, #0]
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 fd09 	bl	8009f02 <USBD_ClrFeature>
          break;
 80094f0:	e004      	b.n	80094fc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80094f2:	6839      	ldr	r1, [r7, #0]
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 fd60 	bl	8009fba <USBD_CtlError>
          break;
 80094fa:	bf00      	nop
      }
      break;
 80094fc:	e004      	b.n	8009508 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80094fe:	6839      	ldr	r1, [r7, #0]
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 fd5a 	bl	8009fba <USBD_CtlError>
      break;
 8009506:	bf00      	nop
  }

  return ret;
 8009508:	7bfb      	ldrb	r3, [r7, #15]
}
 800950a:	4618      	mov	r0, r3
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
 8009512:	bf00      	nop

08009514 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800951e:	2300      	movs	r3, #0
 8009520:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800952a:	2b40      	cmp	r3, #64	@ 0x40
 800952c:	d005      	beq.n	800953a <USBD_StdItfReq+0x26>
 800952e:	2b40      	cmp	r3, #64	@ 0x40
 8009530:	d852      	bhi.n	80095d8 <USBD_StdItfReq+0xc4>
 8009532:	2b00      	cmp	r3, #0
 8009534:	d001      	beq.n	800953a <USBD_StdItfReq+0x26>
 8009536:	2b20      	cmp	r3, #32
 8009538:	d14e      	bne.n	80095d8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009540:	b2db      	uxtb	r3, r3
 8009542:	3b01      	subs	r3, #1
 8009544:	2b02      	cmp	r3, #2
 8009546:	d840      	bhi.n	80095ca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	889b      	ldrh	r3, [r3, #4]
 800954c:	b2db      	uxtb	r3, r3
 800954e:	2b01      	cmp	r3, #1
 8009550:	d836      	bhi.n	80095c0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	889b      	ldrh	r3, [r3, #4]
 8009556:	b2db      	uxtb	r3, r3
 8009558:	4619      	mov	r1, r3
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f7ff feda 	bl	8009314 <USBD_CoreFindIF>
 8009560:	4603      	mov	r3, r0
 8009562:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009564:	7bbb      	ldrb	r3, [r7, #14]
 8009566:	2bff      	cmp	r3, #255	@ 0xff
 8009568:	d01d      	beq.n	80095a6 <USBD_StdItfReq+0x92>
 800956a:	7bbb      	ldrb	r3, [r7, #14]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d11a      	bne.n	80095a6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009570:	7bba      	ldrb	r2, [r7, #14]
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	32ae      	adds	r2, #174	@ 0xae
 8009576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800957a:	689b      	ldr	r3, [r3, #8]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00f      	beq.n	80095a0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009580:	7bba      	ldrb	r2, [r7, #14]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009588:	7bba      	ldrb	r2, [r7, #14]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	32ae      	adds	r2, #174	@ 0xae
 800958e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	6839      	ldr	r1, [r7, #0]
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	4798      	blx	r3
 800959a:	4603      	mov	r3, r0
 800959c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800959e:	e004      	b.n	80095aa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80095a0:	2303      	movs	r3, #3
 80095a2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80095a4:	e001      	b.n	80095aa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80095a6:	2303      	movs	r3, #3
 80095a8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	88db      	ldrh	r3, [r3, #6]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d110      	bne.n	80095d4 <USBD_StdItfReq+0xc0>
 80095b2:	7bfb      	ldrb	r3, [r7, #15]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d10d      	bne.n	80095d4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 fddc 	bl	800a176 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80095be:	e009      	b.n	80095d4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80095c0:	6839      	ldr	r1, [r7, #0]
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 fcf9 	bl	8009fba <USBD_CtlError>
          break;
 80095c8:	e004      	b.n	80095d4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80095ca:	6839      	ldr	r1, [r7, #0]
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 fcf4 	bl	8009fba <USBD_CtlError>
          break;
 80095d2:	e000      	b.n	80095d6 <USBD_StdItfReq+0xc2>
          break;
 80095d4:	bf00      	nop
      }
      break;
 80095d6:	e004      	b.n	80095e2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80095d8:	6839      	ldr	r1, [r7, #0]
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 fced 	bl	8009fba <USBD_CtlError>
      break;
 80095e0:	bf00      	nop
  }

  return ret;
 80095e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80095f6:	2300      	movs	r3, #0
 80095f8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	889b      	ldrh	r3, [r3, #4]
 80095fe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	781b      	ldrb	r3, [r3, #0]
 8009604:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009608:	2b40      	cmp	r3, #64	@ 0x40
 800960a:	d007      	beq.n	800961c <USBD_StdEPReq+0x30>
 800960c:	2b40      	cmp	r3, #64	@ 0x40
 800960e:	f200 8181 	bhi.w	8009914 <USBD_StdEPReq+0x328>
 8009612:	2b00      	cmp	r3, #0
 8009614:	d02a      	beq.n	800966c <USBD_StdEPReq+0x80>
 8009616:	2b20      	cmp	r3, #32
 8009618:	f040 817c 	bne.w	8009914 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800961c:	7bbb      	ldrb	r3, [r7, #14]
 800961e:	4619      	mov	r1, r3
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f7ff fe84 	bl	800932e <USBD_CoreFindEP>
 8009626:	4603      	mov	r3, r0
 8009628:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800962a:	7b7b      	ldrb	r3, [r7, #13]
 800962c:	2bff      	cmp	r3, #255	@ 0xff
 800962e:	f000 8176 	beq.w	800991e <USBD_StdEPReq+0x332>
 8009632:	7b7b      	ldrb	r3, [r7, #13]
 8009634:	2b00      	cmp	r3, #0
 8009636:	f040 8172 	bne.w	800991e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800963a:	7b7a      	ldrb	r2, [r7, #13]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009642:	7b7a      	ldrb	r2, [r7, #13]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	32ae      	adds	r2, #174	@ 0xae
 8009648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	2b00      	cmp	r3, #0
 8009650:	f000 8165 	beq.w	800991e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009654:	7b7a      	ldrb	r2, [r7, #13]
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	32ae      	adds	r2, #174	@ 0xae
 800965a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	6839      	ldr	r1, [r7, #0]
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	4798      	blx	r3
 8009666:	4603      	mov	r3, r0
 8009668:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800966a:	e158      	b.n	800991e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	785b      	ldrb	r3, [r3, #1]
 8009670:	2b03      	cmp	r3, #3
 8009672:	d008      	beq.n	8009686 <USBD_StdEPReq+0x9a>
 8009674:	2b03      	cmp	r3, #3
 8009676:	f300 8147 	bgt.w	8009908 <USBD_StdEPReq+0x31c>
 800967a:	2b00      	cmp	r3, #0
 800967c:	f000 809b 	beq.w	80097b6 <USBD_StdEPReq+0x1ca>
 8009680:	2b01      	cmp	r3, #1
 8009682:	d03c      	beq.n	80096fe <USBD_StdEPReq+0x112>
 8009684:	e140      	b.n	8009908 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800968c:	b2db      	uxtb	r3, r3
 800968e:	2b02      	cmp	r3, #2
 8009690:	d002      	beq.n	8009698 <USBD_StdEPReq+0xac>
 8009692:	2b03      	cmp	r3, #3
 8009694:	d016      	beq.n	80096c4 <USBD_StdEPReq+0xd8>
 8009696:	e02c      	b.n	80096f2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009698:	7bbb      	ldrb	r3, [r7, #14]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d00d      	beq.n	80096ba <USBD_StdEPReq+0xce>
 800969e:	7bbb      	ldrb	r3, [r7, #14]
 80096a0:	2b80      	cmp	r3, #128	@ 0x80
 80096a2:	d00a      	beq.n	80096ba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80096a4:	7bbb      	ldrb	r3, [r7, #14]
 80096a6:	4619      	mov	r1, r3
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f001 f9e7 	bl	800aa7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80096ae:	2180      	movs	r1, #128	@ 0x80
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f001 f9e3 	bl	800aa7c <USBD_LL_StallEP>
 80096b6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096b8:	e020      	b.n	80096fc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80096ba:	6839      	ldr	r1, [r7, #0]
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 fc7c 	bl	8009fba <USBD_CtlError>
              break;
 80096c2:	e01b      	b.n	80096fc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	885b      	ldrh	r3, [r3, #2]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10e      	bne.n	80096ea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80096cc:	7bbb      	ldrb	r3, [r7, #14]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00b      	beq.n	80096ea <USBD_StdEPReq+0xfe>
 80096d2:	7bbb      	ldrb	r3, [r7, #14]
 80096d4:	2b80      	cmp	r3, #128	@ 0x80
 80096d6:	d008      	beq.n	80096ea <USBD_StdEPReq+0xfe>
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	88db      	ldrh	r3, [r3, #6]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d104      	bne.n	80096ea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80096e0:	7bbb      	ldrb	r3, [r7, #14]
 80096e2:	4619      	mov	r1, r3
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f001 f9c9 	bl	800aa7c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fd43 	bl	800a176 <USBD_CtlSendStatus>

              break;
 80096f0:	e004      	b.n	80096fc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80096f2:	6839      	ldr	r1, [r7, #0]
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fc60 	bl	8009fba <USBD_CtlError>
              break;
 80096fa:	bf00      	nop
          }
          break;
 80096fc:	e109      	b.n	8009912 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b02      	cmp	r3, #2
 8009708:	d002      	beq.n	8009710 <USBD_StdEPReq+0x124>
 800970a:	2b03      	cmp	r3, #3
 800970c:	d016      	beq.n	800973c <USBD_StdEPReq+0x150>
 800970e:	e04b      	b.n	80097a8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009710:	7bbb      	ldrb	r3, [r7, #14]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00d      	beq.n	8009732 <USBD_StdEPReq+0x146>
 8009716:	7bbb      	ldrb	r3, [r7, #14]
 8009718:	2b80      	cmp	r3, #128	@ 0x80
 800971a:	d00a      	beq.n	8009732 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800971c:	7bbb      	ldrb	r3, [r7, #14]
 800971e:	4619      	mov	r1, r3
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f001 f9ab 	bl	800aa7c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009726:	2180      	movs	r1, #128	@ 0x80
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f001 f9a7 	bl	800aa7c <USBD_LL_StallEP>
 800972e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009730:	e040      	b.n	80097b4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009732:	6839      	ldr	r1, [r7, #0]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fc40 	bl	8009fba <USBD_CtlError>
              break;
 800973a:	e03b      	b.n	80097b4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	885b      	ldrh	r3, [r3, #2]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d136      	bne.n	80097b2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009744:	7bbb      	ldrb	r3, [r7, #14]
 8009746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800974a:	2b00      	cmp	r3, #0
 800974c:	d004      	beq.n	8009758 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800974e:	7bbb      	ldrb	r3, [r7, #14]
 8009750:	4619      	mov	r1, r3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f001 f9b1 	bl	800aaba <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009758:	6878      	ldr	r0, [r7, #4]
 800975a:	f000 fd0c 	bl	800a176 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800975e:	7bbb      	ldrb	r3, [r7, #14]
 8009760:	4619      	mov	r1, r3
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f7ff fde3 	bl	800932e <USBD_CoreFindEP>
 8009768:	4603      	mov	r3, r0
 800976a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800976c:	7b7b      	ldrb	r3, [r7, #13]
 800976e:	2bff      	cmp	r3, #255	@ 0xff
 8009770:	d01f      	beq.n	80097b2 <USBD_StdEPReq+0x1c6>
 8009772:	7b7b      	ldrb	r3, [r7, #13]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d11c      	bne.n	80097b2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009778:	7b7a      	ldrb	r2, [r7, #13]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009780:	7b7a      	ldrb	r2, [r7, #13]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	32ae      	adds	r2, #174	@ 0xae
 8009786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d010      	beq.n	80097b2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009790:	7b7a      	ldrb	r2, [r7, #13]
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	32ae      	adds	r2, #174	@ 0xae
 8009796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	4798      	blx	r3
 80097a2:	4603      	mov	r3, r0
 80097a4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80097a6:	e004      	b.n	80097b2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80097a8:	6839      	ldr	r1, [r7, #0]
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 fc05 	bl	8009fba <USBD_CtlError>
              break;
 80097b0:	e000      	b.n	80097b4 <USBD_StdEPReq+0x1c8>
              break;
 80097b2:	bf00      	nop
          }
          break;
 80097b4:	e0ad      	b.n	8009912 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b02      	cmp	r3, #2
 80097c0:	d002      	beq.n	80097c8 <USBD_StdEPReq+0x1dc>
 80097c2:	2b03      	cmp	r3, #3
 80097c4:	d033      	beq.n	800982e <USBD_StdEPReq+0x242>
 80097c6:	e099      	b.n	80098fc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097c8:	7bbb      	ldrb	r3, [r7, #14]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d007      	beq.n	80097de <USBD_StdEPReq+0x1f2>
 80097ce:	7bbb      	ldrb	r3, [r7, #14]
 80097d0:	2b80      	cmp	r3, #128	@ 0x80
 80097d2:	d004      	beq.n	80097de <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80097d4:	6839      	ldr	r1, [r7, #0]
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 fbef 	bl	8009fba <USBD_CtlError>
                break;
 80097dc:	e093      	b.n	8009906 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	da0b      	bge.n	80097fe <USBD_StdEPReq+0x212>
 80097e6:	7bbb      	ldrb	r3, [r7, #14]
 80097e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097ec:	4613      	mov	r3, r2
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	4413      	add	r3, r2
 80097f2:	009b      	lsls	r3, r3, #2
 80097f4:	3310      	adds	r3, #16
 80097f6:	687a      	ldr	r2, [r7, #4]
 80097f8:	4413      	add	r3, r2
 80097fa:	3304      	adds	r3, #4
 80097fc:	e00b      	b.n	8009816 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097fe:	7bbb      	ldrb	r3, [r7, #14]
 8009800:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009804:	4613      	mov	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4413      	add	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	4413      	add	r3, r2
 8009814:	3304      	adds	r3, #4
 8009816:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	2200      	movs	r2, #0
 800981c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	330e      	adds	r3, #14
 8009822:	2202      	movs	r2, #2
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fc44 	bl	800a0b4 <USBD_CtlSendData>
              break;
 800982c:	e06b      	b.n	8009906 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800982e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009832:	2b00      	cmp	r3, #0
 8009834:	da11      	bge.n	800985a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009836:	7bbb      	ldrb	r3, [r7, #14]
 8009838:	f003 020f 	and.w	r2, r3, #15
 800983c:	6879      	ldr	r1, [r7, #4]
 800983e:	4613      	mov	r3, r2
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	4413      	add	r3, r2
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	440b      	add	r3, r1
 8009848:	3323      	adds	r3, #35	@ 0x23
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d117      	bne.n	8009880 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009850:	6839      	ldr	r1, [r7, #0]
 8009852:	6878      	ldr	r0, [r7, #4]
 8009854:	f000 fbb1 	bl	8009fba <USBD_CtlError>
                  break;
 8009858:	e055      	b.n	8009906 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800985a:	7bbb      	ldrb	r3, [r7, #14]
 800985c:	f003 020f 	and.w	r2, r3, #15
 8009860:	6879      	ldr	r1, [r7, #4]
 8009862:	4613      	mov	r3, r2
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	4413      	add	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	440b      	add	r3, r1
 800986c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d104      	bne.n	8009880 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009876:	6839      	ldr	r1, [r7, #0]
 8009878:	6878      	ldr	r0, [r7, #4]
 800987a:	f000 fb9e 	bl	8009fba <USBD_CtlError>
                  break;
 800987e:	e042      	b.n	8009906 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009880:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009884:	2b00      	cmp	r3, #0
 8009886:	da0b      	bge.n	80098a0 <USBD_StdEPReq+0x2b4>
 8009888:	7bbb      	ldrb	r3, [r7, #14]
 800988a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800988e:	4613      	mov	r3, r2
 8009890:	009b      	lsls	r3, r3, #2
 8009892:	4413      	add	r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	3310      	adds	r3, #16
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	4413      	add	r3, r2
 800989c:	3304      	adds	r3, #4
 800989e:	e00b      	b.n	80098b8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80098a0:	7bbb      	ldrb	r3, [r7, #14]
 80098a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098a6:	4613      	mov	r3, r2
 80098a8:	009b      	lsls	r3, r3, #2
 80098aa:	4413      	add	r3, r2
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	4413      	add	r3, r2
 80098b6:	3304      	adds	r3, #4
 80098b8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80098ba:	7bbb      	ldrb	r3, [r7, #14]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d002      	beq.n	80098c6 <USBD_StdEPReq+0x2da>
 80098c0:	7bbb      	ldrb	r3, [r7, #14]
 80098c2:	2b80      	cmp	r3, #128	@ 0x80
 80098c4:	d103      	bne.n	80098ce <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	2200      	movs	r2, #0
 80098ca:	739a      	strb	r2, [r3, #14]
 80098cc:	e00e      	b.n	80098ec <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80098ce:	7bbb      	ldrb	r3, [r7, #14]
 80098d0:	4619      	mov	r1, r3
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f001 f910 	bl	800aaf8 <USBD_LL_IsStallEP>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d003      	beq.n	80098e6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	2201      	movs	r2, #1
 80098e2:	739a      	strb	r2, [r3, #14]
 80098e4:	e002      	b.n	80098ec <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	2200      	movs	r2, #0
 80098ea:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	330e      	adds	r3, #14
 80098f0:	2202      	movs	r2, #2
 80098f2:	4619      	mov	r1, r3
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 fbdd 	bl	800a0b4 <USBD_CtlSendData>
              break;
 80098fa:	e004      	b.n	8009906 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80098fc:	6839      	ldr	r1, [r7, #0]
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 fb5b 	bl	8009fba <USBD_CtlError>
              break;
 8009904:	bf00      	nop
          }
          break;
 8009906:	e004      	b.n	8009912 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009908:	6839      	ldr	r1, [r7, #0]
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f000 fb55 	bl	8009fba <USBD_CtlError>
          break;
 8009910:	bf00      	nop
      }
      break;
 8009912:	e005      	b.n	8009920 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009914:	6839      	ldr	r1, [r7, #0]
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 fb4f 	bl	8009fba <USBD_CtlError>
      break;
 800991c:	e000      	b.n	8009920 <USBD_StdEPReq+0x334>
      break;
 800991e:	bf00      	nop
  }

  return ret;
 8009920:	7bfb      	ldrb	r3, [r7, #15]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
	...

0800992c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b084      	sub	sp, #16
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
 8009934:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009936:	2300      	movs	r3, #0
 8009938:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800993a:	2300      	movs	r3, #0
 800993c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800993e:	2300      	movs	r3, #0
 8009940:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	885b      	ldrh	r3, [r3, #2]
 8009946:	0a1b      	lsrs	r3, r3, #8
 8009948:	b29b      	uxth	r3, r3
 800994a:	3b01      	subs	r3, #1
 800994c:	2b06      	cmp	r3, #6
 800994e:	f200 8128 	bhi.w	8009ba2 <USBD_GetDescriptor+0x276>
 8009952:	a201      	add	r2, pc, #4	@ (adr r2, 8009958 <USBD_GetDescriptor+0x2c>)
 8009954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009958:	08009975 	.word	0x08009975
 800995c:	0800998d 	.word	0x0800998d
 8009960:	080099cd 	.word	0x080099cd
 8009964:	08009ba3 	.word	0x08009ba3
 8009968:	08009ba3 	.word	0x08009ba3
 800996c:	08009b43 	.word	0x08009b43
 8009970:	08009b6f 	.word	0x08009b6f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	7c12      	ldrb	r2, [r2, #16]
 8009980:	f107 0108 	add.w	r1, r7, #8
 8009984:	4610      	mov	r0, r2
 8009986:	4798      	blx	r3
 8009988:	60f8      	str	r0, [r7, #12]
      break;
 800998a:	e112      	b.n	8009bb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	7c1b      	ldrb	r3, [r3, #16]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d10d      	bne.n	80099b0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800999a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800999c:	f107 0208 	add.w	r2, r7, #8
 80099a0:	4610      	mov	r0, r2
 80099a2:	4798      	blx	r3
 80099a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	3301      	adds	r3, #1
 80099aa:	2202      	movs	r2, #2
 80099ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80099ae:	e100      	b.n	8009bb2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b8:	f107 0208 	add.w	r2, r7, #8
 80099bc:	4610      	mov	r0, r2
 80099be:	4798      	blx	r3
 80099c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	3301      	adds	r3, #1
 80099c6:	2202      	movs	r2, #2
 80099c8:	701a      	strb	r2, [r3, #0]
      break;
 80099ca:	e0f2      	b.n	8009bb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	885b      	ldrh	r3, [r3, #2]
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	2b05      	cmp	r3, #5
 80099d4:	f200 80ac 	bhi.w	8009b30 <USBD_GetDescriptor+0x204>
 80099d8:	a201      	add	r2, pc, #4	@ (adr r2, 80099e0 <USBD_GetDescriptor+0xb4>)
 80099da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099de:	bf00      	nop
 80099e0:	080099f9 	.word	0x080099f9
 80099e4:	08009a2d 	.word	0x08009a2d
 80099e8:	08009a61 	.word	0x08009a61
 80099ec:	08009a95 	.word	0x08009a95
 80099f0:	08009ac9 	.word	0x08009ac9
 80099f4:	08009afd 	.word	0x08009afd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00b      	beq.n	8009a1c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	7c12      	ldrb	r2, [r2, #16]
 8009a10:	f107 0108 	add.w	r1, r7, #8
 8009a14:	4610      	mov	r0, r2
 8009a16:	4798      	blx	r3
 8009a18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a1a:	e091      	b.n	8009b40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a1c:	6839      	ldr	r1, [r7, #0]
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f000 facb 	bl	8009fba <USBD_CtlError>
            err++;
 8009a24:	7afb      	ldrb	r3, [r7, #11]
 8009a26:	3301      	adds	r3, #1
 8009a28:	72fb      	strb	r3, [r7, #11]
          break;
 8009a2a:	e089      	b.n	8009b40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d00b      	beq.n	8009a50 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a3e:	689b      	ldr	r3, [r3, #8]
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	7c12      	ldrb	r2, [r2, #16]
 8009a44:	f107 0108 	add.w	r1, r7, #8
 8009a48:	4610      	mov	r0, r2
 8009a4a:	4798      	blx	r3
 8009a4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a4e:	e077      	b.n	8009b40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a50:	6839      	ldr	r1, [r7, #0]
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f000 fab1 	bl	8009fba <USBD_CtlError>
            err++;
 8009a58:	7afb      	ldrb	r3, [r7, #11]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a5e:	e06f      	b.n	8009b40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d00b      	beq.n	8009a84 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a72:	68db      	ldr	r3, [r3, #12]
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	7c12      	ldrb	r2, [r2, #16]
 8009a78:	f107 0108 	add.w	r1, r7, #8
 8009a7c:	4610      	mov	r0, r2
 8009a7e:	4798      	blx	r3
 8009a80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a82:	e05d      	b.n	8009b40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a84:	6839      	ldr	r1, [r7, #0]
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f000 fa97 	bl	8009fba <USBD_CtlError>
            err++;
 8009a8c:	7afb      	ldrb	r3, [r7, #11]
 8009a8e:	3301      	adds	r3, #1
 8009a90:	72fb      	strb	r3, [r7, #11]
          break;
 8009a92:	e055      	b.n	8009b40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d00b      	beq.n	8009ab8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aa6:	691b      	ldr	r3, [r3, #16]
 8009aa8:	687a      	ldr	r2, [r7, #4]
 8009aaa:	7c12      	ldrb	r2, [r2, #16]
 8009aac:	f107 0108 	add.w	r1, r7, #8
 8009ab0:	4610      	mov	r0, r2
 8009ab2:	4798      	blx	r3
 8009ab4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ab6:	e043      	b.n	8009b40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ab8:	6839      	ldr	r1, [r7, #0]
 8009aba:	6878      	ldr	r0, [r7, #4]
 8009abc:	f000 fa7d 	bl	8009fba <USBD_CtlError>
            err++;
 8009ac0:	7afb      	ldrb	r3, [r7, #11]
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ac6:	e03b      	b.n	8009b40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ace:	695b      	ldr	r3, [r3, #20]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d00b      	beq.n	8009aec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ada:	695b      	ldr	r3, [r3, #20]
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	7c12      	ldrb	r2, [r2, #16]
 8009ae0:	f107 0108 	add.w	r1, r7, #8
 8009ae4:	4610      	mov	r0, r2
 8009ae6:	4798      	blx	r3
 8009ae8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009aea:	e029      	b.n	8009b40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009aec:	6839      	ldr	r1, [r7, #0]
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f000 fa63 	bl	8009fba <USBD_CtlError>
            err++;
 8009af4:	7afb      	ldrb	r3, [r7, #11]
 8009af6:	3301      	adds	r3, #1
 8009af8:	72fb      	strb	r3, [r7, #11]
          break;
 8009afa:	e021      	b.n	8009b40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b02:	699b      	ldr	r3, [r3, #24]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d00b      	beq.n	8009b20 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b0e:	699b      	ldr	r3, [r3, #24]
 8009b10:	687a      	ldr	r2, [r7, #4]
 8009b12:	7c12      	ldrb	r2, [r2, #16]
 8009b14:	f107 0108 	add.w	r1, r7, #8
 8009b18:	4610      	mov	r0, r2
 8009b1a:	4798      	blx	r3
 8009b1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b1e:	e00f      	b.n	8009b40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b20:	6839      	ldr	r1, [r7, #0]
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f000 fa49 	bl	8009fba <USBD_CtlError>
            err++;
 8009b28:	7afb      	ldrb	r3, [r7, #11]
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	72fb      	strb	r3, [r7, #11]
          break;
 8009b2e:	e007      	b.n	8009b40 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009b30:	6839      	ldr	r1, [r7, #0]
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fa41 	bl	8009fba <USBD_CtlError>
          err++;
 8009b38:	7afb      	ldrb	r3, [r7, #11]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009b3e:	bf00      	nop
      }
      break;
 8009b40:	e037      	b.n	8009bb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	7c1b      	ldrb	r3, [r3, #16]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d109      	bne.n	8009b5e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b52:	f107 0208 	add.w	r2, r7, #8
 8009b56:	4610      	mov	r0, r2
 8009b58:	4798      	blx	r3
 8009b5a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b5c:	e029      	b.n	8009bb2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b5e:	6839      	ldr	r1, [r7, #0]
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 fa2a 	bl	8009fba <USBD_CtlError>
        err++;
 8009b66:	7afb      	ldrb	r3, [r7, #11]
 8009b68:	3301      	adds	r3, #1
 8009b6a:	72fb      	strb	r3, [r7, #11]
      break;
 8009b6c:	e021      	b.n	8009bb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	7c1b      	ldrb	r3, [r3, #16]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d10d      	bne.n	8009b92 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b7e:	f107 0208 	add.w	r2, r7, #8
 8009b82:	4610      	mov	r0, r2
 8009b84:	4798      	blx	r3
 8009b86:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	2207      	movs	r2, #7
 8009b8e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b90:	e00f      	b.n	8009bb2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b92:	6839      	ldr	r1, [r7, #0]
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 fa10 	bl	8009fba <USBD_CtlError>
        err++;
 8009b9a:	7afb      	ldrb	r3, [r7, #11]
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	72fb      	strb	r3, [r7, #11]
      break;
 8009ba0:	e007      	b.n	8009bb2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009ba2:	6839      	ldr	r1, [r7, #0]
 8009ba4:	6878      	ldr	r0, [r7, #4]
 8009ba6:	f000 fa08 	bl	8009fba <USBD_CtlError>
      err++;
 8009baa:	7afb      	ldrb	r3, [r7, #11]
 8009bac:	3301      	adds	r3, #1
 8009bae:	72fb      	strb	r3, [r7, #11]
      break;
 8009bb0:	bf00      	nop
  }

  if (err != 0U)
 8009bb2:	7afb      	ldrb	r3, [r7, #11]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d11e      	bne.n	8009bf6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	88db      	ldrh	r3, [r3, #6]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d016      	beq.n	8009bee <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009bc0:	893b      	ldrh	r3, [r7, #8]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d00e      	beq.n	8009be4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	88da      	ldrh	r2, [r3, #6]
 8009bca:	893b      	ldrh	r3, [r7, #8]
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	bf28      	it	cs
 8009bd0:	4613      	movcs	r3, r2
 8009bd2:	b29b      	uxth	r3, r3
 8009bd4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009bd6:	893b      	ldrh	r3, [r7, #8]
 8009bd8:	461a      	mov	r2, r3
 8009bda:	68f9      	ldr	r1, [r7, #12]
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 fa69 	bl	800a0b4 <USBD_CtlSendData>
 8009be2:	e009      	b.n	8009bf8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009be4:	6839      	ldr	r1, [r7, #0]
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f000 f9e7 	bl	8009fba <USBD_CtlError>
 8009bec:	e004      	b.n	8009bf8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 fac1 	bl	800a176 <USBD_CtlSendStatus>
 8009bf4:	e000      	b.n	8009bf8 <USBD_GetDescriptor+0x2cc>
    return;
 8009bf6:	bf00      	nop
  }
}
 8009bf8:	3710      	adds	r7, #16
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop

08009c00 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b084      	sub	sp, #16
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	889b      	ldrh	r3, [r3, #4]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d131      	bne.n	8009c76 <USBD_SetAddress+0x76>
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	88db      	ldrh	r3, [r3, #6]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d12d      	bne.n	8009c76 <USBD_SetAddress+0x76>
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	885b      	ldrh	r3, [r3, #2]
 8009c1e:	2b7f      	cmp	r3, #127	@ 0x7f
 8009c20:	d829      	bhi.n	8009c76 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	885b      	ldrh	r3, [r3, #2]
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c2c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	2b03      	cmp	r3, #3
 8009c38:	d104      	bne.n	8009c44 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009c3a:	6839      	ldr	r1, [r7, #0]
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 f9bc 	bl	8009fba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c42:	e01d      	b.n	8009c80 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	7bfa      	ldrb	r2, [r7, #15]
 8009c48:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009c4c:	7bfb      	ldrb	r3, [r7, #15]
 8009c4e:	4619      	mov	r1, r3
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 ff7d 	bl	800ab50 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 fa8d 	bl	800a176 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009c5c:	7bfb      	ldrb	r3, [r7, #15]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d004      	beq.n	8009c6c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2202      	movs	r2, #2
 8009c66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c6a:	e009      	b.n	8009c80 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2201      	movs	r2, #1
 8009c70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c74:	e004      	b.n	8009c80 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009c76:	6839      	ldr	r1, [r7, #0]
 8009c78:	6878      	ldr	r0, [r7, #4]
 8009c7a:	f000 f99e 	bl	8009fba <USBD_CtlError>
  }
}
 8009c7e:	bf00      	nop
 8009c80:	bf00      	nop
 8009c82:	3710      	adds	r7, #16
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b084      	sub	sp, #16
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c92:	2300      	movs	r3, #0
 8009c94:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	885b      	ldrh	r3, [r3, #2]
 8009c9a:	b2da      	uxtb	r2, r3
 8009c9c:	4b4e      	ldr	r3, [pc, #312]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009c9e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009ca0:	4b4d      	ldr	r3, [pc, #308]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	d905      	bls.n	8009cb4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009ca8:	6839      	ldr	r1, [r7, #0]
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f000 f985 	bl	8009fba <USBD_CtlError>
    return USBD_FAIL;
 8009cb0:	2303      	movs	r3, #3
 8009cb2:	e08c      	b.n	8009dce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cba:	b2db      	uxtb	r3, r3
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d002      	beq.n	8009cc6 <USBD_SetConfig+0x3e>
 8009cc0:	2b03      	cmp	r3, #3
 8009cc2:	d029      	beq.n	8009d18 <USBD_SetConfig+0x90>
 8009cc4:	e075      	b.n	8009db2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009cc6:	4b44      	ldr	r3, [pc, #272]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009cc8:	781b      	ldrb	r3, [r3, #0]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d020      	beq.n	8009d10 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009cce:	4b42      	ldr	r3, [pc, #264]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009cd8:	4b3f      	ldr	r3, [pc, #252]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	4619      	mov	r1, r3
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f7fe ffcd 	bl	8008c7e <USBD_SetClassConfig>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009ce8:	7bfb      	ldrb	r3, [r7, #15]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d008      	beq.n	8009d00 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009cee:	6839      	ldr	r1, [r7, #0]
 8009cf0:	6878      	ldr	r0, [r7, #4]
 8009cf2:	f000 f962 	bl	8009fba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2202      	movs	r2, #2
 8009cfa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cfe:	e065      	b.n	8009dcc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f000 fa38 	bl	800a176 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2203      	movs	r2, #3
 8009d0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d0e:	e05d      	b.n	8009dcc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f000 fa30 	bl	800a176 <USBD_CtlSendStatus>
      break;
 8009d16:	e059      	b.n	8009dcc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009d18:	4b2f      	ldr	r3, [pc, #188]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009d1a:	781b      	ldrb	r3, [r3, #0]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d112      	bne.n	8009d46 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2202      	movs	r2, #2
 8009d24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009d28:	4b2b      	ldr	r3, [pc, #172]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d32:	4b29      	ldr	r3, [pc, #164]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	4619      	mov	r1, r3
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f7fe ffbc 	bl	8008cb6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f000 fa19 	bl	800a176 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009d44:	e042      	b.n	8009dcc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009d46:	4b24      	ldr	r3, [pc, #144]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	461a      	mov	r2, r3
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	685b      	ldr	r3, [r3, #4]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d02a      	beq.n	8009daa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	b2db      	uxtb	r3, r3
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f7fe ffaa 	bl	8008cb6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009d62:	4b1d      	ldr	r3, [pc, #116]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	461a      	mov	r2, r3
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	4619      	mov	r1, r3
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f7fe ff83 	bl	8008c7e <USBD_SetClassConfig>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009d7c:	7bfb      	ldrb	r3, [r7, #15]
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00f      	beq.n	8009da2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009d82:	6839      	ldr	r1, [r7, #0]
 8009d84:	6878      	ldr	r0, [r7, #4]
 8009d86:	f000 f918 	bl	8009fba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	b2db      	uxtb	r3, r3
 8009d90:	4619      	mov	r1, r3
 8009d92:	6878      	ldr	r0, [r7, #4]
 8009d94:	f7fe ff8f 	bl	8008cb6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2202      	movs	r2, #2
 8009d9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009da0:	e014      	b.n	8009dcc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 f9e7 	bl	800a176 <USBD_CtlSendStatus>
      break;
 8009da8:	e010      	b.n	8009dcc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 f9e3 	bl	800a176 <USBD_CtlSendStatus>
      break;
 8009db0:	e00c      	b.n	8009dcc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009db2:	6839      	ldr	r1, [r7, #0]
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f000 f900 	bl	8009fba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009dba:	4b07      	ldr	r3, [pc, #28]	@ (8009dd8 <USBD_SetConfig+0x150>)
 8009dbc:	781b      	ldrb	r3, [r3, #0]
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f7fe ff78 	bl	8008cb6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	73fb      	strb	r3, [r7, #15]
      break;
 8009dca:	bf00      	nop
  }

  return ret;
 8009dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop
 8009dd8:	200007c4 	.word	0x200007c4

08009ddc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	88db      	ldrh	r3, [r3, #6]
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d004      	beq.n	8009df8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009dee:	6839      	ldr	r1, [r7, #0]
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f000 f8e2 	bl	8009fba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009df6:	e023      	b.n	8009e40 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	2b02      	cmp	r3, #2
 8009e02:	dc02      	bgt.n	8009e0a <USBD_GetConfig+0x2e>
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	dc03      	bgt.n	8009e10 <USBD_GetConfig+0x34>
 8009e08:	e015      	b.n	8009e36 <USBD_GetConfig+0x5a>
 8009e0a:	2b03      	cmp	r3, #3
 8009e0c:	d00b      	beq.n	8009e26 <USBD_GetConfig+0x4a>
 8009e0e:	e012      	b.n	8009e36 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	3308      	adds	r3, #8
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 f948 	bl	800a0b4 <USBD_CtlSendData>
        break;
 8009e24:	e00c      	b.n	8009e40 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	3304      	adds	r3, #4
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	4619      	mov	r1, r3
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 f940 	bl	800a0b4 <USBD_CtlSendData>
        break;
 8009e34:	e004      	b.n	8009e40 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009e36:	6839      	ldr	r1, [r7, #0]
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 f8be 	bl	8009fba <USBD_CtlError>
        break;
 8009e3e:	bf00      	nop
}
 8009e40:	bf00      	nop
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	3b01      	subs	r3, #1
 8009e5c:	2b02      	cmp	r3, #2
 8009e5e:	d81e      	bhi.n	8009e9e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	88db      	ldrh	r3, [r3, #6]
 8009e64:	2b02      	cmp	r3, #2
 8009e66:	d004      	beq.n	8009e72 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009e68:	6839      	ldr	r1, [r7, #0]
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 f8a5 	bl	8009fba <USBD_CtlError>
        break;
 8009e70:	e01a      	b.n	8009ea8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2201      	movs	r2, #1
 8009e76:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d005      	beq.n	8009e8e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	68db      	ldr	r3, [r3, #12]
 8009e86:	f043 0202 	orr.w	r2, r3, #2
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	330c      	adds	r3, #12
 8009e92:	2202      	movs	r2, #2
 8009e94:	4619      	mov	r1, r3
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 f90c 	bl	800a0b4 <USBD_CtlSendData>
      break;
 8009e9c:	e004      	b.n	8009ea8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009e9e:	6839      	ldr	r1, [r7, #0]
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f000 f88a 	bl	8009fba <USBD_CtlError>
      break;
 8009ea6:	bf00      	nop
  }
}
 8009ea8:	bf00      	nop
 8009eaa:	3708      	adds	r7, #8
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b082      	sub	sp, #8
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	885b      	ldrh	r3, [r3, #2]
 8009ebe:	2b01      	cmp	r3, #1
 8009ec0:	d107      	bne.n	8009ed2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2201      	movs	r2, #1
 8009ec6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f000 f953 	bl	800a176 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009ed0:	e013      	b.n	8009efa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	885b      	ldrh	r3, [r3, #2]
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d10b      	bne.n	8009ef2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	889b      	ldrh	r3, [r3, #4]
 8009ede:	0a1b      	lsrs	r3, r3, #8
 8009ee0:	b29b      	uxth	r3, r3
 8009ee2:	b2da      	uxtb	r2, r3
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 f943 	bl	800a176 <USBD_CtlSendStatus>
}
 8009ef0:	e003      	b.n	8009efa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009ef2:	6839      	ldr	r1, [r7, #0]
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 f860 	bl	8009fba <USBD_CtlError>
}
 8009efa:	bf00      	nop
 8009efc:	3708      	adds	r7, #8
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f02:	b580      	push	{r7, lr}
 8009f04:	b082      	sub	sp, #8
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	6078      	str	r0, [r7, #4]
 8009f0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f12:	b2db      	uxtb	r3, r3
 8009f14:	3b01      	subs	r3, #1
 8009f16:	2b02      	cmp	r3, #2
 8009f18:	d80b      	bhi.n	8009f32 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	885b      	ldrh	r3, [r3, #2]
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d10c      	bne.n	8009f3c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 f923 	bl	800a176 <USBD_CtlSendStatus>
      }
      break;
 8009f30:	e004      	b.n	8009f3c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009f32:	6839      	ldr	r1, [r7, #0]
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f000 f840 	bl	8009fba <USBD_CtlError>
      break;
 8009f3a:	e000      	b.n	8009f3e <USBD_ClrFeature+0x3c>
      break;
 8009f3c:	bf00      	nop
  }
}
 8009f3e:	bf00      	nop
 8009f40:	3708      	adds	r7, #8
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009f46:	b580      	push	{r7, lr}
 8009f48:	b084      	sub	sp, #16
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
 8009f4e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	781a      	ldrb	r2, [r3, #0]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	3301      	adds	r3, #1
 8009f60:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	781a      	ldrb	r2, [r3, #0]
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	f7ff fa3d 	bl	80093f0 <SWAPBYTE>
 8009f76:	4603      	mov	r3, r0
 8009f78:	461a      	mov	r2, r3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	3301      	adds	r3, #1
 8009f82:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	3301      	adds	r3, #1
 8009f88:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009f8a:	68f8      	ldr	r0, [r7, #12]
 8009f8c:	f7ff fa30 	bl	80093f0 <SWAPBYTE>
 8009f90:	4603      	mov	r3, r0
 8009f92:	461a      	mov	r2, r3
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f7ff fa23 	bl	80093f0 <SWAPBYTE>
 8009faa:	4603      	mov	r3, r0
 8009fac:	461a      	mov	r2, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	80da      	strh	r2, [r3, #6]
}
 8009fb2:	bf00      	nop
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b082      	sub	sp, #8
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009fc4:	2180      	movs	r1, #128	@ 0x80
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 fd58 	bl	800aa7c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009fcc:	2100      	movs	r1, #0
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 fd54 	bl	800aa7c <USBD_LL_StallEP>
}
 8009fd4:	bf00      	nop
 8009fd6:	3708      	adds	r7, #8
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d042      	beq.n	800a078 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009ff6:	6938      	ldr	r0, [r7, #16]
 8009ff8:	f000 f842 	bl	800a080 <USBD_GetLen>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	3301      	adds	r3, #1
 800a000:	005b      	lsls	r3, r3, #1
 800a002:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a006:	d808      	bhi.n	800a01a <USBD_GetString+0x3e>
 800a008:	6938      	ldr	r0, [r7, #16]
 800a00a:	f000 f839 	bl	800a080 <USBD_GetLen>
 800a00e:	4603      	mov	r3, r0
 800a010:	3301      	adds	r3, #1
 800a012:	b29b      	uxth	r3, r3
 800a014:	005b      	lsls	r3, r3, #1
 800a016:	b29a      	uxth	r2, r3
 800a018:	e001      	b.n	800a01e <USBD_GetString+0x42>
 800a01a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a022:	7dfb      	ldrb	r3, [r7, #23]
 800a024:	68ba      	ldr	r2, [r7, #8]
 800a026:	4413      	add	r3, r2
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	7812      	ldrb	r2, [r2, #0]
 800a02c:	701a      	strb	r2, [r3, #0]
  idx++;
 800a02e:	7dfb      	ldrb	r3, [r7, #23]
 800a030:	3301      	adds	r3, #1
 800a032:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a034:	7dfb      	ldrb	r3, [r7, #23]
 800a036:	68ba      	ldr	r2, [r7, #8]
 800a038:	4413      	add	r3, r2
 800a03a:	2203      	movs	r2, #3
 800a03c:	701a      	strb	r2, [r3, #0]
  idx++;
 800a03e:	7dfb      	ldrb	r3, [r7, #23]
 800a040:	3301      	adds	r3, #1
 800a042:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a044:	e013      	b.n	800a06e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a046:	7dfb      	ldrb	r3, [r7, #23]
 800a048:	68ba      	ldr	r2, [r7, #8]
 800a04a:	4413      	add	r3, r2
 800a04c:	693a      	ldr	r2, [r7, #16]
 800a04e:	7812      	ldrb	r2, [r2, #0]
 800a050:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	3301      	adds	r3, #1
 800a056:	613b      	str	r3, [r7, #16]
    idx++;
 800a058:	7dfb      	ldrb	r3, [r7, #23]
 800a05a:	3301      	adds	r3, #1
 800a05c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a05e:	7dfb      	ldrb	r3, [r7, #23]
 800a060:	68ba      	ldr	r2, [r7, #8]
 800a062:	4413      	add	r3, r2
 800a064:	2200      	movs	r2, #0
 800a066:	701a      	strb	r2, [r3, #0]
    idx++;
 800a068:	7dfb      	ldrb	r3, [r7, #23]
 800a06a:	3301      	adds	r3, #1
 800a06c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1e7      	bne.n	800a046 <USBD_GetString+0x6a>
 800a076:	e000      	b.n	800a07a <USBD_GetString+0x9e>
    return;
 800a078:	bf00      	nop
  }
}
 800a07a:	3718      	adds	r7, #24
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a080:	b480      	push	{r7}
 800a082:	b085      	sub	sp, #20
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a088:	2300      	movs	r3, #0
 800a08a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a090:	e005      	b.n	800a09e <USBD_GetLen+0x1e>
  {
    len++;
 800a092:	7bfb      	ldrb	r3, [r7, #15]
 800a094:	3301      	adds	r3, #1
 800a096:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	3301      	adds	r3, #1
 800a09c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d1f5      	bne.n	800a092 <USBD_GetLen+0x12>
  }

  return len;
 800a0a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	3714      	adds	r7, #20
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr

0800a0b4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	60f8      	str	r0, [r7, #12]
 800a0bc:	60b9      	str	r1, [r7, #8]
 800a0be:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2202      	movs	r2, #2
 800a0c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	687a      	ldr	r2, [r7, #4]
 800a0d8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	2100      	movs	r1, #0
 800a0e0:	68f8      	ldr	r0, [r7, #12]
 800a0e2:	f000 fd54 	bl	800ab8e <USBD_LL_Transmit>

  return USBD_OK;
 800a0e6:	2300      	movs	r3, #0
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3710      	adds	r7, #16
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}

0800a0f0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b084      	sub	sp, #16
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	68ba      	ldr	r2, [r7, #8]
 800a100:	2100      	movs	r1, #0
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	f000 fd43 	bl	800ab8e <USBD_LL_Transmit>

  return USBD_OK;
 800a108:	2300      	movs	r3, #0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b084      	sub	sp, #16
 800a116:	af00      	add	r7, sp, #0
 800a118:	60f8      	str	r0, [r7, #12]
 800a11a:	60b9      	str	r1, [r7, #8]
 800a11c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2203      	movs	r2, #3
 800a122:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	68ba      	ldr	r2, [r7, #8]
 800a132:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	687a      	ldr	r2, [r7, #4]
 800a13a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	68ba      	ldr	r2, [r7, #8]
 800a142:	2100      	movs	r1, #0
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 fd43 	bl	800abd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3710      	adds	r7, #16
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	68ba      	ldr	r2, [r7, #8]
 800a164:	2100      	movs	r1, #0
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f000 fd32 	bl	800abd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3710      	adds	r7, #16
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}

0800a176 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a176:	b580      	push	{r7, lr}
 800a178:	b082      	sub	sp, #8
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2204      	movs	r2, #4
 800a182:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a186:	2300      	movs	r3, #0
 800a188:	2200      	movs	r2, #0
 800a18a:	2100      	movs	r1, #0
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fcfe 	bl	800ab8e <USBD_LL_Transmit>

  return USBD_OK;
 800a192:	2300      	movs	r3, #0
}
 800a194:	4618      	mov	r0, r3
 800a196:	3708      	adds	r7, #8
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}

0800a19c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2205      	movs	r2, #5
 800a1a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	2100      	movs	r1, #0
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f000 fd0c 	bl	800abd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	3708      	adds	r7, #8
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd80      	pop	{r7, pc}
	...

0800a1c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	4912      	ldr	r1, [pc, #72]	@ (800a214 <MX_USB_DEVICE_Init+0x50>)
 800a1cc:	4812      	ldr	r0, [pc, #72]	@ (800a218 <MX_USB_DEVICE_Init+0x54>)
 800a1ce:	f7fe fcd9 	bl	8008b84 <USBD_Init>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d001      	beq.n	800a1dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a1d8:	f7f7 f800 	bl	80011dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a1dc:	490f      	ldr	r1, [pc, #60]	@ (800a21c <MX_USB_DEVICE_Init+0x58>)
 800a1de:	480e      	ldr	r0, [pc, #56]	@ (800a218 <MX_USB_DEVICE_Init+0x54>)
 800a1e0:	f7fe fd00 	bl	8008be4 <USBD_RegisterClass>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d001      	beq.n	800a1ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a1ea:	f7f6 fff7 	bl	80011dc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a1ee:	490c      	ldr	r1, [pc, #48]	@ (800a220 <MX_USB_DEVICE_Init+0x5c>)
 800a1f0:	4809      	ldr	r0, [pc, #36]	@ (800a218 <MX_USB_DEVICE_Init+0x54>)
 800a1f2:	f7fe fbf7 	bl	80089e4 <USBD_CDC_RegisterInterface>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d001      	beq.n	800a200 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a1fc:	f7f6 ffee 	bl	80011dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a200:	4805      	ldr	r0, [pc, #20]	@ (800a218 <MX_USB_DEVICE_Init+0x54>)
 800a202:	f7fe fd25 	bl	8008c50 <USBD_Start>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d001      	beq.n	800a210 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a20c:	f7f6 ffe6 	bl	80011dc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a210:	bf00      	nop
 800a212:	bd80      	pop	{r7, pc}
 800a214:	200000b8 	.word	0x200000b8
 800a218:	200007c8 	.word	0x200007c8
 800a21c:	2000001c 	.word	0x2000001c
 800a220:	200000a4 	.word	0x200000a4

0800a224 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a228:	2200      	movs	r2, #0
 800a22a:	4905      	ldr	r1, [pc, #20]	@ (800a240 <CDC_Init_FS+0x1c>)
 800a22c:	4805      	ldr	r0, [pc, #20]	@ (800a244 <CDC_Init_FS+0x20>)
 800a22e:	f7fe fbf3 	bl	8008a18 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a232:	4905      	ldr	r1, [pc, #20]	@ (800a248 <CDC_Init_FS+0x24>)
 800a234:	4803      	ldr	r0, [pc, #12]	@ (800a244 <CDC_Init_FS+0x20>)
 800a236:	f7fe fc11 	bl	8008a5c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a23a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	20000ca4 	.word	0x20000ca4
 800a244:	200007c8 	.word	0x200007c8
 800a248:	20000aa4 	.word	0x20000aa4

0800a24c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a24c:	b480      	push	{r7}
 800a24e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a250:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a252:	4618      	mov	r0, r3
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr

0800a25c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	4603      	mov	r3, r0
 800a264:	6039      	str	r1, [r7, #0]
 800a266:	71fb      	strb	r3, [r7, #7]
 800a268:	4613      	mov	r3, r2
 800a26a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a26c:	79fb      	ldrb	r3, [r7, #7]
 800a26e:	2b23      	cmp	r3, #35	@ 0x23
 800a270:	f200 8098 	bhi.w	800a3a4 <CDC_Control_FS+0x148>
 800a274:	a201      	add	r2, pc, #4	@ (adr r2, 800a27c <CDC_Control_FS+0x20>)
 800a276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27a:	bf00      	nop
 800a27c:	0800a3a5 	.word	0x0800a3a5
 800a280:	0800a3a5 	.word	0x0800a3a5
 800a284:	0800a3a5 	.word	0x0800a3a5
 800a288:	0800a3a5 	.word	0x0800a3a5
 800a28c:	0800a3a5 	.word	0x0800a3a5
 800a290:	0800a3a5 	.word	0x0800a3a5
 800a294:	0800a3a5 	.word	0x0800a3a5
 800a298:	0800a3a5 	.word	0x0800a3a5
 800a29c:	0800a3a5 	.word	0x0800a3a5
 800a2a0:	0800a3a5 	.word	0x0800a3a5
 800a2a4:	0800a3a5 	.word	0x0800a3a5
 800a2a8:	0800a3a5 	.word	0x0800a3a5
 800a2ac:	0800a3a5 	.word	0x0800a3a5
 800a2b0:	0800a3a5 	.word	0x0800a3a5
 800a2b4:	0800a3a5 	.word	0x0800a3a5
 800a2b8:	0800a3a5 	.word	0x0800a3a5
 800a2bc:	0800a3a5 	.word	0x0800a3a5
 800a2c0:	0800a3a5 	.word	0x0800a3a5
 800a2c4:	0800a3a5 	.word	0x0800a3a5
 800a2c8:	0800a3a5 	.word	0x0800a3a5
 800a2cc:	0800a3a5 	.word	0x0800a3a5
 800a2d0:	0800a3a5 	.word	0x0800a3a5
 800a2d4:	0800a3a5 	.word	0x0800a3a5
 800a2d8:	0800a3a5 	.word	0x0800a3a5
 800a2dc:	0800a3a5 	.word	0x0800a3a5
 800a2e0:	0800a3a5 	.word	0x0800a3a5
 800a2e4:	0800a3a5 	.word	0x0800a3a5
 800a2e8:	0800a3a5 	.word	0x0800a3a5
 800a2ec:	0800a3a5 	.word	0x0800a3a5
 800a2f0:	0800a3a5 	.word	0x0800a3a5
 800a2f4:	0800a3a5 	.word	0x0800a3a5
 800a2f8:	0800a3a5 	.word	0x0800a3a5
 800a2fc:	0800a30d 	.word	0x0800a30d
 800a300:	0800a351 	.word	0x0800a351
 800a304:	0800a3a5 	.word	0x0800a3a5
 800a308:	0800a3a5 	.word	0x0800a3a5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
     	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2]<<16) | (pbuf[3]<<24));
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	461a      	mov	r2, r3
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	3301      	adds	r3, #1
 800a316:	781b      	ldrb	r3, [r3, #0]
 800a318:	021b      	lsls	r3, r3, #8
 800a31a:	431a      	orrs	r2, r3
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	3302      	adds	r3, #2
 800a320:	781b      	ldrb	r3, [r3, #0]
 800a322:	041b      	lsls	r3, r3, #16
 800a324:	431a      	orrs	r2, r3
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	3303      	adds	r3, #3
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	061b      	lsls	r3, r3, #24
 800a32e:	4313      	orrs	r3, r2
 800a330:	461a      	mov	r2, r3
 800a332:	4b20      	ldr	r3, [pc, #128]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a334:	601a      	str	r2, [r3, #0]
     	LineCoding.format = pbuf[4];
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	791a      	ldrb	r2, [r3, #4]
 800a33a:	4b1e      	ldr	r3, [pc, #120]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a33c:	711a      	strb	r2, [r3, #4]
     	LineCoding.paritytype = pbuf[5];
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	795a      	ldrb	r2, [r3, #5]
 800a342:	4b1c      	ldr	r3, [pc, #112]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a344:	715a      	strb	r2, [r3, #5]
     	LineCoding.datatype = pbuf[6];
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	799a      	ldrb	r2, [r3, #6]
 800a34a:	4b1a      	ldr	r3, [pc, #104]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a34c:	719a      	strb	r2, [r3, #6]
     break;
 800a34e:	e02a      	b.n	800a3a6 <CDC_Control_FS+0x14a>

     case CDC_GET_LINE_CODING:
     	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800a350:	4b18      	ldr	r3, [pc, #96]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	b2da      	uxtb	r2, r3
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	701a      	strb	r2, [r3, #0]
     	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800a35a:	4b16      	ldr	r3, [pc, #88]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	0a1a      	lsrs	r2, r3, #8
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	3301      	adds	r3, #1
 800a364:	b2d2      	uxtb	r2, r2
 800a366:	701a      	strb	r2, [r3, #0]
     	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800a368:	4b12      	ldr	r3, [pc, #72]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	0c1a      	lsrs	r2, r3, #16
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	3302      	adds	r3, #2
 800a372:	b2d2      	uxtb	r2, r2
 800a374:	701a      	strb	r2, [r3, #0]
     	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800a376:	4b0f      	ldr	r3, [pc, #60]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	0e1a      	lsrs	r2, r3, #24
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	3303      	adds	r3, #3
 800a380:	b2d2      	uxtb	r2, r2
 800a382:	701a      	strb	r2, [r3, #0]
     	pbuf[4] = LineCoding.format;
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	3304      	adds	r3, #4
 800a388:	4a0a      	ldr	r2, [pc, #40]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a38a:	7912      	ldrb	r2, [r2, #4]
 800a38c:	701a      	strb	r2, [r3, #0]
     	pbuf[5] = LineCoding.paritytype;
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	3305      	adds	r3, #5
 800a392:	4a08      	ldr	r2, [pc, #32]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a394:	7952      	ldrb	r2, [r2, #5]
 800a396:	701a      	strb	r2, [r3, #0]
     	pbuf[6] = LineCoding.datatype;
 800a398:	683b      	ldr	r3, [r7, #0]
 800a39a:	3306      	adds	r3, #6
 800a39c:	4a05      	ldr	r2, [pc, #20]	@ (800a3b4 <CDC_Control_FS+0x158>)
 800a39e:	7992      	ldrb	r2, [r2, #6]
 800a3a0:	701a      	strb	r2, [r3, #0]
     break;
 800a3a2:	e000      	b.n	800a3a6 <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a3a4:	bf00      	nop
  }

  return (USBD_OK);
 800a3a6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	370c      	adds	r7, #12
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b2:	4770      	bx	lr
 800a3b4:	2000009c 	.word	0x2000009c

0800a3b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b082      	sub	sp, #8
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
 800a3c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	 if(aPtrFunRx != NULL)
 800a3c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a3f4 <CDC_Receive_FS+0x3c>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d007      	beq.n	800a3da <CDC_Receive_FS+0x22>
			aPtrFunRx(Buf, *Len);
 800a3ca:	4b0a      	ldr	r3, [pc, #40]	@ (800a3f4 <CDC_Receive_FS+0x3c>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	683a      	ldr	r2, [r7, #0]
 800a3d0:	6812      	ldr	r2, [r2, #0]
 800a3d2:	b292      	uxth	r2, r2
 800a3d4:	4611      	mov	r1, r2
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	4798      	blx	r3
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a3da:	6879      	ldr	r1, [r7, #4]
 800a3dc:	4806      	ldr	r0, [pc, #24]	@ (800a3f8 <CDC_Receive_FS+0x40>)
 800a3de:	f7fe fb3d 	bl	8008a5c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a3e2:	4805      	ldr	r0, [pc, #20]	@ (800a3f8 <CDC_Receive_FS+0x40>)
 800a3e4:	f7fe fb98 	bl	8008b18 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a3e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
 800a3f2:	bf00      	nop
 800a3f4:	20000ea4 	.word	0x20000ea4
 800a3f8:	200007c8 	.word	0x200007c8

0800a3fc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b084      	sub	sp, #16
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	460b      	mov	r3, r1
 800a406:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a408:	2300      	movs	r3, #0
 800a40a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a40c:	4b0d      	ldr	r3, [pc, #52]	@ (800a444 <CDC_Transmit_FS+0x48>)
 800a40e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a412:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d001      	beq.n	800a422 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a41e:	2301      	movs	r3, #1
 800a420:	e00b      	b.n	800a43a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a422:	887b      	ldrh	r3, [r7, #2]
 800a424:	461a      	mov	r2, r3
 800a426:	6879      	ldr	r1, [r7, #4]
 800a428:	4806      	ldr	r0, [pc, #24]	@ (800a444 <CDC_Transmit_FS+0x48>)
 800a42a:	f7fe faf5 	bl	8008a18 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a42e:	4805      	ldr	r0, [pc, #20]	@ (800a444 <CDC_Transmit_FS+0x48>)
 800a430:	f7fe fb32 	bl	8008a98 <USBD_CDC_TransmitPacket>
 800a434:	4603      	mov	r3, r0
 800a436:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a438:	7bfb      	ldrb	r3, [r7, #15]
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	200007c8 	.word	0x200007c8

0800a448 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a448:	b480      	push	{r7}
 800a44a:	b087      	sub	sp, #28
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	60f8      	str	r0, [r7, #12]
 800a450:	60b9      	str	r1, [r7, #8]
 800a452:	4613      	mov	r3, r2
 800a454:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a456:	2300      	movs	r3, #0
 800a458:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a45a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	371c      	adds	r7, #28
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr
	...

0800a46c <CDC_AttachRxData>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_AttachRxData(void (*ptrRxAttach)(uint8_t *buf, uint16_t len)){
 800a46c:	b480      	push	{r7}
 800a46e:	b083      	sub	sp, #12
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
	aPtrFunRx = ptrRxAttach;
 800a474:	4a04      	ldr	r2, [pc, #16]	@ (800a488 <CDC_AttachRxData+0x1c>)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	6013      	str	r3, [r2, #0]
}
 800a47a:	bf00      	nop
 800a47c:	370c      	adds	r7, #12
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop
 800a488:	20000ea4 	.word	0x20000ea4

0800a48c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b083      	sub	sp, #12
 800a490:	af00      	add	r7, sp, #0
 800a492:	4603      	mov	r3, r0
 800a494:	6039      	str	r1, [r7, #0]
 800a496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	2212      	movs	r2, #18
 800a49c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a49e:	4b03      	ldr	r3, [pc, #12]	@ (800a4ac <USBD_FS_DeviceDescriptor+0x20>)
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	370c      	adds	r7, #12
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr
 800a4ac:	200000d4 	.word	0x200000d4

0800a4b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b083      	sub	sp, #12
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	6039      	str	r1, [r7, #0]
 800a4ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	2204      	movs	r2, #4
 800a4c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a4c2:	4b03      	ldr	r3, [pc, #12]	@ (800a4d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr
 800a4d0:	200000e8 	.word	0x200000e8

0800a4d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b082      	sub	sp, #8
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	4603      	mov	r3, r0
 800a4dc:	6039      	str	r1, [r7, #0]
 800a4de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4e0:	79fb      	ldrb	r3, [r7, #7]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d105      	bne.n	800a4f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4e6:	683a      	ldr	r2, [r7, #0]
 800a4e8:	4907      	ldr	r1, [pc, #28]	@ (800a508 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4ea:	4808      	ldr	r0, [pc, #32]	@ (800a50c <USBD_FS_ProductStrDescriptor+0x38>)
 800a4ec:	f7ff fd76 	bl	8009fdc <USBD_GetString>
 800a4f0:	e004      	b.n	800a4fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4f2:	683a      	ldr	r2, [r7, #0]
 800a4f4:	4904      	ldr	r1, [pc, #16]	@ (800a508 <USBD_FS_ProductStrDescriptor+0x34>)
 800a4f6:	4805      	ldr	r0, [pc, #20]	@ (800a50c <USBD_FS_ProductStrDescriptor+0x38>)
 800a4f8:	f7ff fd70 	bl	8009fdc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4fc:	4b02      	ldr	r3, [pc, #8]	@ (800a508 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3708      	adds	r7, #8
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
 800a506:	bf00      	nop
 800a508:	20000ea8 	.word	0x20000ea8
 800a50c:	0800b638 	.word	0x0800b638

0800a510 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b082      	sub	sp, #8
 800a514:	af00      	add	r7, sp, #0
 800a516:	4603      	mov	r3, r0
 800a518:	6039      	str	r1, [r7, #0]
 800a51a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a51c:	683a      	ldr	r2, [r7, #0]
 800a51e:	4904      	ldr	r1, [pc, #16]	@ (800a530 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a520:	4804      	ldr	r0, [pc, #16]	@ (800a534 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a522:	f7ff fd5b 	bl	8009fdc <USBD_GetString>
  return USBD_StrDesc;
 800a526:	4b02      	ldr	r3, [pc, #8]	@ (800a530 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3708      	adds	r7, #8
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	20000ea8 	.word	0x20000ea8
 800a534:	0800b650 	.word	0x0800b650

0800a538 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	4603      	mov	r3, r0
 800a540:	6039      	str	r1, [r7, #0]
 800a542:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	221a      	movs	r2, #26
 800a548:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a54a:	f000 f843 	bl	800a5d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a54e:	4b02      	ldr	r3, [pc, #8]	@ (800a558 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a550:	4618      	mov	r0, r3
 800a552:	3708      	adds	r7, #8
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}
 800a558:	200000ec 	.word	0x200000ec

0800a55c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
 800a562:	4603      	mov	r3, r0
 800a564:	6039      	str	r1, [r7, #0]
 800a566:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a568:	79fb      	ldrb	r3, [r7, #7]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d105      	bne.n	800a57a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a56e:	683a      	ldr	r2, [r7, #0]
 800a570:	4907      	ldr	r1, [pc, #28]	@ (800a590 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a572:	4808      	ldr	r0, [pc, #32]	@ (800a594 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a574:	f7ff fd32 	bl	8009fdc <USBD_GetString>
 800a578:	e004      	b.n	800a584 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a57a:	683a      	ldr	r2, [r7, #0]
 800a57c:	4904      	ldr	r1, [pc, #16]	@ (800a590 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a57e:	4805      	ldr	r0, [pc, #20]	@ (800a594 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a580:	f7ff fd2c 	bl	8009fdc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a584:	4b02      	ldr	r3, [pc, #8]	@ (800a590 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a586:	4618      	mov	r0, r3
 800a588:	3708      	adds	r7, #8
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}
 800a58e:	bf00      	nop
 800a590:	20000ea8 	.word	0x20000ea8
 800a594:	0800b664 	.word	0x0800b664

0800a598 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b082      	sub	sp, #8
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	4603      	mov	r3, r0
 800a5a0:	6039      	str	r1, [r7, #0]
 800a5a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a5a4:	79fb      	ldrb	r3, [r7, #7]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d105      	bne.n	800a5b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5aa:	683a      	ldr	r2, [r7, #0]
 800a5ac:	4907      	ldr	r1, [pc, #28]	@ (800a5cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5ae:	4808      	ldr	r0, [pc, #32]	@ (800a5d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5b0:	f7ff fd14 	bl	8009fdc <USBD_GetString>
 800a5b4:	e004      	b.n	800a5c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5b6:	683a      	ldr	r2, [r7, #0]
 800a5b8:	4904      	ldr	r1, [pc, #16]	@ (800a5cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5ba:	4805      	ldr	r0, [pc, #20]	@ (800a5d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5bc:	f7ff fd0e 	bl	8009fdc <USBD_GetString>
  }
  return USBD_StrDesc;
 800a5c0:	4b02      	ldr	r3, [pc, #8]	@ (800a5cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3708      	adds	r7, #8
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	20000ea8 	.word	0x20000ea8
 800a5d0:	0800b670 	.word	0x0800b670

0800a5d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a5da:	4b0f      	ldr	r3, [pc, #60]	@ (800a618 <Get_SerialNum+0x44>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a5e0:	4b0e      	ldr	r3, [pc, #56]	@ (800a61c <Get_SerialNum+0x48>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a5e6:	4b0e      	ldr	r3, [pc, #56]	@ (800a620 <Get_SerialNum+0x4c>)
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d009      	beq.n	800a60e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a5fa:	2208      	movs	r2, #8
 800a5fc:	4909      	ldr	r1, [pc, #36]	@ (800a624 <Get_SerialNum+0x50>)
 800a5fe:	68f8      	ldr	r0, [r7, #12]
 800a600:	f000 f814 	bl	800a62c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a604:	2204      	movs	r2, #4
 800a606:	4908      	ldr	r1, [pc, #32]	@ (800a628 <Get_SerialNum+0x54>)
 800a608:	68b8      	ldr	r0, [r7, #8]
 800a60a:	f000 f80f 	bl	800a62c <IntToUnicode>
  }
}
 800a60e:	bf00      	nop
 800a610:	3710      	adds	r7, #16
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
 800a616:	bf00      	nop
 800a618:	1fff7a10 	.word	0x1fff7a10
 800a61c:	1fff7a14 	.word	0x1fff7a14
 800a620:	1fff7a18 	.word	0x1fff7a18
 800a624:	200000ee 	.word	0x200000ee
 800a628:	200000fe 	.word	0x200000fe

0800a62c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b087      	sub	sp, #28
 800a630:	af00      	add	r7, sp, #0
 800a632:	60f8      	str	r0, [r7, #12]
 800a634:	60b9      	str	r1, [r7, #8]
 800a636:	4613      	mov	r3, r2
 800a638:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a63a:	2300      	movs	r3, #0
 800a63c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a63e:	2300      	movs	r3, #0
 800a640:	75fb      	strb	r3, [r7, #23]
 800a642:	e027      	b.n	800a694 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	0f1b      	lsrs	r3, r3, #28
 800a648:	2b09      	cmp	r3, #9
 800a64a:	d80b      	bhi.n	800a664 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	0f1b      	lsrs	r3, r3, #28
 800a650:	b2da      	uxtb	r2, r3
 800a652:	7dfb      	ldrb	r3, [r7, #23]
 800a654:	005b      	lsls	r3, r3, #1
 800a656:	4619      	mov	r1, r3
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	440b      	add	r3, r1
 800a65c:	3230      	adds	r2, #48	@ 0x30
 800a65e:	b2d2      	uxtb	r2, r2
 800a660:	701a      	strb	r2, [r3, #0]
 800a662:	e00a      	b.n	800a67a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	0f1b      	lsrs	r3, r3, #28
 800a668:	b2da      	uxtb	r2, r3
 800a66a:	7dfb      	ldrb	r3, [r7, #23]
 800a66c:	005b      	lsls	r3, r3, #1
 800a66e:	4619      	mov	r1, r3
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	440b      	add	r3, r1
 800a674:	3237      	adds	r2, #55	@ 0x37
 800a676:	b2d2      	uxtb	r2, r2
 800a678:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	011b      	lsls	r3, r3, #4
 800a67e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a680:	7dfb      	ldrb	r3, [r7, #23]
 800a682:	005b      	lsls	r3, r3, #1
 800a684:	3301      	adds	r3, #1
 800a686:	68ba      	ldr	r2, [r7, #8]
 800a688:	4413      	add	r3, r2
 800a68a:	2200      	movs	r2, #0
 800a68c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a68e:	7dfb      	ldrb	r3, [r7, #23]
 800a690:	3301      	adds	r3, #1
 800a692:	75fb      	strb	r3, [r7, #23]
 800a694:	7dfa      	ldrb	r2, [r7, #23]
 800a696:	79fb      	ldrb	r3, [r7, #7]
 800a698:	429a      	cmp	r2, r3
 800a69a:	d3d3      	bcc.n	800a644 <IntToUnicode+0x18>
  }
}
 800a69c:	bf00      	nop
 800a69e:	bf00      	nop
 800a6a0:	371c      	adds	r7, #28
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr
	...

0800a6ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b08a      	sub	sp, #40	@ 0x28
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6b4:	f107 0314 	add.w	r3, r7, #20
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	601a      	str	r2, [r3, #0]
 800a6bc:	605a      	str	r2, [r3, #4]
 800a6be:	609a      	str	r2, [r3, #8]
 800a6c0:	60da      	str	r2, [r3, #12]
 800a6c2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6cc:	d13a      	bne.n	800a744 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	613b      	str	r3, [r7, #16]
 800a6d2:	4b1e      	ldr	r3, [pc, #120]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a6d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6d6:	4a1d      	ldr	r2, [pc, #116]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a6d8:	f043 0301 	orr.w	r3, r3, #1
 800a6dc:	6313      	str	r3, [r2, #48]	@ 0x30
 800a6de:	4b1b      	ldr	r3, [pc, #108]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a6e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6e2:	f003 0301 	and.w	r3, r3, #1
 800a6e6:	613b      	str	r3, [r7, #16]
 800a6e8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a6ea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a6ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6f0:	2302      	movs	r3, #2
 800a6f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6f8:	2303      	movs	r3, #3
 800a6fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a6fc:	230a      	movs	r3, #10
 800a6fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a700:	f107 0314 	add.w	r3, r7, #20
 800a704:	4619      	mov	r1, r3
 800a706:	4812      	ldr	r0, [pc, #72]	@ (800a750 <HAL_PCD_MspInit+0xa4>)
 800a708:	f7f8 fa48 	bl	8002b9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a70c:	4b0f      	ldr	r3, [pc, #60]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a70e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a710:	4a0e      	ldr	r2, [pc, #56]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a712:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a716:	6353      	str	r3, [r2, #52]	@ 0x34
 800a718:	2300      	movs	r3, #0
 800a71a:	60fb      	str	r3, [r7, #12]
 800a71c:	4b0b      	ldr	r3, [pc, #44]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a71e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a720:	4a0a      	ldr	r2, [pc, #40]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a722:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a726:	6453      	str	r3, [r2, #68]	@ 0x44
 800a728:	4b08      	ldr	r3, [pc, #32]	@ (800a74c <HAL_PCD_MspInit+0xa0>)
 800a72a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a72c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a730:	60fb      	str	r3, [r7, #12]
 800a732:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a734:	2200      	movs	r2, #0
 800a736:	2100      	movs	r1, #0
 800a738:	2043      	movs	r0, #67	@ 0x43
 800a73a:	f7f7 fe5a 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a73e:	2043      	movs	r0, #67	@ 0x43
 800a740:	f7f7 fe73 	bl	800242a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a744:	bf00      	nop
 800a746:	3728      	adds	r7, #40	@ 0x28
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}
 800a74c:	40023800 	.word	0x40023800
 800a750:	40020000 	.word	0x40020000

0800a754 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a768:	4619      	mov	r1, r3
 800a76a:	4610      	mov	r0, r2
 800a76c:	f7fe fabd 	bl	8008cea <USBD_LL_SetupStage>
}
 800a770:	bf00      	nop
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	460b      	mov	r3, r1
 800a782:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a78a:	78fa      	ldrb	r2, [r7, #3]
 800a78c:	6879      	ldr	r1, [r7, #4]
 800a78e:	4613      	mov	r3, r2
 800a790:	00db      	lsls	r3, r3, #3
 800a792:	4413      	add	r3, r2
 800a794:	009b      	lsls	r3, r3, #2
 800a796:	440b      	add	r3, r1
 800a798:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	78fb      	ldrb	r3, [r7, #3]
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	f7fe faf7 	bl	8008d94 <USBD_LL_DataOutStage>
}
 800a7a6:	bf00      	nop
 800a7a8:	3708      	adds	r7, #8
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}

0800a7ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7ae:	b580      	push	{r7, lr}
 800a7b0:	b082      	sub	sp, #8
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6078      	str	r0, [r7, #4]
 800a7b6:	460b      	mov	r3, r1
 800a7b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a7c0:	78fa      	ldrb	r2, [r7, #3]
 800a7c2:	6879      	ldr	r1, [r7, #4]
 800a7c4:	4613      	mov	r3, r2
 800a7c6:	00db      	lsls	r3, r3, #3
 800a7c8:	4413      	add	r3, r2
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	440b      	add	r3, r1
 800a7ce:	3320      	adds	r3, #32
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	78fb      	ldrb	r3, [r7, #3]
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	f7fe fb99 	bl	8008f0c <USBD_LL_DataInStage>
}
 800a7da:	bf00      	nop
 800a7dc:	3708      	adds	r7, #8
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}

0800a7e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b082      	sub	sp, #8
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f7fe fcdd 	bl	80091b0 <USBD_LL_SOF>
}
 800a7f6:	bf00      	nop
 800a7f8:	3708      	adds	r7, #8
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}

0800a7fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7fe:	b580      	push	{r7, lr}
 800a800:	b084      	sub	sp, #16
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a806:	2301      	movs	r3, #1
 800a808:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	79db      	ldrb	r3, [r3, #7]
 800a80e:	2b02      	cmp	r3, #2
 800a810:	d001      	beq.n	800a816 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a812:	f7f6 fce3 	bl	80011dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a81c:	7bfa      	ldrb	r2, [r7, #15]
 800a81e:	4611      	mov	r1, r2
 800a820:	4618      	mov	r0, r3
 800a822:	f7fe fc81 	bl	8009128 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a82c:	4618      	mov	r0, r3
 800a82e:	f7fe fc28 	bl	8009082 <USBD_LL_Reset>
}
 800a832:	bf00      	nop
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
	...

0800a83c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b082      	sub	sp, #8
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7fe fc7c 	bl	8009148 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	687a      	ldr	r2, [r7, #4]
 800a85c:	6812      	ldr	r2, [r2, #0]
 800a85e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a862:	f043 0301 	orr.w	r3, r3, #1
 800a866:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	7adb      	ldrb	r3, [r3, #11]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d005      	beq.n	800a87c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a870:	4b04      	ldr	r3, [pc, #16]	@ (800a884 <HAL_PCD_SuspendCallback+0x48>)
 800a872:	691b      	ldr	r3, [r3, #16]
 800a874:	4a03      	ldr	r2, [pc, #12]	@ (800a884 <HAL_PCD_SuspendCallback+0x48>)
 800a876:	f043 0306 	orr.w	r3, r3, #6
 800a87a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a87c:	bf00      	nop
 800a87e:	3708      	adds	r7, #8
 800a880:	46bd      	mov	sp, r7
 800a882:	bd80      	pop	{r7, pc}
 800a884:	e000ed00 	.word	0xe000ed00

0800a888 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b082      	sub	sp, #8
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a896:	4618      	mov	r0, r3
 800a898:	f7fe fc72 	bl	8009180 <USBD_LL_Resume>
}
 800a89c:	bf00      	nop
 800a89e:	3708      	adds	r7, #8
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b082      	sub	sp, #8
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
 800a8ac:	460b      	mov	r3, r1
 800a8ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8b6:	78fa      	ldrb	r2, [r7, #3]
 800a8b8:	4611      	mov	r1, r2
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7fe fcca 	bl	8009254 <USBD_LL_IsoOUTIncomplete>
}
 800a8c0:	bf00      	nop
 800a8c2:	3708      	adds	r7, #8
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b082      	sub	sp, #8
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	460b      	mov	r3, r1
 800a8d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8da:	78fa      	ldrb	r2, [r7, #3]
 800a8dc:	4611      	mov	r1, r2
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f7fe fc86 	bl	80091f0 <USBD_LL_IsoINIncomplete>
}
 800a8e4:	bf00      	nop
 800a8e6:	3708      	adds	r7, #8
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7fe fcdc 	bl	80092b8 <USBD_LL_DevConnected>
}
 800a900:	bf00      	nop
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a916:	4618      	mov	r0, r3
 800a918:	f7fe fcd9 	bl	80092ce <USBD_LL_DevDisconnected>
}
 800a91c:	bf00      	nop
 800a91e:	3708      	adds	r7, #8
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}

0800a924 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	781b      	ldrb	r3, [r3, #0]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d13c      	bne.n	800a9ae <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a934:	4a20      	ldr	r2, [pc, #128]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	4a1e      	ldr	r2, [pc, #120]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a940:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a944:	4b1c      	ldr	r3, [pc, #112]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a946:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a94a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a94c:	4b1a      	ldr	r3, [pc, #104]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a94e:	2204      	movs	r2, #4
 800a950:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a952:	4b19      	ldr	r3, [pc, #100]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a954:	2202      	movs	r2, #2
 800a956:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a958:	4b17      	ldr	r3, [pc, #92]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a95a:	2200      	movs	r2, #0
 800a95c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a95e:	4b16      	ldr	r3, [pc, #88]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a960:	2202      	movs	r2, #2
 800a962:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a964:	4b14      	ldr	r3, [pc, #80]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a966:	2200      	movs	r2, #0
 800a968:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a96a:	4b13      	ldr	r3, [pc, #76]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a970:	4b11      	ldr	r3, [pc, #68]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a972:	2200      	movs	r2, #0
 800a974:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a976:	4b10      	ldr	r3, [pc, #64]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a978:	2200      	movs	r2, #0
 800a97a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a97c:	4b0e      	ldr	r3, [pc, #56]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a97e:	2200      	movs	r2, #0
 800a980:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a982:	480d      	ldr	r0, [pc, #52]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a984:	f7f9 fa97 	bl	8003eb6 <HAL_PCD_Init>
 800a988:	4603      	mov	r3, r0
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d001      	beq.n	800a992 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a98e:	f7f6 fc25 	bl	80011dc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a992:	2180      	movs	r1, #128	@ 0x80
 800a994:	4808      	ldr	r0, [pc, #32]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a996:	f7fa fcc4 	bl	8005322 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a99a:	2240      	movs	r2, #64	@ 0x40
 800a99c:	2100      	movs	r1, #0
 800a99e:	4806      	ldr	r0, [pc, #24]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a9a0:	f7fa fc78 	bl	8005294 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a9a4:	2280      	movs	r2, #128	@ 0x80
 800a9a6:	2101      	movs	r1, #1
 800a9a8:	4803      	ldr	r0, [pc, #12]	@ (800a9b8 <USBD_LL_Init+0x94>)
 800a9aa:	f7fa fc73 	bl	8005294 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a9ae:	2300      	movs	r3, #0
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3708      	adds	r7, #8
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	200010a8 	.word	0x200010a8

0800a9bc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b084      	sub	sp, #16
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7f9 fb7e 	bl	80040d4 <HAL_PCD_Start>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9dc:	7bfb      	ldrb	r3, [r7, #15]
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f000 f942 	bl	800ac68 <USBD_Get_USB_Status>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3710      	adds	r7, #16
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}

0800a9f2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a9f2:	b580      	push	{r7, lr}
 800a9f4:	b084      	sub	sp, #16
 800a9f6:	af00      	add	r7, sp, #0
 800a9f8:	6078      	str	r0, [r7, #4]
 800a9fa:	4608      	mov	r0, r1
 800a9fc:	4611      	mov	r1, r2
 800a9fe:	461a      	mov	r2, r3
 800aa00:	4603      	mov	r3, r0
 800aa02:	70fb      	strb	r3, [r7, #3]
 800aa04:	460b      	mov	r3, r1
 800aa06:	70bb      	strb	r3, [r7, #2]
 800aa08:	4613      	mov	r3, r2
 800aa0a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa10:	2300      	movs	r3, #0
 800aa12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa1a:	78bb      	ldrb	r3, [r7, #2]
 800aa1c:	883a      	ldrh	r2, [r7, #0]
 800aa1e:	78f9      	ldrb	r1, [r7, #3]
 800aa20:	f7fa f852 	bl	8004ac8 <HAL_PCD_EP_Open>
 800aa24:	4603      	mov	r3, r0
 800aa26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa28:	7bfb      	ldrb	r3, [r7, #15]
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 f91c 	bl	800ac68 <USBD_Get_USB_Status>
 800aa30:	4603      	mov	r3, r0
 800aa32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa34:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3710      	adds	r7, #16
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}

0800aa3e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa3e:	b580      	push	{r7, lr}
 800aa40:	b084      	sub	sp, #16
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
 800aa46:	460b      	mov	r3, r1
 800aa48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa58:	78fa      	ldrb	r2, [r7, #3]
 800aa5a:	4611      	mov	r1, r2
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f7fa f89d 	bl	8004b9c <HAL_PCD_EP_Close>
 800aa62:	4603      	mov	r3, r0
 800aa64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa66:	7bfb      	ldrb	r3, [r7, #15]
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f000 f8fd 	bl	800ac68 <USBD_Get_USB_Status>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa72:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3710      	adds	r7, #16
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	460b      	mov	r3, r1
 800aa86:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa96:	78fa      	ldrb	r2, [r7, #3]
 800aa98:	4611      	mov	r1, r2
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f7fa f955 	bl	8004d4a <HAL_PCD_EP_SetStall>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aaa4:	7bfb      	ldrb	r3, [r7, #15]
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f000 f8de 	bl	800ac68 <USBD_Get_USB_Status>
 800aaac:	4603      	mov	r3, r0
 800aaae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aab0:	7bbb      	ldrb	r3, [r7, #14]
}
 800aab2:	4618      	mov	r0, r3
 800aab4:	3710      	adds	r7, #16
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bd80      	pop	{r7, pc}

0800aaba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaba:	b580      	push	{r7, lr}
 800aabc:	b084      	sub	sp, #16
 800aabe:	af00      	add	r7, sp, #0
 800aac0:	6078      	str	r0, [r7, #4]
 800aac2:	460b      	mov	r3, r1
 800aac4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aac6:	2300      	movs	r3, #0
 800aac8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaca:	2300      	movs	r3, #0
 800aacc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aad4:	78fa      	ldrb	r2, [r7, #3]
 800aad6:	4611      	mov	r1, r2
 800aad8:	4618      	mov	r0, r3
 800aada:	f7fa f999 	bl	8004e10 <HAL_PCD_EP_ClrStall>
 800aade:	4603      	mov	r3, r0
 800aae0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aae2:	7bfb      	ldrb	r3, [r7, #15]
 800aae4:	4618      	mov	r0, r3
 800aae6:	f000 f8bf 	bl	800ac68 <USBD_Get_USB_Status>
 800aaea:	4603      	mov	r3, r0
 800aaec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aaee:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3710      	adds	r7, #16
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b085      	sub	sp, #20
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	460b      	mov	r3, r1
 800ab02:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab0a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ab0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	da0b      	bge.n	800ab2c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ab14:	78fb      	ldrb	r3, [r7, #3]
 800ab16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab1a:	68f9      	ldr	r1, [r7, #12]
 800ab1c:	4613      	mov	r3, r2
 800ab1e:	00db      	lsls	r3, r3, #3
 800ab20:	4413      	add	r3, r2
 800ab22:	009b      	lsls	r3, r3, #2
 800ab24:	440b      	add	r3, r1
 800ab26:	3316      	adds	r3, #22
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	e00b      	b.n	800ab44 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ab2c:	78fb      	ldrb	r3, [r7, #3]
 800ab2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab32:	68f9      	ldr	r1, [r7, #12]
 800ab34:	4613      	mov	r3, r2
 800ab36:	00db      	lsls	r3, r3, #3
 800ab38:	4413      	add	r3, r2
 800ab3a:	009b      	lsls	r3, r3, #2
 800ab3c:	440b      	add	r3, r1
 800ab3e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ab42:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3714      	adds	r7, #20
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr

0800ab50 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	460b      	mov	r3, r1
 800ab5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab60:	2300      	movs	r3, #0
 800ab62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab6a:	78fa      	ldrb	r2, [r7, #3]
 800ab6c:	4611      	mov	r1, r2
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7f9 ff86 	bl	8004a80 <HAL_PCD_SetAddress>
 800ab74:	4603      	mov	r3, r0
 800ab76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab78:	7bfb      	ldrb	r3, [r7, #15]
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	f000 f874 	bl	800ac68 <USBD_Get_USB_Status>
 800ab80:	4603      	mov	r3, r0
 800ab82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab84:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab86:	4618      	mov	r0, r3
 800ab88:	3710      	adds	r7, #16
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}

0800ab8e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ab8e:	b580      	push	{r7, lr}
 800ab90:	b086      	sub	sp, #24
 800ab92:	af00      	add	r7, sp, #0
 800ab94:	60f8      	str	r0, [r7, #12]
 800ab96:	607a      	str	r2, [r7, #4]
 800ab98:	603b      	str	r3, [r7, #0]
 800ab9a:	460b      	mov	r3, r1
 800ab9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aba2:	2300      	movs	r3, #0
 800aba4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800abac:	7af9      	ldrb	r1, [r7, #11]
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	f7fa f890 	bl	8004cd6 <HAL_PCD_EP_Transmit>
 800abb6:	4603      	mov	r3, r0
 800abb8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abba:	7dfb      	ldrb	r3, [r7, #23]
 800abbc:	4618      	mov	r0, r3
 800abbe:	f000 f853 	bl	800ac68 <USBD_Get_USB_Status>
 800abc2:	4603      	mov	r3, r0
 800abc4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abc6:	7dbb      	ldrb	r3, [r7, #22]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3718      	adds	r7, #24
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b086      	sub	sp, #24
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	60f8      	str	r0, [r7, #12]
 800abd8:	607a      	str	r2, [r7, #4]
 800abda:	603b      	str	r3, [r7, #0]
 800abdc:	460b      	mov	r3, r1
 800abde:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abe0:	2300      	movs	r3, #0
 800abe2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abe4:	2300      	movs	r3, #0
 800abe6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800abee:	7af9      	ldrb	r1, [r7, #11]
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	f7fa f81c 	bl	8004c30 <HAL_PCD_EP_Receive>
 800abf8:	4603      	mov	r3, r0
 800abfa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abfc:	7dfb      	ldrb	r3, [r7, #23]
 800abfe:	4618      	mov	r0, r3
 800ac00:	f000 f832 	bl	800ac68 <USBD_Get_USB_Status>
 800ac04:	4603      	mov	r3, r0
 800ac06:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac08:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3718      	adds	r7, #24
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}

0800ac12 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac12:	b580      	push	{r7, lr}
 800ac14:	b082      	sub	sp, #8
 800ac16:	af00      	add	r7, sp, #0
 800ac18:	6078      	str	r0, [r7, #4]
 800ac1a:	460b      	mov	r3, r1
 800ac1c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac24:	78fa      	ldrb	r2, [r7, #3]
 800ac26:	4611      	mov	r1, r2
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f7fa f83c 	bl	8004ca6 <HAL_PCD_EP_GetRxCount>
 800ac2e:	4603      	mov	r3, r0
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3708      	adds	r7, #8
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b083      	sub	sp, #12
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ac40:	4b03      	ldr	r3, [pc, #12]	@ (800ac50 <USBD_static_malloc+0x18>)
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	370c      	adds	r7, #12
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr
 800ac4e:	bf00      	nop
 800ac50:	2000158c 	.word	0x2000158c

0800ac54 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b083      	sub	sp, #12
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]

}
 800ac5c:	bf00      	nop
 800ac5e:	370c      	adds	r7, #12
 800ac60:	46bd      	mov	sp, r7
 800ac62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac66:	4770      	bx	lr

0800ac68 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b085      	sub	sp, #20
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	4603      	mov	r3, r0
 800ac70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac72:	2300      	movs	r3, #0
 800ac74:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac76:	79fb      	ldrb	r3, [r7, #7]
 800ac78:	2b03      	cmp	r3, #3
 800ac7a:	d817      	bhi.n	800acac <USBD_Get_USB_Status+0x44>
 800ac7c:	a201      	add	r2, pc, #4	@ (adr r2, 800ac84 <USBD_Get_USB_Status+0x1c>)
 800ac7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac82:	bf00      	nop
 800ac84:	0800ac95 	.word	0x0800ac95
 800ac88:	0800ac9b 	.word	0x0800ac9b
 800ac8c:	0800aca1 	.word	0x0800aca1
 800ac90:	0800aca7 	.word	0x0800aca7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ac94:	2300      	movs	r3, #0
 800ac96:	73fb      	strb	r3, [r7, #15]
    break;
 800ac98:	e00b      	b.n	800acb2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ac9a:	2303      	movs	r3, #3
 800ac9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac9e:	e008      	b.n	800acb2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aca0:	2301      	movs	r3, #1
 800aca2:	73fb      	strb	r3, [r7, #15]
    break;
 800aca4:	e005      	b.n	800acb2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aca6:	2303      	movs	r3, #3
 800aca8:	73fb      	strb	r3, [r7, #15]
    break;
 800acaa:	e002      	b.n	800acb2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800acac:	2303      	movs	r3, #3
 800acae:	73fb      	strb	r3, [r7, #15]
    break;
 800acb0:	bf00      	nop
  }
  return usb_status;
 800acb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3714      	adds	r7, #20
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr

0800acc0 <malloc>:
 800acc0:	4b02      	ldr	r3, [pc, #8]	@ (800accc <malloc+0xc>)
 800acc2:	4601      	mov	r1, r0
 800acc4:	6818      	ldr	r0, [r3, #0]
 800acc6:	f000 b825 	b.w	800ad14 <_malloc_r>
 800acca:	bf00      	nop
 800accc:	20000108 	.word	0x20000108

0800acd0 <sbrk_aligned>:
 800acd0:	b570      	push	{r4, r5, r6, lr}
 800acd2:	4e0f      	ldr	r6, [pc, #60]	@ (800ad10 <sbrk_aligned+0x40>)
 800acd4:	460c      	mov	r4, r1
 800acd6:	6831      	ldr	r1, [r6, #0]
 800acd8:	4605      	mov	r5, r0
 800acda:	b911      	cbnz	r1, 800ace2 <sbrk_aligned+0x12>
 800acdc:	f000 f8d0 	bl	800ae80 <_sbrk_r>
 800ace0:	6030      	str	r0, [r6, #0]
 800ace2:	4621      	mov	r1, r4
 800ace4:	4628      	mov	r0, r5
 800ace6:	f000 f8cb 	bl	800ae80 <_sbrk_r>
 800acea:	1c43      	adds	r3, r0, #1
 800acec:	d103      	bne.n	800acf6 <sbrk_aligned+0x26>
 800acee:	f04f 34ff 	mov.w	r4, #4294967295
 800acf2:	4620      	mov	r0, r4
 800acf4:	bd70      	pop	{r4, r5, r6, pc}
 800acf6:	1cc4      	adds	r4, r0, #3
 800acf8:	f024 0403 	bic.w	r4, r4, #3
 800acfc:	42a0      	cmp	r0, r4
 800acfe:	d0f8      	beq.n	800acf2 <sbrk_aligned+0x22>
 800ad00:	1a21      	subs	r1, r4, r0
 800ad02:	4628      	mov	r0, r5
 800ad04:	f000 f8bc 	bl	800ae80 <_sbrk_r>
 800ad08:	3001      	adds	r0, #1
 800ad0a:	d1f2      	bne.n	800acf2 <sbrk_aligned+0x22>
 800ad0c:	e7ef      	b.n	800acee <sbrk_aligned+0x1e>
 800ad0e:	bf00      	nop
 800ad10:	200017ac 	.word	0x200017ac

0800ad14 <_malloc_r>:
 800ad14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad18:	1ccd      	adds	r5, r1, #3
 800ad1a:	f025 0503 	bic.w	r5, r5, #3
 800ad1e:	3508      	adds	r5, #8
 800ad20:	2d0c      	cmp	r5, #12
 800ad22:	bf38      	it	cc
 800ad24:	250c      	movcc	r5, #12
 800ad26:	2d00      	cmp	r5, #0
 800ad28:	4606      	mov	r6, r0
 800ad2a:	db01      	blt.n	800ad30 <_malloc_r+0x1c>
 800ad2c:	42a9      	cmp	r1, r5
 800ad2e:	d904      	bls.n	800ad3a <_malloc_r+0x26>
 800ad30:	230c      	movs	r3, #12
 800ad32:	6033      	str	r3, [r6, #0]
 800ad34:	2000      	movs	r0, #0
 800ad36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad3a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae10 <_malloc_r+0xfc>
 800ad3e:	f000 f869 	bl	800ae14 <__malloc_lock>
 800ad42:	f8d8 3000 	ldr.w	r3, [r8]
 800ad46:	461c      	mov	r4, r3
 800ad48:	bb44      	cbnz	r4, 800ad9c <_malloc_r+0x88>
 800ad4a:	4629      	mov	r1, r5
 800ad4c:	4630      	mov	r0, r6
 800ad4e:	f7ff ffbf 	bl	800acd0 <sbrk_aligned>
 800ad52:	1c43      	adds	r3, r0, #1
 800ad54:	4604      	mov	r4, r0
 800ad56:	d158      	bne.n	800ae0a <_malloc_r+0xf6>
 800ad58:	f8d8 4000 	ldr.w	r4, [r8]
 800ad5c:	4627      	mov	r7, r4
 800ad5e:	2f00      	cmp	r7, #0
 800ad60:	d143      	bne.n	800adea <_malloc_r+0xd6>
 800ad62:	2c00      	cmp	r4, #0
 800ad64:	d04b      	beq.n	800adfe <_malloc_r+0xea>
 800ad66:	6823      	ldr	r3, [r4, #0]
 800ad68:	4639      	mov	r1, r7
 800ad6a:	4630      	mov	r0, r6
 800ad6c:	eb04 0903 	add.w	r9, r4, r3
 800ad70:	f000 f886 	bl	800ae80 <_sbrk_r>
 800ad74:	4581      	cmp	r9, r0
 800ad76:	d142      	bne.n	800adfe <_malloc_r+0xea>
 800ad78:	6821      	ldr	r1, [r4, #0]
 800ad7a:	1a6d      	subs	r5, r5, r1
 800ad7c:	4629      	mov	r1, r5
 800ad7e:	4630      	mov	r0, r6
 800ad80:	f7ff ffa6 	bl	800acd0 <sbrk_aligned>
 800ad84:	3001      	adds	r0, #1
 800ad86:	d03a      	beq.n	800adfe <_malloc_r+0xea>
 800ad88:	6823      	ldr	r3, [r4, #0]
 800ad8a:	442b      	add	r3, r5
 800ad8c:	6023      	str	r3, [r4, #0]
 800ad8e:	f8d8 3000 	ldr.w	r3, [r8]
 800ad92:	685a      	ldr	r2, [r3, #4]
 800ad94:	bb62      	cbnz	r2, 800adf0 <_malloc_r+0xdc>
 800ad96:	f8c8 7000 	str.w	r7, [r8]
 800ad9a:	e00f      	b.n	800adbc <_malloc_r+0xa8>
 800ad9c:	6822      	ldr	r2, [r4, #0]
 800ad9e:	1b52      	subs	r2, r2, r5
 800ada0:	d420      	bmi.n	800ade4 <_malloc_r+0xd0>
 800ada2:	2a0b      	cmp	r2, #11
 800ada4:	d917      	bls.n	800add6 <_malloc_r+0xc2>
 800ada6:	1961      	adds	r1, r4, r5
 800ada8:	42a3      	cmp	r3, r4
 800adaa:	6025      	str	r5, [r4, #0]
 800adac:	bf18      	it	ne
 800adae:	6059      	strne	r1, [r3, #4]
 800adb0:	6863      	ldr	r3, [r4, #4]
 800adb2:	bf08      	it	eq
 800adb4:	f8c8 1000 	streq.w	r1, [r8]
 800adb8:	5162      	str	r2, [r4, r5]
 800adba:	604b      	str	r3, [r1, #4]
 800adbc:	4630      	mov	r0, r6
 800adbe:	f000 f82f 	bl	800ae20 <__malloc_unlock>
 800adc2:	f104 000b 	add.w	r0, r4, #11
 800adc6:	1d23      	adds	r3, r4, #4
 800adc8:	f020 0007 	bic.w	r0, r0, #7
 800adcc:	1ac2      	subs	r2, r0, r3
 800adce:	bf1c      	itt	ne
 800add0:	1a1b      	subne	r3, r3, r0
 800add2:	50a3      	strne	r3, [r4, r2]
 800add4:	e7af      	b.n	800ad36 <_malloc_r+0x22>
 800add6:	6862      	ldr	r2, [r4, #4]
 800add8:	42a3      	cmp	r3, r4
 800adda:	bf0c      	ite	eq
 800addc:	f8c8 2000 	streq.w	r2, [r8]
 800ade0:	605a      	strne	r2, [r3, #4]
 800ade2:	e7eb      	b.n	800adbc <_malloc_r+0xa8>
 800ade4:	4623      	mov	r3, r4
 800ade6:	6864      	ldr	r4, [r4, #4]
 800ade8:	e7ae      	b.n	800ad48 <_malloc_r+0x34>
 800adea:	463c      	mov	r4, r7
 800adec:	687f      	ldr	r7, [r7, #4]
 800adee:	e7b6      	b.n	800ad5e <_malloc_r+0x4a>
 800adf0:	461a      	mov	r2, r3
 800adf2:	685b      	ldr	r3, [r3, #4]
 800adf4:	42a3      	cmp	r3, r4
 800adf6:	d1fb      	bne.n	800adf0 <_malloc_r+0xdc>
 800adf8:	2300      	movs	r3, #0
 800adfa:	6053      	str	r3, [r2, #4]
 800adfc:	e7de      	b.n	800adbc <_malloc_r+0xa8>
 800adfe:	230c      	movs	r3, #12
 800ae00:	6033      	str	r3, [r6, #0]
 800ae02:	4630      	mov	r0, r6
 800ae04:	f000 f80c 	bl	800ae20 <__malloc_unlock>
 800ae08:	e794      	b.n	800ad34 <_malloc_r+0x20>
 800ae0a:	6005      	str	r5, [r0, #0]
 800ae0c:	e7d6      	b.n	800adbc <_malloc_r+0xa8>
 800ae0e:	bf00      	nop
 800ae10:	200017b0 	.word	0x200017b0

0800ae14 <__malloc_lock>:
 800ae14:	4801      	ldr	r0, [pc, #4]	@ (800ae1c <__malloc_lock+0x8>)
 800ae16:	f000 b86d 	b.w	800aef4 <__retarget_lock_acquire_recursive>
 800ae1a:	bf00      	nop
 800ae1c:	200018f0 	.word	0x200018f0

0800ae20 <__malloc_unlock>:
 800ae20:	4801      	ldr	r0, [pc, #4]	@ (800ae28 <__malloc_unlock+0x8>)
 800ae22:	f000 b868 	b.w	800aef6 <__retarget_lock_release_recursive>
 800ae26:	bf00      	nop
 800ae28:	200018f0 	.word	0x200018f0

0800ae2c <siprintf>:
 800ae2c:	b40e      	push	{r1, r2, r3}
 800ae2e:	b510      	push	{r4, lr}
 800ae30:	b09d      	sub	sp, #116	@ 0x74
 800ae32:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ae34:	9002      	str	r0, [sp, #8]
 800ae36:	9006      	str	r0, [sp, #24]
 800ae38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ae3c:	480a      	ldr	r0, [pc, #40]	@ (800ae68 <siprintf+0x3c>)
 800ae3e:	9107      	str	r1, [sp, #28]
 800ae40:	9104      	str	r1, [sp, #16]
 800ae42:	490a      	ldr	r1, [pc, #40]	@ (800ae6c <siprintf+0x40>)
 800ae44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae48:	9105      	str	r1, [sp, #20]
 800ae4a:	2400      	movs	r4, #0
 800ae4c:	a902      	add	r1, sp, #8
 800ae4e:	6800      	ldr	r0, [r0, #0]
 800ae50:	9301      	str	r3, [sp, #4]
 800ae52:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ae54:	f000 f8f6 	bl	800b044 <_svfiprintf_r>
 800ae58:	9b02      	ldr	r3, [sp, #8]
 800ae5a:	701c      	strb	r4, [r3, #0]
 800ae5c:	b01d      	add	sp, #116	@ 0x74
 800ae5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae62:	b003      	add	sp, #12
 800ae64:	4770      	bx	lr
 800ae66:	bf00      	nop
 800ae68:	20000108 	.word	0x20000108
 800ae6c:	ffff0208 	.word	0xffff0208

0800ae70 <memset>:
 800ae70:	4402      	add	r2, r0
 800ae72:	4603      	mov	r3, r0
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d100      	bne.n	800ae7a <memset+0xa>
 800ae78:	4770      	bx	lr
 800ae7a:	f803 1b01 	strb.w	r1, [r3], #1
 800ae7e:	e7f9      	b.n	800ae74 <memset+0x4>

0800ae80 <_sbrk_r>:
 800ae80:	b538      	push	{r3, r4, r5, lr}
 800ae82:	4d06      	ldr	r5, [pc, #24]	@ (800ae9c <_sbrk_r+0x1c>)
 800ae84:	2300      	movs	r3, #0
 800ae86:	4604      	mov	r4, r0
 800ae88:	4608      	mov	r0, r1
 800ae8a:	602b      	str	r3, [r5, #0]
 800ae8c:	f7f6 fd2e 	bl	80018ec <_sbrk>
 800ae90:	1c43      	adds	r3, r0, #1
 800ae92:	d102      	bne.n	800ae9a <_sbrk_r+0x1a>
 800ae94:	682b      	ldr	r3, [r5, #0]
 800ae96:	b103      	cbz	r3, 800ae9a <_sbrk_r+0x1a>
 800ae98:	6023      	str	r3, [r4, #0]
 800ae9a:	bd38      	pop	{r3, r4, r5, pc}
 800ae9c:	200018ec 	.word	0x200018ec

0800aea0 <__errno>:
 800aea0:	4b01      	ldr	r3, [pc, #4]	@ (800aea8 <__errno+0x8>)
 800aea2:	6818      	ldr	r0, [r3, #0]
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	20000108 	.word	0x20000108

0800aeac <__libc_init_array>:
 800aeac:	b570      	push	{r4, r5, r6, lr}
 800aeae:	4d0d      	ldr	r5, [pc, #52]	@ (800aee4 <__libc_init_array+0x38>)
 800aeb0:	4c0d      	ldr	r4, [pc, #52]	@ (800aee8 <__libc_init_array+0x3c>)
 800aeb2:	1b64      	subs	r4, r4, r5
 800aeb4:	10a4      	asrs	r4, r4, #2
 800aeb6:	2600      	movs	r6, #0
 800aeb8:	42a6      	cmp	r6, r4
 800aeba:	d109      	bne.n	800aed0 <__libc_init_array+0x24>
 800aebc:	4d0b      	ldr	r5, [pc, #44]	@ (800aeec <__libc_init_array+0x40>)
 800aebe:	4c0c      	ldr	r4, [pc, #48]	@ (800aef0 <__libc_init_array+0x44>)
 800aec0:	f000 fba6 	bl	800b610 <_init>
 800aec4:	1b64      	subs	r4, r4, r5
 800aec6:	10a4      	asrs	r4, r4, #2
 800aec8:	2600      	movs	r6, #0
 800aeca:	42a6      	cmp	r6, r4
 800aecc:	d105      	bne.n	800aeda <__libc_init_array+0x2e>
 800aece:	bd70      	pop	{r4, r5, r6, pc}
 800aed0:	f855 3b04 	ldr.w	r3, [r5], #4
 800aed4:	4798      	blx	r3
 800aed6:	3601      	adds	r6, #1
 800aed8:	e7ee      	b.n	800aeb8 <__libc_init_array+0xc>
 800aeda:	f855 3b04 	ldr.w	r3, [r5], #4
 800aede:	4798      	blx	r3
 800aee0:	3601      	adds	r6, #1
 800aee2:	e7f2      	b.n	800aeca <__libc_init_array+0x1e>
 800aee4:	0800b6dc 	.word	0x0800b6dc
 800aee8:	0800b6dc 	.word	0x0800b6dc
 800aeec:	0800b6dc 	.word	0x0800b6dc
 800aef0:	0800b6e0 	.word	0x0800b6e0

0800aef4 <__retarget_lock_acquire_recursive>:
 800aef4:	4770      	bx	lr

0800aef6 <__retarget_lock_release_recursive>:
 800aef6:	4770      	bx	lr

0800aef8 <_free_r>:
 800aef8:	b538      	push	{r3, r4, r5, lr}
 800aefa:	4605      	mov	r5, r0
 800aefc:	2900      	cmp	r1, #0
 800aefe:	d041      	beq.n	800af84 <_free_r+0x8c>
 800af00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af04:	1f0c      	subs	r4, r1, #4
 800af06:	2b00      	cmp	r3, #0
 800af08:	bfb8      	it	lt
 800af0a:	18e4      	addlt	r4, r4, r3
 800af0c:	f7ff ff82 	bl	800ae14 <__malloc_lock>
 800af10:	4a1d      	ldr	r2, [pc, #116]	@ (800af88 <_free_r+0x90>)
 800af12:	6813      	ldr	r3, [r2, #0]
 800af14:	b933      	cbnz	r3, 800af24 <_free_r+0x2c>
 800af16:	6063      	str	r3, [r4, #4]
 800af18:	6014      	str	r4, [r2, #0]
 800af1a:	4628      	mov	r0, r5
 800af1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af20:	f7ff bf7e 	b.w	800ae20 <__malloc_unlock>
 800af24:	42a3      	cmp	r3, r4
 800af26:	d908      	bls.n	800af3a <_free_r+0x42>
 800af28:	6820      	ldr	r0, [r4, #0]
 800af2a:	1821      	adds	r1, r4, r0
 800af2c:	428b      	cmp	r3, r1
 800af2e:	bf01      	itttt	eq
 800af30:	6819      	ldreq	r1, [r3, #0]
 800af32:	685b      	ldreq	r3, [r3, #4]
 800af34:	1809      	addeq	r1, r1, r0
 800af36:	6021      	streq	r1, [r4, #0]
 800af38:	e7ed      	b.n	800af16 <_free_r+0x1e>
 800af3a:	461a      	mov	r2, r3
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	b10b      	cbz	r3, 800af44 <_free_r+0x4c>
 800af40:	42a3      	cmp	r3, r4
 800af42:	d9fa      	bls.n	800af3a <_free_r+0x42>
 800af44:	6811      	ldr	r1, [r2, #0]
 800af46:	1850      	adds	r0, r2, r1
 800af48:	42a0      	cmp	r0, r4
 800af4a:	d10b      	bne.n	800af64 <_free_r+0x6c>
 800af4c:	6820      	ldr	r0, [r4, #0]
 800af4e:	4401      	add	r1, r0
 800af50:	1850      	adds	r0, r2, r1
 800af52:	4283      	cmp	r3, r0
 800af54:	6011      	str	r1, [r2, #0]
 800af56:	d1e0      	bne.n	800af1a <_free_r+0x22>
 800af58:	6818      	ldr	r0, [r3, #0]
 800af5a:	685b      	ldr	r3, [r3, #4]
 800af5c:	6053      	str	r3, [r2, #4]
 800af5e:	4408      	add	r0, r1
 800af60:	6010      	str	r0, [r2, #0]
 800af62:	e7da      	b.n	800af1a <_free_r+0x22>
 800af64:	d902      	bls.n	800af6c <_free_r+0x74>
 800af66:	230c      	movs	r3, #12
 800af68:	602b      	str	r3, [r5, #0]
 800af6a:	e7d6      	b.n	800af1a <_free_r+0x22>
 800af6c:	6820      	ldr	r0, [r4, #0]
 800af6e:	1821      	adds	r1, r4, r0
 800af70:	428b      	cmp	r3, r1
 800af72:	bf04      	itt	eq
 800af74:	6819      	ldreq	r1, [r3, #0]
 800af76:	685b      	ldreq	r3, [r3, #4]
 800af78:	6063      	str	r3, [r4, #4]
 800af7a:	bf04      	itt	eq
 800af7c:	1809      	addeq	r1, r1, r0
 800af7e:	6021      	streq	r1, [r4, #0]
 800af80:	6054      	str	r4, [r2, #4]
 800af82:	e7ca      	b.n	800af1a <_free_r+0x22>
 800af84:	bd38      	pop	{r3, r4, r5, pc}
 800af86:	bf00      	nop
 800af88:	200017b0 	.word	0x200017b0

0800af8c <__ssputs_r>:
 800af8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af90:	688e      	ldr	r6, [r1, #8]
 800af92:	461f      	mov	r7, r3
 800af94:	42be      	cmp	r6, r7
 800af96:	680b      	ldr	r3, [r1, #0]
 800af98:	4682      	mov	sl, r0
 800af9a:	460c      	mov	r4, r1
 800af9c:	4690      	mov	r8, r2
 800af9e:	d82d      	bhi.n	800affc <__ssputs_r+0x70>
 800afa0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800afa4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800afa8:	d026      	beq.n	800aff8 <__ssputs_r+0x6c>
 800afaa:	6965      	ldr	r5, [r4, #20]
 800afac:	6909      	ldr	r1, [r1, #16]
 800afae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afb2:	eba3 0901 	sub.w	r9, r3, r1
 800afb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afba:	1c7b      	adds	r3, r7, #1
 800afbc:	444b      	add	r3, r9
 800afbe:	106d      	asrs	r5, r5, #1
 800afc0:	429d      	cmp	r5, r3
 800afc2:	bf38      	it	cc
 800afc4:	461d      	movcc	r5, r3
 800afc6:	0553      	lsls	r3, r2, #21
 800afc8:	d527      	bpl.n	800b01a <__ssputs_r+0x8e>
 800afca:	4629      	mov	r1, r5
 800afcc:	f7ff fea2 	bl	800ad14 <_malloc_r>
 800afd0:	4606      	mov	r6, r0
 800afd2:	b360      	cbz	r0, 800b02e <__ssputs_r+0xa2>
 800afd4:	6921      	ldr	r1, [r4, #16]
 800afd6:	464a      	mov	r2, r9
 800afd8:	f000 fad6 	bl	800b588 <memcpy>
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afe6:	81a3      	strh	r3, [r4, #12]
 800afe8:	6126      	str	r6, [r4, #16]
 800afea:	6165      	str	r5, [r4, #20]
 800afec:	444e      	add	r6, r9
 800afee:	eba5 0509 	sub.w	r5, r5, r9
 800aff2:	6026      	str	r6, [r4, #0]
 800aff4:	60a5      	str	r5, [r4, #8]
 800aff6:	463e      	mov	r6, r7
 800aff8:	42be      	cmp	r6, r7
 800affa:	d900      	bls.n	800affe <__ssputs_r+0x72>
 800affc:	463e      	mov	r6, r7
 800affe:	6820      	ldr	r0, [r4, #0]
 800b000:	4632      	mov	r2, r6
 800b002:	4641      	mov	r1, r8
 800b004:	f000 faa6 	bl	800b554 <memmove>
 800b008:	68a3      	ldr	r3, [r4, #8]
 800b00a:	1b9b      	subs	r3, r3, r6
 800b00c:	60a3      	str	r3, [r4, #8]
 800b00e:	6823      	ldr	r3, [r4, #0]
 800b010:	4433      	add	r3, r6
 800b012:	6023      	str	r3, [r4, #0]
 800b014:	2000      	movs	r0, #0
 800b016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b01a:	462a      	mov	r2, r5
 800b01c:	f000 fac2 	bl	800b5a4 <_realloc_r>
 800b020:	4606      	mov	r6, r0
 800b022:	2800      	cmp	r0, #0
 800b024:	d1e0      	bne.n	800afe8 <__ssputs_r+0x5c>
 800b026:	6921      	ldr	r1, [r4, #16]
 800b028:	4650      	mov	r0, sl
 800b02a:	f7ff ff65 	bl	800aef8 <_free_r>
 800b02e:	230c      	movs	r3, #12
 800b030:	f8ca 3000 	str.w	r3, [sl]
 800b034:	89a3      	ldrh	r3, [r4, #12]
 800b036:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b03a:	81a3      	strh	r3, [r4, #12]
 800b03c:	f04f 30ff 	mov.w	r0, #4294967295
 800b040:	e7e9      	b.n	800b016 <__ssputs_r+0x8a>
	...

0800b044 <_svfiprintf_r>:
 800b044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b048:	4698      	mov	r8, r3
 800b04a:	898b      	ldrh	r3, [r1, #12]
 800b04c:	061b      	lsls	r3, r3, #24
 800b04e:	b09d      	sub	sp, #116	@ 0x74
 800b050:	4607      	mov	r7, r0
 800b052:	460d      	mov	r5, r1
 800b054:	4614      	mov	r4, r2
 800b056:	d510      	bpl.n	800b07a <_svfiprintf_r+0x36>
 800b058:	690b      	ldr	r3, [r1, #16]
 800b05a:	b973      	cbnz	r3, 800b07a <_svfiprintf_r+0x36>
 800b05c:	2140      	movs	r1, #64	@ 0x40
 800b05e:	f7ff fe59 	bl	800ad14 <_malloc_r>
 800b062:	6028      	str	r0, [r5, #0]
 800b064:	6128      	str	r0, [r5, #16]
 800b066:	b930      	cbnz	r0, 800b076 <_svfiprintf_r+0x32>
 800b068:	230c      	movs	r3, #12
 800b06a:	603b      	str	r3, [r7, #0]
 800b06c:	f04f 30ff 	mov.w	r0, #4294967295
 800b070:	b01d      	add	sp, #116	@ 0x74
 800b072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b076:	2340      	movs	r3, #64	@ 0x40
 800b078:	616b      	str	r3, [r5, #20]
 800b07a:	2300      	movs	r3, #0
 800b07c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b07e:	2320      	movs	r3, #32
 800b080:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b084:	f8cd 800c 	str.w	r8, [sp, #12]
 800b088:	2330      	movs	r3, #48	@ 0x30
 800b08a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b228 <_svfiprintf_r+0x1e4>
 800b08e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b092:	f04f 0901 	mov.w	r9, #1
 800b096:	4623      	mov	r3, r4
 800b098:	469a      	mov	sl, r3
 800b09a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b09e:	b10a      	cbz	r2, 800b0a4 <_svfiprintf_r+0x60>
 800b0a0:	2a25      	cmp	r2, #37	@ 0x25
 800b0a2:	d1f9      	bne.n	800b098 <_svfiprintf_r+0x54>
 800b0a4:	ebba 0b04 	subs.w	fp, sl, r4
 800b0a8:	d00b      	beq.n	800b0c2 <_svfiprintf_r+0x7e>
 800b0aa:	465b      	mov	r3, fp
 800b0ac:	4622      	mov	r2, r4
 800b0ae:	4629      	mov	r1, r5
 800b0b0:	4638      	mov	r0, r7
 800b0b2:	f7ff ff6b 	bl	800af8c <__ssputs_r>
 800b0b6:	3001      	adds	r0, #1
 800b0b8:	f000 80a7 	beq.w	800b20a <_svfiprintf_r+0x1c6>
 800b0bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0be:	445a      	add	r2, fp
 800b0c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0c2:	f89a 3000 	ldrb.w	r3, [sl]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	f000 809f 	beq.w	800b20a <_svfiprintf_r+0x1c6>
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	f04f 32ff 	mov.w	r2, #4294967295
 800b0d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0d6:	f10a 0a01 	add.w	sl, sl, #1
 800b0da:	9304      	str	r3, [sp, #16]
 800b0dc:	9307      	str	r3, [sp, #28]
 800b0de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0e4:	4654      	mov	r4, sl
 800b0e6:	2205      	movs	r2, #5
 800b0e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0ec:	484e      	ldr	r0, [pc, #312]	@ (800b228 <_svfiprintf_r+0x1e4>)
 800b0ee:	f7f5 f877 	bl	80001e0 <memchr>
 800b0f2:	9a04      	ldr	r2, [sp, #16]
 800b0f4:	b9d8      	cbnz	r0, 800b12e <_svfiprintf_r+0xea>
 800b0f6:	06d0      	lsls	r0, r2, #27
 800b0f8:	bf44      	itt	mi
 800b0fa:	2320      	movmi	r3, #32
 800b0fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b100:	0711      	lsls	r1, r2, #28
 800b102:	bf44      	itt	mi
 800b104:	232b      	movmi	r3, #43	@ 0x2b
 800b106:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b10a:	f89a 3000 	ldrb.w	r3, [sl]
 800b10e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b110:	d015      	beq.n	800b13e <_svfiprintf_r+0xfa>
 800b112:	9a07      	ldr	r2, [sp, #28]
 800b114:	4654      	mov	r4, sl
 800b116:	2000      	movs	r0, #0
 800b118:	f04f 0c0a 	mov.w	ip, #10
 800b11c:	4621      	mov	r1, r4
 800b11e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b122:	3b30      	subs	r3, #48	@ 0x30
 800b124:	2b09      	cmp	r3, #9
 800b126:	d94b      	bls.n	800b1c0 <_svfiprintf_r+0x17c>
 800b128:	b1b0      	cbz	r0, 800b158 <_svfiprintf_r+0x114>
 800b12a:	9207      	str	r2, [sp, #28]
 800b12c:	e014      	b.n	800b158 <_svfiprintf_r+0x114>
 800b12e:	eba0 0308 	sub.w	r3, r0, r8
 800b132:	fa09 f303 	lsl.w	r3, r9, r3
 800b136:	4313      	orrs	r3, r2
 800b138:	9304      	str	r3, [sp, #16]
 800b13a:	46a2      	mov	sl, r4
 800b13c:	e7d2      	b.n	800b0e4 <_svfiprintf_r+0xa0>
 800b13e:	9b03      	ldr	r3, [sp, #12]
 800b140:	1d19      	adds	r1, r3, #4
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	9103      	str	r1, [sp, #12]
 800b146:	2b00      	cmp	r3, #0
 800b148:	bfbb      	ittet	lt
 800b14a:	425b      	neglt	r3, r3
 800b14c:	f042 0202 	orrlt.w	r2, r2, #2
 800b150:	9307      	strge	r3, [sp, #28]
 800b152:	9307      	strlt	r3, [sp, #28]
 800b154:	bfb8      	it	lt
 800b156:	9204      	strlt	r2, [sp, #16]
 800b158:	7823      	ldrb	r3, [r4, #0]
 800b15a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b15c:	d10a      	bne.n	800b174 <_svfiprintf_r+0x130>
 800b15e:	7863      	ldrb	r3, [r4, #1]
 800b160:	2b2a      	cmp	r3, #42	@ 0x2a
 800b162:	d132      	bne.n	800b1ca <_svfiprintf_r+0x186>
 800b164:	9b03      	ldr	r3, [sp, #12]
 800b166:	1d1a      	adds	r2, r3, #4
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	9203      	str	r2, [sp, #12]
 800b16c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b170:	3402      	adds	r4, #2
 800b172:	9305      	str	r3, [sp, #20]
 800b174:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b238 <_svfiprintf_r+0x1f4>
 800b178:	7821      	ldrb	r1, [r4, #0]
 800b17a:	2203      	movs	r2, #3
 800b17c:	4650      	mov	r0, sl
 800b17e:	f7f5 f82f 	bl	80001e0 <memchr>
 800b182:	b138      	cbz	r0, 800b194 <_svfiprintf_r+0x150>
 800b184:	9b04      	ldr	r3, [sp, #16]
 800b186:	eba0 000a 	sub.w	r0, r0, sl
 800b18a:	2240      	movs	r2, #64	@ 0x40
 800b18c:	4082      	lsls	r2, r0
 800b18e:	4313      	orrs	r3, r2
 800b190:	3401      	adds	r4, #1
 800b192:	9304      	str	r3, [sp, #16]
 800b194:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b198:	4824      	ldr	r0, [pc, #144]	@ (800b22c <_svfiprintf_r+0x1e8>)
 800b19a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b19e:	2206      	movs	r2, #6
 800b1a0:	f7f5 f81e 	bl	80001e0 <memchr>
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	d036      	beq.n	800b216 <_svfiprintf_r+0x1d2>
 800b1a8:	4b21      	ldr	r3, [pc, #132]	@ (800b230 <_svfiprintf_r+0x1ec>)
 800b1aa:	bb1b      	cbnz	r3, 800b1f4 <_svfiprintf_r+0x1b0>
 800b1ac:	9b03      	ldr	r3, [sp, #12]
 800b1ae:	3307      	adds	r3, #7
 800b1b0:	f023 0307 	bic.w	r3, r3, #7
 800b1b4:	3308      	adds	r3, #8
 800b1b6:	9303      	str	r3, [sp, #12]
 800b1b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ba:	4433      	add	r3, r6
 800b1bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1be:	e76a      	b.n	800b096 <_svfiprintf_r+0x52>
 800b1c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1c4:	460c      	mov	r4, r1
 800b1c6:	2001      	movs	r0, #1
 800b1c8:	e7a8      	b.n	800b11c <_svfiprintf_r+0xd8>
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	3401      	adds	r4, #1
 800b1ce:	9305      	str	r3, [sp, #20]
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	f04f 0c0a 	mov.w	ip, #10
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1dc:	3a30      	subs	r2, #48	@ 0x30
 800b1de:	2a09      	cmp	r2, #9
 800b1e0:	d903      	bls.n	800b1ea <_svfiprintf_r+0x1a6>
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d0c6      	beq.n	800b174 <_svfiprintf_r+0x130>
 800b1e6:	9105      	str	r1, [sp, #20]
 800b1e8:	e7c4      	b.n	800b174 <_svfiprintf_r+0x130>
 800b1ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1ee:	4604      	mov	r4, r0
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e7f0      	b.n	800b1d6 <_svfiprintf_r+0x192>
 800b1f4:	ab03      	add	r3, sp, #12
 800b1f6:	9300      	str	r3, [sp, #0]
 800b1f8:	462a      	mov	r2, r5
 800b1fa:	4b0e      	ldr	r3, [pc, #56]	@ (800b234 <_svfiprintf_r+0x1f0>)
 800b1fc:	a904      	add	r1, sp, #16
 800b1fe:	4638      	mov	r0, r7
 800b200:	f3af 8000 	nop.w
 800b204:	1c42      	adds	r2, r0, #1
 800b206:	4606      	mov	r6, r0
 800b208:	d1d6      	bne.n	800b1b8 <_svfiprintf_r+0x174>
 800b20a:	89ab      	ldrh	r3, [r5, #12]
 800b20c:	065b      	lsls	r3, r3, #25
 800b20e:	f53f af2d 	bmi.w	800b06c <_svfiprintf_r+0x28>
 800b212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b214:	e72c      	b.n	800b070 <_svfiprintf_r+0x2c>
 800b216:	ab03      	add	r3, sp, #12
 800b218:	9300      	str	r3, [sp, #0]
 800b21a:	462a      	mov	r2, r5
 800b21c:	4b05      	ldr	r3, [pc, #20]	@ (800b234 <_svfiprintf_r+0x1f0>)
 800b21e:	a904      	add	r1, sp, #16
 800b220:	4638      	mov	r0, r7
 800b222:	f000 f879 	bl	800b318 <_printf_i>
 800b226:	e7ed      	b.n	800b204 <_svfiprintf_r+0x1c0>
 800b228:	0800b6a0 	.word	0x0800b6a0
 800b22c:	0800b6aa 	.word	0x0800b6aa
 800b230:	00000000 	.word	0x00000000
 800b234:	0800af8d 	.word	0x0800af8d
 800b238:	0800b6a6 	.word	0x0800b6a6

0800b23c <_printf_common>:
 800b23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b240:	4616      	mov	r6, r2
 800b242:	4698      	mov	r8, r3
 800b244:	688a      	ldr	r2, [r1, #8]
 800b246:	690b      	ldr	r3, [r1, #16]
 800b248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b24c:	4293      	cmp	r3, r2
 800b24e:	bfb8      	it	lt
 800b250:	4613      	movlt	r3, r2
 800b252:	6033      	str	r3, [r6, #0]
 800b254:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b258:	4607      	mov	r7, r0
 800b25a:	460c      	mov	r4, r1
 800b25c:	b10a      	cbz	r2, 800b262 <_printf_common+0x26>
 800b25e:	3301      	adds	r3, #1
 800b260:	6033      	str	r3, [r6, #0]
 800b262:	6823      	ldr	r3, [r4, #0]
 800b264:	0699      	lsls	r1, r3, #26
 800b266:	bf42      	ittt	mi
 800b268:	6833      	ldrmi	r3, [r6, #0]
 800b26a:	3302      	addmi	r3, #2
 800b26c:	6033      	strmi	r3, [r6, #0]
 800b26e:	6825      	ldr	r5, [r4, #0]
 800b270:	f015 0506 	ands.w	r5, r5, #6
 800b274:	d106      	bne.n	800b284 <_printf_common+0x48>
 800b276:	f104 0a19 	add.w	sl, r4, #25
 800b27a:	68e3      	ldr	r3, [r4, #12]
 800b27c:	6832      	ldr	r2, [r6, #0]
 800b27e:	1a9b      	subs	r3, r3, r2
 800b280:	42ab      	cmp	r3, r5
 800b282:	dc26      	bgt.n	800b2d2 <_printf_common+0x96>
 800b284:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b288:	6822      	ldr	r2, [r4, #0]
 800b28a:	3b00      	subs	r3, #0
 800b28c:	bf18      	it	ne
 800b28e:	2301      	movne	r3, #1
 800b290:	0692      	lsls	r2, r2, #26
 800b292:	d42b      	bmi.n	800b2ec <_printf_common+0xb0>
 800b294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b298:	4641      	mov	r1, r8
 800b29a:	4638      	mov	r0, r7
 800b29c:	47c8      	blx	r9
 800b29e:	3001      	adds	r0, #1
 800b2a0:	d01e      	beq.n	800b2e0 <_printf_common+0xa4>
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	6922      	ldr	r2, [r4, #16]
 800b2a6:	f003 0306 	and.w	r3, r3, #6
 800b2aa:	2b04      	cmp	r3, #4
 800b2ac:	bf02      	ittt	eq
 800b2ae:	68e5      	ldreq	r5, [r4, #12]
 800b2b0:	6833      	ldreq	r3, [r6, #0]
 800b2b2:	1aed      	subeq	r5, r5, r3
 800b2b4:	68a3      	ldr	r3, [r4, #8]
 800b2b6:	bf0c      	ite	eq
 800b2b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2bc:	2500      	movne	r5, #0
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	bfc4      	itt	gt
 800b2c2:	1a9b      	subgt	r3, r3, r2
 800b2c4:	18ed      	addgt	r5, r5, r3
 800b2c6:	2600      	movs	r6, #0
 800b2c8:	341a      	adds	r4, #26
 800b2ca:	42b5      	cmp	r5, r6
 800b2cc:	d11a      	bne.n	800b304 <_printf_common+0xc8>
 800b2ce:	2000      	movs	r0, #0
 800b2d0:	e008      	b.n	800b2e4 <_printf_common+0xa8>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	4652      	mov	r2, sl
 800b2d6:	4641      	mov	r1, r8
 800b2d8:	4638      	mov	r0, r7
 800b2da:	47c8      	blx	r9
 800b2dc:	3001      	adds	r0, #1
 800b2de:	d103      	bne.n	800b2e8 <_printf_common+0xac>
 800b2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2e8:	3501      	adds	r5, #1
 800b2ea:	e7c6      	b.n	800b27a <_printf_common+0x3e>
 800b2ec:	18e1      	adds	r1, r4, r3
 800b2ee:	1c5a      	adds	r2, r3, #1
 800b2f0:	2030      	movs	r0, #48	@ 0x30
 800b2f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2f6:	4422      	add	r2, r4
 800b2f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b300:	3302      	adds	r3, #2
 800b302:	e7c7      	b.n	800b294 <_printf_common+0x58>
 800b304:	2301      	movs	r3, #1
 800b306:	4622      	mov	r2, r4
 800b308:	4641      	mov	r1, r8
 800b30a:	4638      	mov	r0, r7
 800b30c:	47c8      	blx	r9
 800b30e:	3001      	adds	r0, #1
 800b310:	d0e6      	beq.n	800b2e0 <_printf_common+0xa4>
 800b312:	3601      	adds	r6, #1
 800b314:	e7d9      	b.n	800b2ca <_printf_common+0x8e>
	...

0800b318 <_printf_i>:
 800b318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b31c:	7e0f      	ldrb	r7, [r1, #24]
 800b31e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b320:	2f78      	cmp	r7, #120	@ 0x78
 800b322:	4691      	mov	r9, r2
 800b324:	4680      	mov	r8, r0
 800b326:	460c      	mov	r4, r1
 800b328:	469a      	mov	sl, r3
 800b32a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b32e:	d807      	bhi.n	800b340 <_printf_i+0x28>
 800b330:	2f62      	cmp	r7, #98	@ 0x62
 800b332:	d80a      	bhi.n	800b34a <_printf_i+0x32>
 800b334:	2f00      	cmp	r7, #0
 800b336:	f000 80d1 	beq.w	800b4dc <_printf_i+0x1c4>
 800b33a:	2f58      	cmp	r7, #88	@ 0x58
 800b33c:	f000 80b8 	beq.w	800b4b0 <_printf_i+0x198>
 800b340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b344:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b348:	e03a      	b.n	800b3c0 <_printf_i+0xa8>
 800b34a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b34e:	2b15      	cmp	r3, #21
 800b350:	d8f6      	bhi.n	800b340 <_printf_i+0x28>
 800b352:	a101      	add	r1, pc, #4	@ (adr r1, 800b358 <_printf_i+0x40>)
 800b354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b358:	0800b3b1 	.word	0x0800b3b1
 800b35c:	0800b3c5 	.word	0x0800b3c5
 800b360:	0800b341 	.word	0x0800b341
 800b364:	0800b341 	.word	0x0800b341
 800b368:	0800b341 	.word	0x0800b341
 800b36c:	0800b341 	.word	0x0800b341
 800b370:	0800b3c5 	.word	0x0800b3c5
 800b374:	0800b341 	.word	0x0800b341
 800b378:	0800b341 	.word	0x0800b341
 800b37c:	0800b341 	.word	0x0800b341
 800b380:	0800b341 	.word	0x0800b341
 800b384:	0800b4c3 	.word	0x0800b4c3
 800b388:	0800b3ef 	.word	0x0800b3ef
 800b38c:	0800b47d 	.word	0x0800b47d
 800b390:	0800b341 	.word	0x0800b341
 800b394:	0800b341 	.word	0x0800b341
 800b398:	0800b4e5 	.word	0x0800b4e5
 800b39c:	0800b341 	.word	0x0800b341
 800b3a0:	0800b3ef 	.word	0x0800b3ef
 800b3a4:	0800b341 	.word	0x0800b341
 800b3a8:	0800b341 	.word	0x0800b341
 800b3ac:	0800b485 	.word	0x0800b485
 800b3b0:	6833      	ldr	r3, [r6, #0]
 800b3b2:	1d1a      	adds	r2, r3, #4
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	6032      	str	r2, [r6, #0]
 800b3b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e09c      	b.n	800b4fe <_printf_i+0x1e6>
 800b3c4:	6833      	ldr	r3, [r6, #0]
 800b3c6:	6820      	ldr	r0, [r4, #0]
 800b3c8:	1d19      	adds	r1, r3, #4
 800b3ca:	6031      	str	r1, [r6, #0]
 800b3cc:	0606      	lsls	r6, r0, #24
 800b3ce:	d501      	bpl.n	800b3d4 <_printf_i+0xbc>
 800b3d0:	681d      	ldr	r5, [r3, #0]
 800b3d2:	e003      	b.n	800b3dc <_printf_i+0xc4>
 800b3d4:	0645      	lsls	r5, r0, #25
 800b3d6:	d5fb      	bpl.n	800b3d0 <_printf_i+0xb8>
 800b3d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3dc:	2d00      	cmp	r5, #0
 800b3de:	da03      	bge.n	800b3e8 <_printf_i+0xd0>
 800b3e0:	232d      	movs	r3, #45	@ 0x2d
 800b3e2:	426d      	negs	r5, r5
 800b3e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3e8:	4858      	ldr	r0, [pc, #352]	@ (800b54c <_printf_i+0x234>)
 800b3ea:	230a      	movs	r3, #10
 800b3ec:	e011      	b.n	800b412 <_printf_i+0xfa>
 800b3ee:	6821      	ldr	r1, [r4, #0]
 800b3f0:	6833      	ldr	r3, [r6, #0]
 800b3f2:	0608      	lsls	r0, r1, #24
 800b3f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3f8:	d402      	bmi.n	800b400 <_printf_i+0xe8>
 800b3fa:	0649      	lsls	r1, r1, #25
 800b3fc:	bf48      	it	mi
 800b3fe:	b2ad      	uxthmi	r5, r5
 800b400:	2f6f      	cmp	r7, #111	@ 0x6f
 800b402:	4852      	ldr	r0, [pc, #328]	@ (800b54c <_printf_i+0x234>)
 800b404:	6033      	str	r3, [r6, #0]
 800b406:	bf14      	ite	ne
 800b408:	230a      	movne	r3, #10
 800b40a:	2308      	moveq	r3, #8
 800b40c:	2100      	movs	r1, #0
 800b40e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b412:	6866      	ldr	r6, [r4, #4]
 800b414:	60a6      	str	r6, [r4, #8]
 800b416:	2e00      	cmp	r6, #0
 800b418:	db05      	blt.n	800b426 <_printf_i+0x10e>
 800b41a:	6821      	ldr	r1, [r4, #0]
 800b41c:	432e      	orrs	r6, r5
 800b41e:	f021 0104 	bic.w	r1, r1, #4
 800b422:	6021      	str	r1, [r4, #0]
 800b424:	d04b      	beq.n	800b4be <_printf_i+0x1a6>
 800b426:	4616      	mov	r6, r2
 800b428:	fbb5 f1f3 	udiv	r1, r5, r3
 800b42c:	fb03 5711 	mls	r7, r3, r1, r5
 800b430:	5dc7      	ldrb	r7, [r0, r7]
 800b432:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b436:	462f      	mov	r7, r5
 800b438:	42bb      	cmp	r3, r7
 800b43a:	460d      	mov	r5, r1
 800b43c:	d9f4      	bls.n	800b428 <_printf_i+0x110>
 800b43e:	2b08      	cmp	r3, #8
 800b440:	d10b      	bne.n	800b45a <_printf_i+0x142>
 800b442:	6823      	ldr	r3, [r4, #0]
 800b444:	07df      	lsls	r7, r3, #31
 800b446:	d508      	bpl.n	800b45a <_printf_i+0x142>
 800b448:	6923      	ldr	r3, [r4, #16]
 800b44a:	6861      	ldr	r1, [r4, #4]
 800b44c:	4299      	cmp	r1, r3
 800b44e:	bfde      	ittt	le
 800b450:	2330      	movle	r3, #48	@ 0x30
 800b452:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b456:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b45a:	1b92      	subs	r2, r2, r6
 800b45c:	6122      	str	r2, [r4, #16]
 800b45e:	f8cd a000 	str.w	sl, [sp]
 800b462:	464b      	mov	r3, r9
 800b464:	aa03      	add	r2, sp, #12
 800b466:	4621      	mov	r1, r4
 800b468:	4640      	mov	r0, r8
 800b46a:	f7ff fee7 	bl	800b23c <_printf_common>
 800b46e:	3001      	adds	r0, #1
 800b470:	d14a      	bne.n	800b508 <_printf_i+0x1f0>
 800b472:	f04f 30ff 	mov.w	r0, #4294967295
 800b476:	b004      	add	sp, #16
 800b478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b47c:	6823      	ldr	r3, [r4, #0]
 800b47e:	f043 0320 	orr.w	r3, r3, #32
 800b482:	6023      	str	r3, [r4, #0]
 800b484:	4832      	ldr	r0, [pc, #200]	@ (800b550 <_printf_i+0x238>)
 800b486:	2778      	movs	r7, #120	@ 0x78
 800b488:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	6831      	ldr	r1, [r6, #0]
 800b490:	061f      	lsls	r7, r3, #24
 800b492:	f851 5b04 	ldr.w	r5, [r1], #4
 800b496:	d402      	bmi.n	800b49e <_printf_i+0x186>
 800b498:	065f      	lsls	r7, r3, #25
 800b49a:	bf48      	it	mi
 800b49c:	b2ad      	uxthmi	r5, r5
 800b49e:	6031      	str	r1, [r6, #0]
 800b4a0:	07d9      	lsls	r1, r3, #31
 800b4a2:	bf44      	itt	mi
 800b4a4:	f043 0320 	orrmi.w	r3, r3, #32
 800b4a8:	6023      	strmi	r3, [r4, #0]
 800b4aa:	b11d      	cbz	r5, 800b4b4 <_printf_i+0x19c>
 800b4ac:	2310      	movs	r3, #16
 800b4ae:	e7ad      	b.n	800b40c <_printf_i+0xf4>
 800b4b0:	4826      	ldr	r0, [pc, #152]	@ (800b54c <_printf_i+0x234>)
 800b4b2:	e7e9      	b.n	800b488 <_printf_i+0x170>
 800b4b4:	6823      	ldr	r3, [r4, #0]
 800b4b6:	f023 0320 	bic.w	r3, r3, #32
 800b4ba:	6023      	str	r3, [r4, #0]
 800b4bc:	e7f6      	b.n	800b4ac <_printf_i+0x194>
 800b4be:	4616      	mov	r6, r2
 800b4c0:	e7bd      	b.n	800b43e <_printf_i+0x126>
 800b4c2:	6833      	ldr	r3, [r6, #0]
 800b4c4:	6825      	ldr	r5, [r4, #0]
 800b4c6:	6961      	ldr	r1, [r4, #20]
 800b4c8:	1d18      	adds	r0, r3, #4
 800b4ca:	6030      	str	r0, [r6, #0]
 800b4cc:	062e      	lsls	r6, r5, #24
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	d501      	bpl.n	800b4d6 <_printf_i+0x1be>
 800b4d2:	6019      	str	r1, [r3, #0]
 800b4d4:	e002      	b.n	800b4dc <_printf_i+0x1c4>
 800b4d6:	0668      	lsls	r0, r5, #25
 800b4d8:	d5fb      	bpl.n	800b4d2 <_printf_i+0x1ba>
 800b4da:	8019      	strh	r1, [r3, #0]
 800b4dc:	2300      	movs	r3, #0
 800b4de:	6123      	str	r3, [r4, #16]
 800b4e0:	4616      	mov	r6, r2
 800b4e2:	e7bc      	b.n	800b45e <_printf_i+0x146>
 800b4e4:	6833      	ldr	r3, [r6, #0]
 800b4e6:	1d1a      	adds	r2, r3, #4
 800b4e8:	6032      	str	r2, [r6, #0]
 800b4ea:	681e      	ldr	r6, [r3, #0]
 800b4ec:	6862      	ldr	r2, [r4, #4]
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	f7f4 fe75 	bl	80001e0 <memchr>
 800b4f6:	b108      	cbz	r0, 800b4fc <_printf_i+0x1e4>
 800b4f8:	1b80      	subs	r0, r0, r6
 800b4fa:	6060      	str	r0, [r4, #4]
 800b4fc:	6863      	ldr	r3, [r4, #4]
 800b4fe:	6123      	str	r3, [r4, #16]
 800b500:	2300      	movs	r3, #0
 800b502:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b506:	e7aa      	b.n	800b45e <_printf_i+0x146>
 800b508:	6923      	ldr	r3, [r4, #16]
 800b50a:	4632      	mov	r2, r6
 800b50c:	4649      	mov	r1, r9
 800b50e:	4640      	mov	r0, r8
 800b510:	47d0      	blx	sl
 800b512:	3001      	adds	r0, #1
 800b514:	d0ad      	beq.n	800b472 <_printf_i+0x15a>
 800b516:	6823      	ldr	r3, [r4, #0]
 800b518:	079b      	lsls	r3, r3, #30
 800b51a:	d413      	bmi.n	800b544 <_printf_i+0x22c>
 800b51c:	68e0      	ldr	r0, [r4, #12]
 800b51e:	9b03      	ldr	r3, [sp, #12]
 800b520:	4298      	cmp	r0, r3
 800b522:	bfb8      	it	lt
 800b524:	4618      	movlt	r0, r3
 800b526:	e7a6      	b.n	800b476 <_printf_i+0x15e>
 800b528:	2301      	movs	r3, #1
 800b52a:	4632      	mov	r2, r6
 800b52c:	4649      	mov	r1, r9
 800b52e:	4640      	mov	r0, r8
 800b530:	47d0      	blx	sl
 800b532:	3001      	adds	r0, #1
 800b534:	d09d      	beq.n	800b472 <_printf_i+0x15a>
 800b536:	3501      	adds	r5, #1
 800b538:	68e3      	ldr	r3, [r4, #12]
 800b53a:	9903      	ldr	r1, [sp, #12]
 800b53c:	1a5b      	subs	r3, r3, r1
 800b53e:	42ab      	cmp	r3, r5
 800b540:	dcf2      	bgt.n	800b528 <_printf_i+0x210>
 800b542:	e7eb      	b.n	800b51c <_printf_i+0x204>
 800b544:	2500      	movs	r5, #0
 800b546:	f104 0619 	add.w	r6, r4, #25
 800b54a:	e7f5      	b.n	800b538 <_printf_i+0x220>
 800b54c:	0800b6b1 	.word	0x0800b6b1
 800b550:	0800b6c2 	.word	0x0800b6c2

0800b554 <memmove>:
 800b554:	4288      	cmp	r0, r1
 800b556:	b510      	push	{r4, lr}
 800b558:	eb01 0402 	add.w	r4, r1, r2
 800b55c:	d902      	bls.n	800b564 <memmove+0x10>
 800b55e:	4284      	cmp	r4, r0
 800b560:	4623      	mov	r3, r4
 800b562:	d807      	bhi.n	800b574 <memmove+0x20>
 800b564:	1e43      	subs	r3, r0, #1
 800b566:	42a1      	cmp	r1, r4
 800b568:	d008      	beq.n	800b57c <memmove+0x28>
 800b56a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b56e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b572:	e7f8      	b.n	800b566 <memmove+0x12>
 800b574:	4402      	add	r2, r0
 800b576:	4601      	mov	r1, r0
 800b578:	428a      	cmp	r2, r1
 800b57a:	d100      	bne.n	800b57e <memmove+0x2a>
 800b57c:	bd10      	pop	{r4, pc}
 800b57e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b582:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b586:	e7f7      	b.n	800b578 <memmove+0x24>

0800b588 <memcpy>:
 800b588:	440a      	add	r2, r1
 800b58a:	4291      	cmp	r1, r2
 800b58c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b590:	d100      	bne.n	800b594 <memcpy+0xc>
 800b592:	4770      	bx	lr
 800b594:	b510      	push	{r4, lr}
 800b596:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b59a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b59e:	4291      	cmp	r1, r2
 800b5a0:	d1f9      	bne.n	800b596 <memcpy+0xe>
 800b5a2:	bd10      	pop	{r4, pc}

0800b5a4 <_realloc_r>:
 800b5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a8:	4607      	mov	r7, r0
 800b5aa:	4614      	mov	r4, r2
 800b5ac:	460d      	mov	r5, r1
 800b5ae:	b921      	cbnz	r1, 800b5ba <_realloc_r+0x16>
 800b5b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b4:	4611      	mov	r1, r2
 800b5b6:	f7ff bbad 	b.w	800ad14 <_malloc_r>
 800b5ba:	b92a      	cbnz	r2, 800b5c8 <_realloc_r+0x24>
 800b5bc:	f7ff fc9c 	bl	800aef8 <_free_r>
 800b5c0:	4625      	mov	r5, r4
 800b5c2:	4628      	mov	r0, r5
 800b5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c8:	f000 f81a 	bl	800b600 <_malloc_usable_size_r>
 800b5cc:	4284      	cmp	r4, r0
 800b5ce:	4606      	mov	r6, r0
 800b5d0:	d802      	bhi.n	800b5d8 <_realloc_r+0x34>
 800b5d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5d6:	d8f4      	bhi.n	800b5c2 <_realloc_r+0x1e>
 800b5d8:	4621      	mov	r1, r4
 800b5da:	4638      	mov	r0, r7
 800b5dc:	f7ff fb9a 	bl	800ad14 <_malloc_r>
 800b5e0:	4680      	mov	r8, r0
 800b5e2:	b908      	cbnz	r0, 800b5e8 <_realloc_r+0x44>
 800b5e4:	4645      	mov	r5, r8
 800b5e6:	e7ec      	b.n	800b5c2 <_realloc_r+0x1e>
 800b5e8:	42b4      	cmp	r4, r6
 800b5ea:	4622      	mov	r2, r4
 800b5ec:	4629      	mov	r1, r5
 800b5ee:	bf28      	it	cs
 800b5f0:	4632      	movcs	r2, r6
 800b5f2:	f7ff ffc9 	bl	800b588 <memcpy>
 800b5f6:	4629      	mov	r1, r5
 800b5f8:	4638      	mov	r0, r7
 800b5fa:	f7ff fc7d 	bl	800aef8 <_free_r>
 800b5fe:	e7f1      	b.n	800b5e4 <_realloc_r+0x40>

0800b600 <_malloc_usable_size_r>:
 800b600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b604:	1f18      	subs	r0, r3, #4
 800b606:	2b00      	cmp	r3, #0
 800b608:	bfbc      	itt	lt
 800b60a:	580b      	ldrlt	r3, [r1, r0]
 800b60c:	18c0      	addlt	r0, r0, r3
 800b60e:	4770      	bx	lr

0800b610 <_init>:
 800b610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b612:	bf00      	nop
 800b614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b616:	bc08      	pop	{r3}
 800b618:	469e      	mov	lr, r3
 800b61a:	4770      	bx	lr

0800b61c <_fini>:
 800b61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b61e:	bf00      	nop
 800b620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b622:	bc08      	pop	{r3}
 800b624:	469e      	mov	lr, r3
 800b626:	4770      	bx	lr
