###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 22:40:00 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_tx_postRouteHoldOPT -outDir timingReports
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [1]        (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo1/r_ptr_reg[1] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.339 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.096 | 
     | FECTS_clks_clk___L3_I6        | A ^ -> Y ^                  | CLKBUF1 | 0.220 | 0.281 |   0.708 |   -0.815 | 
     | FECTS_clks_clk___L4_I30       | A ^ -> Y ^                  | CLKBUF1 | 0.121 | 0.217 |   0.925 |   -0.598 | 
     | FECTS_clks_clk___L5_I157      | A ^ -> Y ^                  | CLKBUF1 | 0.152 | 0.233 |   1.158 |   -0.365 | 
     | \tx_crc/crcfifo1/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.107 | 0.313 |   1.471 |   -0.051 | 
     |                               | \memif_crcf1.f0_raddr [1] ^ |         | 0.107 | 0.001 |   1.473 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \w_ach.AWREADY              (^) checked with  leading edge of 'clk'
Beginpoint: \axi_slave/awready_d_reg /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.476
  Slack Time                    1.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |         |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^      |         | 0.000 |       |   0.000 |   -1.526 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y ^        | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.341 | 
     | FECTS_clks_clk___L2_I1   | A ^ -> Y ^        | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.099 | 
     | FECTS_clks_clk___L3_I5   | A ^ -> Y ^        | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.845 | 
     | FECTS_clks_clk___L4_I29  | A ^ -> Y ^        | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.577 | 
     | FECTS_clks_clk___L5_I152 | A ^ -> Y ^        | CLKBUF1 | 0.165 | 0.252 |   1.201 |   -0.325 | 
     | \axi_slave/awready_d_reg | CLK ^ -> Q ^      | DFFSR   | 0.054 | 0.275 |   1.475 |   -0.050 | 
     |                          | \w_ach.AWREADY  ^ |         | 0.054 | 0.000 |   1.476 |   -0.050 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \w_dch.WREADY              (^) checked with  leading edge of 'clk'
Beginpoint: \axi_slave/wready_d_reg /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.482
  Slack Time                    1.532
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                  |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^     |         | 0.000 |       |   0.000 |   -1.532 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y ^       | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.347 | 
     | FECTS_clks_clk___L2_I0  | A ^ -> Y ^       | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.108 | 
     | FECTS_clks_clk___L3_I0  | A ^ -> Y ^       | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.856 | 
     | FECTS_clks_clk___L4_I4  | A ^ -> Y ^       | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.582 | 
     | FECTS_clks_clk___L5_I20 | A ^ -> Y ^       | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.342 | 
     | \axi_slave/wready_d_reg | CLK ^ -> Q ^     | DFFSR   | 0.080 | 0.292 |   1.481 |   -0.050 | 
     |                         | \w_dch.WREADY  ^ |         | 0.080 | 0.000 |   1.482 |   -0.050 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.490
  Slack Time                    1.540
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.540 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.355 | 
     | FECTS_clks_clk___L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.116 | 
     | FECTS_clks_clk___L3_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.864 | 
     | FECTS_clks_clk___L4_I4                 | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.590 | 
     | FECTS_clks_clk___L5_I20                | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.351 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.092 | 0.300 |   1.489 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_raddr [3] ^ |         | 0.092 | 0.000 |   1.490 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchrsp_fifo/w_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.493
  Slack Time                    1.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                               |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.543 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.358 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.116 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.845 | 
     | FECTS_clks_clk___L4_I24             | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.259 |   0.957 |   -0.586 | 
     | FECTS_clks_clk___L5_I125            | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   1.222 |   -0.321 | 
     | \axi_slave/wchrsp_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.042 | 0.271 |   1.493 |   -0.050 | 
     |                                     | \memif_swchrsp.f0_waddr [2] ^ |         | 0.042 | 0.000 |   1.493 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchrsp_fifo/r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.494
  Slack Time                    1.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                               |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.544 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.359 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.117 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.846 | 
     | FECTS_clks_clk___L4_I24             | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.259 |   0.957 |   -0.587 | 
     | FECTS_clks_clk___L5_I125            | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   1.222 |   -0.322 | 
     | \axi_slave/wchrsp_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.044 | 0.272 |   1.494 |   -0.050 | 
     |                                     | \memif_swchrsp.f0_raddr [2] ^ |         | 0.044 | 0.000 |   1.494 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [0]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchrsp_fifo/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.494
  Slack Time                    1.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                               |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.544 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.360 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.117 | 
     | FECTS_clks_clk___L3_I4              | A ^ -> Y ^                    | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.846 | 
     | FECTS_clks_clk___L4_I24             | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.259 |   0.957 |   -0.587 | 
     | FECTS_clks_clk___L5_I125            | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   1.222 |   -0.323 | 
     | \axi_slave/wchrsp_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.044 | 0.273 |   1.494 |   -0.050 | 
     |                                     | \memif_swchrsp.f0_waddr [0] ^ |         | 0.044 | 0.000 |   1.494 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.495
  Slack Time                    1.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.545 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.361 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.122 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.869 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.595 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.356 | 
     | axi_master/\pkt2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.097 | 0.305 |   1.494 |   -0.050 | 
     |                                    | \memif_pdfifo2.f0_raddr [1] ^ |         | 0.097 | 0.000 |   1.495 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchaddr_fifo/w_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.498
  Slack Time                    1.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.548 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.364 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.121 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y ^                     | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.851 | 
     | FECTS_clks_clk___L4_I21              | A ^ -> Y ^                     | CLKBUF1 | 0.197 | 0.267 |   0.965 |   -0.584 | 
     | FECTS_clks_clk___L5_I112             | A ^ -> Y ^                     | CLKBUF1 | 0.166 | 0.263 |   1.227 |   -0.321 | 
     | \axi_slave/wchaddr_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.044 | 0.271 |   1.498 |   -0.050 | 
     |                                      | \memif_swchaddr.f0_waddr [2] ^ |         | 0.044 | 0.000 |   1.498 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.500
  Slack Time                    1.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.550 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.366 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.127 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.874 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.600 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.361 | 
     | axi_master/\pkt2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.106 | 0.310 |   1.499 |   -0.051 | 
     |                                    | \memif_pdfifo2.f0_raddr [3] ^ |         | 0.106 | 0.001 |   1.500 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.501
  Slack Time                    1.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.551 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.366 | 
     | FECTS_clks_clk___L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.128 | 
     | FECTS_clks_clk___L3_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.875 | 
     | FECTS_clks_clk___L4_I4                 | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.601 | 
     | FECTS_clks_clk___L5_I20                | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.362 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.311 |   1.500 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_raddr [1] ^ |         | 0.107 | 0.000 |   1.501 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.503
  Slack Time                    1.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.554 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.369 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.127 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.873 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.602 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.356 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.096 | 0.305 |   1.503 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_raddr [3] ^ |         | 0.096 | 0.000 |   1.503 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [2]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchaddr_fifo/r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.504
  Slack Time                    1.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.554 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.370 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.127 | 
     | FECTS_clks_clk___L3_I4               | A ^ -> Y ^                     | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.857 | 
     | FECTS_clks_clk___L4_I21              | A ^ -> Y ^                     | CLKBUF1 | 0.197 | 0.267 |   0.965 |   -0.590 | 
     | FECTS_clks_clk___L5_I112             | A ^ -> Y ^                     | CLKBUF1 | 0.166 | 0.263 |   1.227 |   -0.327 | 
     | \axi_slave/wchaddr_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.048 | 0.277 |   1.504 |   -0.050 | 
     |                                      | \memif_swchaddr.f0_raddr [2] ^ |         | 0.048 | 0.000 |   1.504 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.504
  Slack Time                    1.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.554 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.370 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.131 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.879 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.605 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.365 | 
     | axi_master/\pkt2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.315 |   1.504 |   -0.050 | 
     |                                    | \memif_pdfifo2.f0_raddr [5] ^ |         | 0.113 | 0.000 |   1.504 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.370 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.132 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.879 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.605 | 
     | FECTS_clks_clk___L5_I21            | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.237 |   1.187 |   -0.368 | 
     | axi_master/\pkt2_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.317 |   1.504 |   -0.051 | 
     |                                    | \memif_pdfifo2.f0_waddr [3] ^ |         | 0.107 | 0.001 |   1.505 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.371 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.128 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.874 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.603 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.361 | 
     | axi_master/\pktctrl2_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.102 | 0.310 |   1.504 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_waddr [3] ^ |         | 0.102 | 0.000 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.505
  Slack Time                    1.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.371 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.128 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.875 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.604 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.361 | 
     | axi_master/\pktctrl2_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.105 | 0.311 |   1.505 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_waddr [5] ^ |         | 0.105 | 0.000 |   1.505 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5]       (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcpkt2 /\crc_reg[5] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.507
  Slack Time                    1.557
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |           Instance           |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                             |         |       |       |  Time   |   Time   | 
     |------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.557 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^                  | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.373 | 
     | FECTS_clks_clk___L2_I0       | A ^ -> Y ^                  | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.134 | 
     | FECTS_clks_clk___L3_I3       | A ^ -> Y ^                  | CLKBUF1 | 0.199 | 0.271 |   0.695 |   -0.863 | 
     | FECTS_clks_clk___L4_I16      | A ^ -> Y ^                  | CLKBUF1 | 0.184 | 0.273 |   0.967 |   -0.590 | 
     | FECTS_clks_clk___L5_I85      | A ^ -> Y ^                  | CLKBUF1 | 0.154 | 0.242 |   1.209 |   -0.349 | 
     | \tx_crc/crcpkt2 /\crc_reg[5] | CLK ^ -> Q ^                | DFFSR   | 0.093 | 0.298 |   1.506 |   -0.051 | 
     |                              | \memif_crcf2.f0_wdata [5] ^ |         | 0.093 | 0.001 |   1.507 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.508
  Slack Time                    1.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.558 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.373 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.135 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.882 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.608 | 
     | FECTS_clks_clk___L5_I21            | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.237 |   1.187 |   -0.371 | 
     | axi_master/\pkt2_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.320 |   1.507 |   -0.050 | 
     |                                    | \memif_pdfifo2.f0_waddr [5] ^ |         | 0.113 | 0.000 |   1.508 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [0]            (^) checked with  leading 
edge of 'clk'
Beginpoint: \axi_slave/wchaddr_fifo/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.508
  Slack Time                    1.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.558 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                     | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.374 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^                     | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.131 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^                     | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.877 | 
     | FECTS_clks_clk___L4_I29              | A ^ -> Y ^                     | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.609 | 
     | FECTS_clks_clk___L5_I152             | A ^ -> Y ^                     | CLKBUF1 | 0.165 | 0.252 |   1.201 |   -0.357 | 
     | \axi_slave/wchaddr_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.094 | 0.306 |   1.507 |   -0.050 | 
     |                                      | \memif_swchaddr.f0_waddr [0] ^ |         | 0.094 | 0.000 |   1.508 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.508
  Slack Time                    1.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.558 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.374 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.131 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.877 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.606 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.360 | 
     | axi_master/\pktctrl0_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.102 | 0.310 |   1.508 |   -0.050 | 
     |                                        | \memif_pcfifo0.f0_waddr [3] ^ |         | 0.102 | 0.000 |   1.508 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.509
  Slack Time                    1.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.374 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.132 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.878 | 
     | FECTS_clks_clk___L4_I26            | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.607 | 
     | FECTS_clks_clk___L5_I137           | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.361 | 
     | axi_master/\pkt0_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.100 | 0.310 |   1.508 |   -0.050 | 
     |                                    | \memif_pdfifo0.f0_waddr [3] ^ |         | 0.100 | 0.000 |   1.509 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [3]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.509
  Slack Time                    1.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.375 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.132 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.878 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.608 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.365 | 
     | axi_master/\pktctrl1_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.106 | 0.315 |   1.509 |   -0.051 | 
     |                                        | \memif_pcfifo1.f0_waddr [3] ^ |         | 0.106 | 0.001 |   1.509 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [0]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.509
  Slack Time                    1.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.559 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.375 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.132 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.879 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.608 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.365 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.112 | 0.315 |   1.509 |   -0.051 | 
     |                                        | \memif_pcfifo2.f0_raddr [0] ^ |         | 0.112 | 0.001 |   1.509 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.510
  Slack Time                    1.560
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.560 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.375 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.133 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.879 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.608 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.366 | 
     | axi_master/\pktctrl2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.109 | 0.315 |   1.509 |   -0.050 | 
     |                                        | \memif_pcfifo2.f0_raddr [5] ^ |         | 0.109 | 0.000 |   1.510 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.511
  Slack Time                    1.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.561 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.377 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.134 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.880 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.609 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.367 | 
     | axi_master/\pktctrl1_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.108 | 0.317 |   1.511 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_waddr [5] ^ |         | 0.108 | 0.000 |   1.511 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.511
  Slack Time                    1.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.561 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.377 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.134 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.880 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.612 | 
     | FECTS_clks_clk___L5_I152           | A ^ -> Y ^                    | CLKBUF1 | 0.165 | 0.252 |   1.201 |   -0.360 | 
     | axi_master/\pkt0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.105 | 0.310 |   1.511 |   -0.050 | 
     |                                    | \memif_pdfifo0.f0_raddr [5] ^ |         | 0.105 | 0.000 |   1.511 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.511
  Slack Time                    1.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.561 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.377 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.138 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.886 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.612 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.372 | 
     | axi_master/\pkt2_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.124 | 0.321 |   1.510 |   -0.051 | 
     |                                    | \memif_pdfifo2.f0_waddr [1] ^ |         | 0.124 | 0.001 |   1.511 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.512
  Slack Time                    1.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.561 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.377 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.135 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.881 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.610 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.364 | 
     | axi_master/\pktctrl0_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.313 |   1.511 |   -0.051 | 
     |                                        | \memif_pcfifo0.f0_waddr [1] ^ |         | 0.107 | 0.001 |   1.512 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.512
  Slack Time                    1.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.562 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.378 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.135 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.881 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.610 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.368 | 
     | axi_master/\pktctrl1_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.111 | 0.318 |   1.512 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_waddr [1] ^ |         | 0.111 | 0.000 |   1.512 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/w_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.512
  Slack Time                    1.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.562 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.378 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.135 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.881 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.610 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.364 | 
     | axi_master/\pktctrl0_fifo/w_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.314 |   1.512 |   -0.050 | 
     |                                        | \memif_pcfifo0.f0_waddr [5] ^ |         | 0.107 | 0.000 |   1.512 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.512
  Slack Time                    1.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.562 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.378 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.135 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.881 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.610 | 
     | FECTS_clks_clk___L5_I139               | A ^ -> Y ^                    | CLKBUF1 | 0.158 | 0.242 |   1.194 |   -0.368 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.109 | 0.317 |   1.511 |   -0.051 | 
     |                                        | \memif_pcfifo1.f0_raddr [1] ^ |         | 0.109 | 0.001 |   1.512 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [22]       (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcpkt0 /\crc_reg[22] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.512
  Slack Time                    1.562
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.562 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                   | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.378 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                   | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.135 | 
     | FECTS_clks_clk___L3_I4        | A ^ -> Y ^                   | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.865 | 
     | FECTS_clks_clk___L4_I21       | A ^ -> Y ^                   | CLKBUF1 | 0.197 | 0.267 |   0.965 |   -0.598 | 
     | FECTS_clks_clk___L5_I112      | A ^ -> Y ^                   | CLKBUF1 | 0.166 | 0.263 |   1.227 |   -0.335 | 
     | \tx_crc/crcpkt0 /\crc_reg[22] | CLK ^ -> Q ^                 | DFFSR   | 0.061 | 0.285 |   1.512 |   -0.050 | 
     |                               | \memif_crcf0.f0_wdata [22] ^ |         | 0.061 | 0.000 |   1.512 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl2_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.513
  Slack Time                    1.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.563 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.378 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.136 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.882 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.611 | 
     | FECTS_clks_clk___L5_I140               | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.243 |   1.195 |   -0.368 | 
     | axi_master/\pktctrl2_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.119 | 0.317 |   1.512 |   -0.051 | 
     |                                        | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.119 | 0.001 |   1.513 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.513
  Slack Time                    1.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.563 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.379 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.136 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.882 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.612 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.366 | 
     | axi_master/\pktctrl0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.106 | 0.315 |   1.513 |   -0.051 | 
     |                                        | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.106 | 0.001 |   1.513 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                                (^) checked with 
leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/data_mem_reg[0][1] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.514
  Slack Time                    1.564
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                       |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^          |          | 0.000 |       |   0.000 |   -1.564 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^            | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -1.380 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^            | CLKBUF1  | 0.162 | 0.239 |   0.423 |   -1.141 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^            | CLKBUF1  | 0.195 | 0.252 |   0.676 |   -0.888 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^            | CLKBUF1  | 0.178 | 0.263 |   0.939 |   -0.625 | 
     | FECTS_clks_clk___L5_I8                          | A ^ -> Y ^            | CLKBUF1  | 0.161 | 0.250 |   1.188 |   -0.376 | 
     | axi_master/\link_addr_0_fifo/data_mem_reg[0][1] | CLK ^ -> Q ^          | DFFPOSX1 | 0.069 | 0.145 |   1.333 |   -0.231 | 
     | axi_master/U1184                                | C ^ -> Y v            | AOI22X1  | 0.057 | 0.062 |   1.395 |   -0.169 | 
     | axi_master/U1189                                | A v -> Y ^            | NAND2X1  | 0.116 | 0.117 |   1.512 |   -0.052 | 
     |                                                 | \m_r_ach.ARADDR [1] ^ |          | 0.116 | 0.002 |   1.514 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.515
  Slack Time                    1.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.565 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.380 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.138 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.884 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.616 | 
     | FECTS_clks_clk___L5_I151           | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.201 |   -0.364 | 
     | axi_master/\pkt1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.094 | 0.314 |   1.514 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_raddr [3] ^ |         | 0.094 | 0.000 |   1.515 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl1_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.516
  Slack Time                    1.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.566 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.381 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.139 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.885 | 
     | FECTS_clks_clk___L4_I26                | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.614 | 
     | FECTS_clks_clk___L5_I137               | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.368 | 
     | axi_master/\pktctrl1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.317 |   1.515 |   -0.050 | 
     |                                        | \memif_pcfifo1.f0_raddr [5] ^ |         | 0.113 | 0.000 |   1.516 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [5]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.516
  Slack Time                    1.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.566 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.381 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.139 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.885 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.617 | 
     | FECTS_clks_clk___L5_I152           | A ^ -> Y ^                    | CLKBUF1 | 0.165 | 0.252 |   1.201 |   -0.365 | 
     | axi_master/\pkt1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.110 | 0.314 |   1.515 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_raddr [5] ^ |         | 0.110 | 0.000 |   1.516 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [3]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.517
  Slack Time                    1.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.567 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.382 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.140 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.886 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.618 | 
     | FECTS_clks_clk___L5_I151           | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.201 |   -0.366 | 
     | axi_master/\pkt1_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.096 | 0.316 |   1.516 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_waddr [3] ^ |         | 0.096 | 0.000 |   1.517 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [0]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.517
  Slack Time                    1.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.567 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.383 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.140 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.886 | 
     | FECTS_clks_clk___L4_I26            | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.615 | 
     | FECTS_clks_clk___L5_I137           | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.369 | 
     | axi_master/\pkt1_fifo/w_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.111 | 0.318 |   1.516 |   -0.051 | 
     |                                    | \memif_pdfifo1.f0_waddr [0] ^ |         | 0.111 | 0.001 |   1.517 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt1_fifo/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.518
  Slack Time                    1.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.568 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.384 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.141 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.888 | 
     | FECTS_clks_clk___L4_I29            | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.620 | 
     | FECTS_clks_clk___L5_I151           | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.201 |   -0.368 | 
     | axi_master/\pkt1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.099 | 0.318 |   1.518 |   -0.050 | 
     |                                    | \memif_pdfifo1.f0_raddr [1] ^ |         | 0.099 | 0.000 |   1.518 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                                (^) checked 
with  leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/data_mem_reg[1][19] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.519
  Slack Time                    1.569
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                        |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.569 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -1.385 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.162 | 0.239 |   0.423 |   -1.146 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.195 | 0.252 |   0.676 |   -0.894 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^             | CLKBUF1  | 0.178 | 0.263 |   0.939 |   -0.630 | 
     | FECTS_clks_clk___L5_I8                           | A ^ -> Y ^             | CLKBUF1  | 0.161 | 0.250 |   1.188 |   -0.381 | 
     | axi_master/\link_addr_0_fifo/data_mem_reg[1][19] | CLK ^ -> Q ^           | DFFPOSX1 | 0.070 | 0.146 |   1.334 |   -0.235 | 
     | axi_master/U1076                                 | C ^ -> Y v             | AOI22X1  | 0.062 | 0.067 |   1.401 |   -0.168 | 
     | axi_master/U1081                                 | A v -> Y ^             | NAND2X1  | 0.113 | 0.117 |   1.518 |   -0.052 | 
     |                                                  | \m_r_ach.ARADDR [19] ^ |          | 0.113 | 0.002 |   1.519 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                                (^) checked 
with  leading edge of 'clk'
Beginpoint: axi_master/\link_addr_0_fifo/data_mem_reg[0][15] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.520
  Slack Time                    1.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                        |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.570 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -1.386 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.162 | 0.239 |   0.423 |   -1.147 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.195 | 0.252 |   0.676 |   -0.894 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^             | CLKBUF1  | 0.178 | 0.263 |   0.939 |   -0.631 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^             | CLKBUF1  | 0.165 | 0.252 |   1.191 |   -0.379 | 
     | axi_master/\link_addr_0_fifo/data_mem_reg[0][15] | CLK ^ -> Q ^           | DFFPOSX1 | 0.072 | 0.148 |   1.338 |   -0.232 | 
     | axi_master/U1100                                 | C ^ -> Y v             | AOI22X1  | 0.059 | 0.064 |   1.402 |   -0.168 | 
     | axi_master/U1105                                 | A v -> Y ^             | NAND2X1  | 0.114 | 0.116 |   1.519 |   -0.052 | 
     |                                                  | \m_r_ach.ARADDR [15] ^ |          | 0.114 | 0.002 |   1.520 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_waddr [1]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt0_fifo/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.520
  Slack Time                    1.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.570 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.386 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.143 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.890 | 
     | FECTS_clks_clk___L4_I26            | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.271 |   0.952 |   -0.619 | 
     | FECTS_clks_clk___L5_I137           | A ^ -> Y ^                    | CLKBUF1 | 0.168 | 0.246 |   1.198 |   -0.373 | 
     | axi_master/\pkt0_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.115 | 0.322 |   1.519 |   -0.051 | 
     |                                    | \memif_pdfifo0.f0_waddr [1] ^ |         | 0.115 | 0.001 |   1.520 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pktctrl0_fifo/r_ptr_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.521
  Slack Time                    1.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.571 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.387 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.144 | 
     | FECTS_clks_clk___L3_I5                 | A ^ -> Y ^                    | CLKBUF1 | 0.201 | 0.254 |   0.681 |   -0.890 | 
     | FECTS_clks_clk___L4_I29                | A ^ -> Y ^                    | CLKBUF1 | 0.178 | 0.268 |   0.949 |   -0.622 | 
     | FECTS_clks_clk___L5_I151               | A ^ -> Y ^                    | CLKBUF1 | 0.184 | 0.252 |   1.201 |   -0.370 | 
     | axi_master/\pktctrl0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.101 | 0.320 |   1.521 |   -0.050 | 
     |                                        | \memif_pcfifo0.f0_raddr [5] ^ |         | 0.101 | 0.000 |   1.521 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [8]       (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcpkt2 /\crc_reg[8] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.522
  Slack Time                    1.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------+ 
     |           Instance           |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                             |         |       |       |  Time   |   Time   | 
     |------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.572 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^                  | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.387 | 
     | FECTS_clks_clk___L2_I0       | A ^ -> Y ^                  | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.148 | 
     | FECTS_clks_clk___L3_I3       | A ^ -> Y ^                  | CLKBUF1 | 0.199 | 0.271 |   0.695 |   -0.877 | 
     | FECTS_clks_clk___L4_I16      | A ^ -> Y ^                  | CLKBUF1 | 0.184 | 0.273 |   0.967 |   -0.604 | 
     | FECTS_clks_clk___L5_I85      | A ^ -> Y ^                  | CLKBUF1 | 0.154 | 0.242 |   1.209 |   -0.363 | 
     | \tx_crc/crcpkt2 /\crc_reg[8] | CLK ^ -> Q ^                | DFFSR   | 0.108 | 0.312 |   1.520 |   -0.051 | 
     |                              | \memif_crcf2.f0_wdata [8] ^ |         | 0.108 | 0.001 |   1.522 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [4]           (^) checked with  leading 
edge of 'clk'
Beginpoint: axi_master/\pkt2_fifo/r_ptr_reg[4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.522
  Slack Time                    1.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.572 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.388 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.162 | 0.239 |   0.423 |   -1.149 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.195 | 0.252 |   0.676 |   -0.896 | 
     | FECTS_clks_clk___L4_I4             | A ^ -> Y ^                    | CLKBUF1 | 0.175 | 0.274 |   0.950 |   -0.622 | 
     | FECTS_clks_clk___L5_I20            | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.240 |   1.189 |   -0.383 | 
     | axi_master/\pkt2_fifo/r_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.137 | 0.332 |   1.522 |   -0.050 | 
     |                                    | \memif_pdfifo2.f0_raddr [4] ^ |         | 0.137 | 0.000 |   1.522 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                                (^) checked 
with  leading edge of 'clk'
Beginpoint: axi_master/\link_addr_2_fifo/data_mem_reg[1][21] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.522
  Slack Time                    1.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                        |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.572 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.126 | 0.184 |   0.184 |   -1.388 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.162 | 0.239 |   0.423 |   -1.149 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^             | CLKBUF1  | 0.195 | 0.252 |   0.676 |   -0.896 | 
     | FECTS_clks_clk___L4_I3                           | A ^ -> Y ^             | CLKBUF1  | 0.164 | 0.252 |   0.927 |   -0.644 | 
     | FECTS_clks_clk___L5_I15                          | A ^ -> Y ^             | CLKBUF1  | 0.164 | 0.245 |   1.173 |   -0.399 | 
     | axi_master/\link_addr_2_fifo/data_mem_reg[1][21] | CLK ^ -> Q ^           | DFFPOSX1 | 0.085 | 0.159 |   1.332 |   -0.240 | 
     | axi_master/U1064                                 | C ^ -> Y v             | AOI22X1  | 0.065 | 0.069 |   1.401 |   -0.171 | 
     | axi_master/U1069                                 | A v -> Y ^             | NAND2X1  | 0.116 | 0.119 |   1.520 |   -0.052 | 
     |                                                  | \m_r_ach.ARADDR [21] ^ |          | 0.116 | 0.002 |   1.522 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [3]        (^) checked with  leading edge of 
'clk'
Beginpoint: \tx_crc/crcfifo1/r_ptr_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.523
  Slack Time                    1.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                             |         |       |       |  Time   |   Time   | 
     |-------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                               | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.573 | 
     | FECTS_clks_clk___L1_I0        | A ^ -> Y ^                  | CLKBUF1 | 0.126 | 0.184 |   0.184 |   -1.389 | 
     | FECTS_clks_clk___L2_I1        | A ^ -> Y ^                  | CLKBUF1 | 0.170 | 0.243 |   0.427 |   -1.146 | 
     | FECTS_clks_clk___L3_I4        | A ^ -> Y ^                  | CLKBUF1 | 0.203 | 0.271 |   0.698 |   -0.875 | 
     | FECTS_clks_clk___L4_I22       | A ^ -> Y ^                  | CLKBUF1 | 0.193 | 0.246 |   0.943 |   -0.630 | 
     | FECTS_clks_clk___L5_I118      | A ^ -> Y ^                  | CLKBUF1 | 0.156 | 0.244 |   1.187 |   -0.386 | 
     | \tx_crc/crcfifo1/r_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.142 | 0.335 |   1.522 |   -0.051 | 
     |                               | \memif_crcf1.f0_raddr [3] ^ |         | 0.142 | 0.001 |   1.523 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------+ 

