Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Mar 25 22:52:04 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   BTN2in_IBUF
   BTNin_IBUF
   SWin<0>_IBUF
   SWin<1>_IBUF
   SWin<2>_IBUF
   SWin<3>_IBUF
   SWin<4>_IBUF
   SWin<5>_IBUF
   SWin<6>_IBUF
   SWin<7>_IBUF


