{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600650591958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600650591959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 20 18:09:51 2020 " "Processing started: Sun Sep 20 18:09:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600650591959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600650591959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example_dac_MAX542 -c example_dac_MAX542 " "Command: quartus_map --read_settings_files=on --write_settings_files=off example_dac_MAX542 -c example_dac_MAX542" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600650591959 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1600650593200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tyler/workspace/spi-dac/spi_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/tyler/workspace/spi-dac/spi_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_dac-RTL " "Found design unit 1: spi_dac-RTL" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650594096 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_dac " "Found entity 1: spi_dac" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650594096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600650594096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_dac_max542_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example_dac_max542_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example_dac_MAX542_top-behavioral " "Found design unit 1: example_dac_MAX542_top-behavioral" {  } { { "example_dac_MAX542_top.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650594102 ""} { "Info" "ISGN_ENTITY_NAME" "1 example_dac_MAX542_top " "Found entity 1: example_dac_MAX542_top" {  } { { "example_dac_MAX542_top.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600650594102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600650594102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "example_dac_MAX542_top " "Elaborating entity \"example_dac_MAX542_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1600650594178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_dac spi_dac:spi_dac_test " "Elaborating entity \"spi_dac\" for hierarchy \"spi_dac:spi_dac_test\"" {  } { { "example_dac_MAX542_top.vhd" "spi_dac_test" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1600650594184 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din spi_dac.vhd(51) " "VHDL Process Statement warning at spi_dac.vhd(51): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600650594187 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idx spi_dac.vhd(51) " "VHDL Process Statement warning at spi_dac.vhd(51): signal \"idx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1600650594187 "|example_dac_MAX542_top|spi_dac:spi_dac_test"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../spi_dac.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/spi_dac.vhd" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1600650595087 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1600650595088 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_3 GND " "Pin \"led_3\" is stuck at GND" {  } { { "example_dac_MAX542_top.vhd" "" { Text "C:/Users/tyler/workspace/spi-dac/example_project/example_dac_MAX542_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1600650595122 "|example_dac_MAX542_top|led_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1600650595122 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1600650595533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1600650595533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1600650595931 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1600650595931 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1600650595931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1600650595931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600650595967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 20 18:09:55 2020 " "Processing ended: Sun Sep 20 18:09:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600650595967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600650595967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600650595967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600650595967 ""}
