// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="seq_align_multiple_seq_align_multiple,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu5p-flva2104-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.047250,HLS_SYN_LAT=69589,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=7086,HLS_SYN_LUT=25890,HLS_VERSION=2022_2}" *)

module seq_align_multiple (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        query_string_comp_address0,
        query_string_comp_ce0,
        query_string_comp_q0,
        reference_string_comp_address0,
        reference_string_comp_ce0,
        reference_string_comp_q0,
        dp_mem_0_0,
        dp_mem_0_0_ap_vld,
        dp_mem_0_1,
        dp_mem_0_1_ap_vld,
        dp_mem_0_2,
        dp_mem_0_2_ap_vld,
        dp_mem_0_3,
        dp_mem_0_3_ap_vld,
        dp_mem_0_4,
        dp_mem_0_4_ap_vld,
        dp_mem_0_5,
        dp_mem_0_5_ap_vld,
        dp_mem_0_6,
        dp_mem_0_6_ap_vld,
        dp_mem_0_7,
        dp_mem_0_7_ap_vld,
        dp_mem_0_8,
        dp_mem_0_8_ap_vld,
        dp_mem_0_9,
        dp_mem_0_9_ap_vld,
        dp_mem_0_10,
        dp_mem_0_10_ap_vld,
        dp_mem_0_11,
        dp_mem_0_11_ap_vld,
        dp_mem_0_12,
        dp_mem_0_12_ap_vld,
        dp_mem_0_13,
        dp_mem_0_13_ap_vld,
        dp_mem_0_14,
        dp_mem_0_14_ap_vld,
        dp_mem_0_15,
        dp_mem_0_15_ap_vld,
        dp_mem_0_16,
        dp_mem_0_16_ap_vld,
        dp_mem_0_17,
        dp_mem_0_17_ap_vld,
        dp_mem_0_18,
        dp_mem_0_18_ap_vld,
        dp_mem_0_19,
        dp_mem_0_19_ap_vld,
        dp_mem_0_20,
        dp_mem_0_20_ap_vld,
        dp_mem_0_21,
        dp_mem_0_21_ap_vld,
        dp_mem_0_22,
        dp_mem_0_22_ap_vld,
        dp_mem_0_23,
        dp_mem_0_23_ap_vld,
        dp_mem_0_24,
        dp_mem_0_24_ap_vld,
        dp_mem_0_25,
        dp_mem_0_25_ap_vld,
        dp_mem_0_26,
        dp_mem_0_26_ap_vld,
        dp_mem_0_27,
        dp_mem_0_27_ap_vld,
        dp_mem_0_28,
        dp_mem_0_28_ap_vld,
        dp_mem_0_29,
        dp_mem_0_29_ap_vld,
        dp_mem_0_30,
        dp_mem_0_30_ap_vld,
        dp_mem_0_31,
        dp_mem_0_31_ap_vld,
        dp_mem_1_0_i,
        dp_mem_1_0_o,
        dp_mem_1_0_o_ap_vld,
        dp_mem_1_1_i,
        dp_mem_1_1_o,
        dp_mem_1_1_o_ap_vld,
        dp_mem_1_2_i,
        dp_mem_1_2_o,
        dp_mem_1_2_o_ap_vld,
        dp_mem_1_3_i,
        dp_mem_1_3_o,
        dp_mem_1_3_o_ap_vld,
        dp_mem_1_4_i,
        dp_mem_1_4_o,
        dp_mem_1_4_o_ap_vld,
        dp_mem_1_5_i,
        dp_mem_1_5_o,
        dp_mem_1_5_o_ap_vld,
        dp_mem_1_6_i,
        dp_mem_1_6_o,
        dp_mem_1_6_o_ap_vld,
        dp_mem_1_7_i,
        dp_mem_1_7_o,
        dp_mem_1_7_o_ap_vld,
        dp_mem_1_8_i,
        dp_mem_1_8_o,
        dp_mem_1_8_o_ap_vld,
        dp_mem_1_9_i,
        dp_mem_1_9_o,
        dp_mem_1_9_o_ap_vld,
        dp_mem_1_10_i,
        dp_mem_1_10_o,
        dp_mem_1_10_o_ap_vld,
        dp_mem_1_11_i,
        dp_mem_1_11_o,
        dp_mem_1_11_o_ap_vld,
        dp_mem_1_12_i,
        dp_mem_1_12_o,
        dp_mem_1_12_o_ap_vld,
        dp_mem_1_13_i,
        dp_mem_1_13_o,
        dp_mem_1_13_o_ap_vld,
        dp_mem_1_14_i,
        dp_mem_1_14_o,
        dp_mem_1_14_o_ap_vld,
        dp_mem_1_15_i,
        dp_mem_1_15_o,
        dp_mem_1_15_o_ap_vld,
        dp_mem_1_16_i,
        dp_mem_1_16_o,
        dp_mem_1_16_o_ap_vld,
        dp_mem_1_17_i,
        dp_mem_1_17_o,
        dp_mem_1_17_o_ap_vld,
        dp_mem_1_18_i,
        dp_mem_1_18_o,
        dp_mem_1_18_o_ap_vld,
        dp_mem_1_19_i,
        dp_mem_1_19_o,
        dp_mem_1_19_o_ap_vld,
        dp_mem_1_20_i,
        dp_mem_1_20_o,
        dp_mem_1_20_o_ap_vld,
        dp_mem_1_21_i,
        dp_mem_1_21_o,
        dp_mem_1_21_o_ap_vld,
        dp_mem_1_22_i,
        dp_mem_1_22_o,
        dp_mem_1_22_o_ap_vld,
        dp_mem_1_23_i,
        dp_mem_1_23_o,
        dp_mem_1_23_o_ap_vld,
        dp_mem_1_24_i,
        dp_mem_1_24_o,
        dp_mem_1_24_o_ap_vld,
        dp_mem_1_25_i,
        dp_mem_1_25_o,
        dp_mem_1_25_o_ap_vld,
        dp_mem_1_26_i,
        dp_mem_1_26_o,
        dp_mem_1_26_o_ap_vld,
        dp_mem_1_27_i,
        dp_mem_1_27_o,
        dp_mem_1_27_o_ap_vld,
        dp_mem_1_28_i,
        dp_mem_1_28_o,
        dp_mem_1_28_o_ap_vld,
        dp_mem_1_29_i,
        dp_mem_1_29_o,
        dp_mem_1_29_o_ap_vld,
        dp_mem_1_30_i,
        dp_mem_1_30_o,
        dp_mem_1_30_o_ap_vld,
        dp_mem_1_31_i,
        dp_mem_1_31_o,
        dp_mem_1_31_o_ap_vld,
        dp_mem_2_0_i,
        dp_mem_2_0_o,
        dp_mem_2_0_o_ap_vld,
        dp_mem_2_1_i,
        dp_mem_2_1_o,
        dp_mem_2_1_o_ap_vld,
        dp_mem_2_2_i,
        dp_mem_2_2_o,
        dp_mem_2_2_o_ap_vld,
        dp_mem_2_3_i,
        dp_mem_2_3_o,
        dp_mem_2_3_o_ap_vld,
        dp_mem_2_4_i,
        dp_mem_2_4_o,
        dp_mem_2_4_o_ap_vld,
        dp_mem_2_5_i,
        dp_mem_2_5_o,
        dp_mem_2_5_o_ap_vld,
        dp_mem_2_6_i,
        dp_mem_2_6_o,
        dp_mem_2_6_o_ap_vld,
        dp_mem_2_7_i,
        dp_mem_2_7_o,
        dp_mem_2_7_o_ap_vld,
        dp_mem_2_8_i,
        dp_mem_2_8_o,
        dp_mem_2_8_o_ap_vld,
        dp_mem_2_9_i,
        dp_mem_2_9_o,
        dp_mem_2_9_o_ap_vld,
        dp_mem_2_10_i,
        dp_mem_2_10_o,
        dp_mem_2_10_o_ap_vld,
        dp_mem_2_11_i,
        dp_mem_2_11_o,
        dp_mem_2_11_o_ap_vld,
        dp_mem_2_12_i,
        dp_mem_2_12_o,
        dp_mem_2_12_o_ap_vld,
        dp_mem_2_13_i,
        dp_mem_2_13_o,
        dp_mem_2_13_o_ap_vld,
        dp_mem_2_14_i,
        dp_mem_2_14_o,
        dp_mem_2_14_o_ap_vld,
        dp_mem_2_15_i,
        dp_mem_2_15_o,
        dp_mem_2_15_o_ap_vld,
        dp_mem_2_16_i,
        dp_mem_2_16_o,
        dp_mem_2_16_o_ap_vld,
        dp_mem_2_17_i,
        dp_mem_2_17_o,
        dp_mem_2_17_o_ap_vld,
        dp_mem_2_18_i,
        dp_mem_2_18_o,
        dp_mem_2_18_o_ap_vld,
        dp_mem_2_19_i,
        dp_mem_2_19_o,
        dp_mem_2_19_o_ap_vld,
        dp_mem_2_20_i,
        dp_mem_2_20_o,
        dp_mem_2_20_o_ap_vld,
        dp_mem_2_21_i,
        dp_mem_2_21_o,
        dp_mem_2_21_o_ap_vld,
        dp_mem_2_22_i,
        dp_mem_2_22_o,
        dp_mem_2_22_o_ap_vld,
        dp_mem_2_23_i,
        dp_mem_2_23_o,
        dp_mem_2_23_o_ap_vld,
        dp_mem_2_24_i,
        dp_mem_2_24_o,
        dp_mem_2_24_o_ap_vld,
        dp_mem_2_25_i,
        dp_mem_2_25_o,
        dp_mem_2_25_o_ap_vld,
        dp_mem_2_26_i,
        dp_mem_2_26_o,
        dp_mem_2_26_o_ap_vld,
        dp_mem_2_27_i,
        dp_mem_2_27_o,
        dp_mem_2_27_o_ap_vld,
        dp_mem_2_28_i,
        dp_mem_2_28_o,
        dp_mem_2_28_o_ap_vld,
        dp_mem_2_29_i,
        dp_mem_2_29_o,
        dp_mem_2_29_o_ap_vld,
        dp_mem_2_30_i,
        dp_mem_2_30_o,
        dp_mem_2_30_o_ap_vld,
        dp_mem_2_31_i,
        dp_mem_2_31_o,
        dp_mem_2_31_o_ap_vld,
        Ix_mem_0_0,
        Ix_mem_0_0_ap_vld,
        Ix_mem_0_1,
        Ix_mem_0_1_ap_vld,
        Ix_mem_0_2,
        Ix_mem_0_2_ap_vld,
        Ix_mem_0_3,
        Ix_mem_0_3_ap_vld,
        Ix_mem_0_4,
        Ix_mem_0_4_ap_vld,
        Ix_mem_0_5,
        Ix_mem_0_5_ap_vld,
        Ix_mem_0_6,
        Ix_mem_0_6_ap_vld,
        Ix_mem_0_7,
        Ix_mem_0_7_ap_vld,
        Ix_mem_0_8,
        Ix_mem_0_8_ap_vld,
        Ix_mem_0_9,
        Ix_mem_0_9_ap_vld,
        Ix_mem_0_10,
        Ix_mem_0_10_ap_vld,
        Ix_mem_0_11,
        Ix_mem_0_11_ap_vld,
        Ix_mem_0_12,
        Ix_mem_0_12_ap_vld,
        Ix_mem_0_13,
        Ix_mem_0_13_ap_vld,
        Ix_mem_0_14,
        Ix_mem_0_14_ap_vld,
        Ix_mem_0_15,
        Ix_mem_0_15_ap_vld,
        Ix_mem_0_16,
        Ix_mem_0_16_ap_vld,
        Ix_mem_0_17,
        Ix_mem_0_17_ap_vld,
        Ix_mem_0_18,
        Ix_mem_0_18_ap_vld,
        Ix_mem_0_19,
        Ix_mem_0_19_ap_vld,
        Ix_mem_0_20,
        Ix_mem_0_20_ap_vld,
        Ix_mem_0_21,
        Ix_mem_0_21_ap_vld,
        Ix_mem_0_22,
        Ix_mem_0_22_ap_vld,
        Ix_mem_0_23,
        Ix_mem_0_23_ap_vld,
        Ix_mem_0_24,
        Ix_mem_0_24_ap_vld,
        Ix_mem_0_25,
        Ix_mem_0_25_ap_vld,
        Ix_mem_0_26,
        Ix_mem_0_26_ap_vld,
        Ix_mem_0_27,
        Ix_mem_0_27_ap_vld,
        Ix_mem_0_28,
        Ix_mem_0_28_ap_vld,
        Ix_mem_0_29,
        Ix_mem_0_29_ap_vld,
        Ix_mem_0_30,
        Ix_mem_0_30_ap_vld,
        Ix_mem_0_31,
        Ix_mem_0_31_ap_vld,
        Ix_mem_1_0_i,
        Ix_mem_1_0_o,
        Ix_mem_1_0_o_ap_vld,
        Ix_mem_1_1_i,
        Ix_mem_1_1_o,
        Ix_mem_1_1_o_ap_vld,
        Ix_mem_1_2_i,
        Ix_mem_1_2_o,
        Ix_mem_1_2_o_ap_vld,
        Ix_mem_1_3_i,
        Ix_mem_1_3_o,
        Ix_mem_1_3_o_ap_vld,
        Ix_mem_1_4_i,
        Ix_mem_1_4_o,
        Ix_mem_1_4_o_ap_vld,
        Ix_mem_1_5_i,
        Ix_mem_1_5_o,
        Ix_mem_1_5_o_ap_vld,
        Ix_mem_1_6_i,
        Ix_mem_1_6_o,
        Ix_mem_1_6_o_ap_vld,
        Ix_mem_1_7_i,
        Ix_mem_1_7_o,
        Ix_mem_1_7_o_ap_vld,
        Ix_mem_1_8_i,
        Ix_mem_1_8_o,
        Ix_mem_1_8_o_ap_vld,
        Ix_mem_1_9_i,
        Ix_mem_1_9_o,
        Ix_mem_1_9_o_ap_vld,
        Ix_mem_1_10_i,
        Ix_mem_1_10_o,
        Ix_mem_1_10_o_ap_vld,
        Ix_mem_1_11_i,
        Ix_mem_1_11_o,
        Ix_mem_1_11_o_ap_vld,
        Ix_mem_1_12_i,
        Ix_mem_1_12_o,
        Ix_mem_1_12_o_ap_vld,
        Ix_mem_1_13_i,
        Ix_mem_1_13_o,
        Ix_mem_1_13_o_ap_vld,
        Ix_mem_1_14_i,
        Ix_mem_1_14_o,
        Ix_mem_1_14_o_ap_vld,
        Ix_mem_1_15_i,
        Ix_mem_1_15_o,
        Ix_mem_1_15_o_ap_vld,
        Ix_mem_1_16_i,
        Ix_mem_1_16_o,
        Ix_mem_1_16_o_ap_vld,
        Ix_mem_1_17_i,
        Ix_mem_1_17_o,
        Ix_mem_1_17_o_ap_vld,
        Ix_mem_1_18_i,
        Ix_mem_1_18_o,
        Ix_mem_1_18_o_ap_vld,
        Ix_mem_1_19_i,
        Ix_mem_1_19_o,
        Ix_mem_1_19_o_ap_vld,
        Ix_mem_1_20_i,
        Ix_mem_1_20_o,
        Ix_mem_1_20_o_ap_vld,
        Ix_mem_1_21_i,
        Ix_mem_1_21_o,
        Ix_mem_1_21_o_ap_vld,
        Ix_mem_1_22_i,
        Ix_mem_1_22_o,
        Ix_mem_1_22_o_ap_vld,
        Ix_mem_1_23_i,
        Ix_mem_1_23_o,
        Ix_mem_1_23_o_ap_vld,
        Ix_mem_1_24_i,
        Ix_mem_1_24_o,
        Ix_mem_1_24_o_ap_vld,
        Ix_mem_1_25_i,
        Ix_mem_1_25_o,
        Ix_mem_1_25_o_ap_vld,
        Ix_mem_1_26_i,
        Ix_mem_1_26_o,
        Ix_mem_1_26_o_ap_vld,
        Ix_mem_1_27_i,
        Ix_mem_1_27_o,
        Ix_mem_1_27_o_ap_vld,
        Ix_mem_1_28_i,
        Ix_mem_1_28_o,
        Ix_mem_1_28_o_ap_vld,
        Ix_mem_1_29_i,
        Ix_mem_1_29_o,
        Ix_mem_1_29_o_ap_vld,
        Ix_mem_1_30_i,
        Ix_mem_1_30_o,
        Ix_mem_1_30_o_ap_vld,
        Ix_mem_1_31_i,
        Ix_mem_1_31_o,
        Ix_mem_1_31_o_ap_vld,
        Iy_mem_0_0,
        Iy_mem_0_0_ap_vld,
        Iy_mem_0_1,
        Iy_mem_0_1_ap_vld,
        Iy_mem_0_2,
        Iy_mem_0_2_ap_vld,
        Iy_mem_0_3,
        Iy_mem_0_3_ap_vld,
        Iy_mem_0_4,
        Iy_mem_0_4_ap_vld,
        Iy_mem_0_5,
        Iy_mem_0_5_ap_vld,
        Iy_mem_0_6,
        Iy_mem_0_6_ap_vld,
        Iy_mem_0_7,
        Iy_mem_0_7_ap_vld,
        Iy_mem_0_8,
        Iy_mem_0_8_ap_vld,
        Iy_mem_0_9,
        Iy_mem_0_9_ap_vld,
        Iy_mem_0_10,
        Iy_mem_0_10_ap_vld,
        Iy_mem_0_11,
        Iy_mem_0_11_ap_vld,
        Iy_mem_0_12,
        Iy_mem_0_12_ap_vld,
        Iy_mem_0_13,
        Iy_mem_0_13_ap_vld,
        Iy_mem_0_14,
        Iy_mem_0_14_ap_vld,
        Iy_mem_0_15,
        Iy_mem_0_15_ap_vld,
        Iy_mem_0_16,
        Iy_mem_0_16_ap_vld,
        Iy_mem_0_17,
        Iy_mem_0_17_ap_vld,
        Iy_mem_0_18,
        Iy_mem_0_18_ap_vld,
        Iy_mem_0_19,
        Iy_mem_0_19_ap_vld,
        Iy_mem_0_20,
        Iy_mem_0_20_ap_vld,
        Iy_mem_0_21,
        Iy_mem_0_21_ap_vld,
        Iy_mem_0_22,
        Iy_mem_0_22_ap_vld,
        Iy_mem_0_23,
        Iy_mem_0_23_ap_vld,
        Iy_mem_0_24,
        Iy_mem_0_24_ap_vld,
        Iy_mem_0_25,
        Iy_mem_0_25_ap_vld,
        Iy_mem_0_26,
        Iy_mem_0_26_ap_vld,
        Iy_mem_0_27,
        Iy_mem_0_27_ap_vld,
        Iy_mem_0_28,
        Iy_mem_0_28_ap_vld,
        Iy_mem_0_29,
        Iy_mem_0_29_ap_vld,
        Iy_mem_0_30,
        Iy_mem_0_30_ap_vld,
        Iy_mem_0_31,
        Iy_mem_0_31_ap_vld,
        Iy_mem_1_0_i,
        Iy_mem_1_0_o,
        Iy_mem_1_0_o_ap_vld,
        Iy_mem_1_1_i,
        Iy_mem_1_1_o,
        Iy_mem_1_1_o_ap_vld,
        Iy_mem_1_2_i,
        Iy_mem_1_2_o,
        Iy_mem_1_2_o_ap_vld,
        Iy_mem_1_3_i,
        Iy_mem_1_3_o,
        Iy_mem_1_3_o_ap_vld,
        Iy_mem_1_4_i,
        Iy_mem_1_4_o,
        Iy_mem_1_4_o_ap_vld,
        Iy_mem_1_5_i,
        Iy_mem_1_5_o,
        Iy_mem_1_5_o_ap_vld,
        Iy_mem_1_6_i,
        Iy_mem_1_6_o,
        Iy_mem_1_6_o_ap_vld,
        Iy_mem_1_7_i,
        Iy_mem_1_7_o,
        Iy_mem_1_7_o_ap_vld,
        Iy_mem_1_8_i,
        Iy_mem_1_8_o,
        Iy_mem_1_8_o_ap_vld,
        Iy_mem_1_9_i,
        Iy_mem_1_9_o,
        Iy_mem_1_9_o_ap_vld,
        Iy_mem_1_10_i,
        Iy_mem_1_10_o,
        Iy_mem_1_10_o_ap_vld,
        Iy_mem_1_11_i,
        Iy_mem_1_11_o,
        Iy_mem_1_11_o_ap_vld,
        Iy_mem_1_12_i,
        Iy_mem_1_12_o,
        Iy_mem_1_12_o_ap_vld,
        Iy_mem_1_13_i,
        Iy_mem_1_13_o,
        Iy_mem_1_13_o_ap_vld,
        Iy_mem_1_14_i,
        Iy_mem_1_14_o,
        Iy_mem_1_14_o_ap_vld,
        Iy_mem_1_15_i,
        Iy_mem_1_15_o,
        Iy_mem_1_15_o_ap_vld,
        Iy_mem_1_16_i,
        Iy_mem_1_16_o,
        Iy_mem_1_16_o_ap_vld,
        Iy_mem_1_17_i,
        Iy_mem_1_17_o,
        Iy_mem_1_17_o_ap_vld,
        Iy_mem_1_18_i,
        Iy_mem_1_18_o,
        Iy_mem_1_18_o_ap_vld,
        Iy_mem_1_19_i,
        Iy_mem_1_19_o,
        Iy_mem_1_19_o_ap_vld,
        Iy_mem_1_20_i,
        Iy_mem_1_20_o,
        Iy_mem_1_20_o_ap_vld,
        Iy_mem_1_21_i,
        Iy_mem_1_21_o,
        Iy_mem_1_21_o_ap_vld,
        Iy_mem_1_22_i,
        Iy_mem_1_22_o,
        Iy_mem_1_22_o_ap_vld,
        Iy_mem_1_23_i,
        Iy_mem_1_23_o,
        Iy_mem_1_23_o_ap_vld,
        Iy_mem_1_24_i,
        Iy_mem_1_24_o,
        Iy_mem_1_24_o_ap_vld,
        Iy_mem_1_25_i,
        Iy_mem_1_25_o,
        Iy_mem_1_25_o_ap_vld,
        Iy_mem_1_26_i,
        Iy_mem_1_26_o,
        Iy_mem_1_26_o_ap_vld,
        Iy_mem_1_27_i,
        Iy_mem_1_27_o,
        Iy_mem_1_27_o_ap_vld,
        Iy_mem_1_28_i,
        Iy_mem_1_28_o,
        Iy_mem_1_28_o_ap_vld,
        Iy_mem_1_29_i,
        Iy_mem_1_29_o,
        Iy_mem_1_29_o_ap_vld,
        Iy_mem_1_30_i,
        Iy_mem_1_30_o,
        Iy_mem_1_30_o_ap_vld,
        Iy_mem_1_31_i,
        Iy_mem_1_31_o,
        Iy_mem_1_31_o_ap_vld,
        last_pe_score_address0,
        last_pe_score_ce0,
        last_pe_score_we0,
        last_pe_score_d0,
        last_pe_score_address1,
        last_pe_score_ce1,
        last_pe_score_q1,
        last_pe_scoreIx_address0,
        last_pe_scoreIx_ce0,
        last_pe_scoreIx_we0,
        last_pe_scoreIx_d0,
        last_pe_scoreIx_q0,
        dp_matrix1_0_address0,
        dp_matrix1_0_ce0,
        dp_matrix1_0_we0,
        dp_matrix1_0_d0,
        dp_matrix1_0_address1,
        dp_matrix1_0_ce1,
        dp_matrix1_0_we1,
        dp_matrix1_0_d1,
        dp_matrix1_1_address0,
        dp_matrix1_1_ce0,
        dp_matrix1_1_we0,
        dp_matrix1_1_d0,
        dp_matrix1_1_address1,
        dp_matrix1_1_ce1,
        dp_matrix1_1_we1,
        dp_matrix1_1_d1,
        dp_matrix1_2_address0,
        dp_matrix1_2_ce0,
        dp_matrix1_2_we0,
        dp_matrix1_2_d0,
        dp_matrix1_2_address1,
        dp_matrix1_2_ce1,
        dp_matrix1_2_we1,
        dp_matrix1_2_d1,
        dp_matrix1_3_address0,
        dp_matrix1_3_ce0,
        dp_matrix1_3_we0,
        dp_matrix1_3_d0,
        dp_matrix1_3_address1,
        dp_matrix1_3_ce1,
        dp_matrix1_3_we1,
        dp_matrix1_3_d1,
        dp_matrix1_4_address0,
        dp_matrix1_4_ce0,
        dp_matrix1_4_we0,
        dp_matrix1_4_d0,
        dp_matrix1_4_address1,
        dp_matrix1_4_ce1,
        dp_matrix1_4_we1,
        dp_matrix1_4_d1,
        dp_matrix1_5_address0,
        dp_matrix1_5_ce0,
        dp_matrix1_5_we0,
        dp_matrix1_5_d0,
        dp_matrix1_5_address1,
        dp_matrix1_5_ce1,
        dp_matrix1_5_we1,
        dp_matrix1_5_d1,
        dp_matrix1_6_address0,
        dp_matrix1_6_ce0,
        dp_matrix1_6_we0,
        dp_matrix1_6_d0,
        dp_matrix1_6_address1,
        dp_matrix1_6_ce1,
        dp_matrix1_6_we1,
        dp_matrix1_6_d1,
        dp_matrix1_7_address0,
        dp_matrix1_7_ce0,
        dp_matrix1_7_we0,
        dp_matrix1_7_d0,
        dp_matrix1_7_address1,
        dp_matrix1_7_ce1,
        dp_matrix1_7_we1,
        dp_matrix1_7_d1,
        dp_matrix1_8_address0,
        dp_matrix1_8_ce0,
        dp_matrix1_8_we0,
        dp_matrix1_8_d0,
        dp_matrix1_8_address1,
        dp_matrix1_8_ce1,
        dp_matrix1_8_we1,
        dp_matrix1_8_d1,
        dp_matrix1_9_address0,
        dp_matrix1_9_ce0,
        dp_matrix1_9_we0,
        dp_matrix1_9_d0,
        dp_matrix1_9_address1,
        dp_matrix1_9_ce1,
        dp_matrix1_9_we1,
        dp_matrix1_9_d1,
        dp_matrix1_10_address0,
        dp_matrix1_10_ce0,
        dp_matrix1_10_we0,
        dp_matrix1_10_d0,
        dp_matrix1_10_address1,
        dp_matrix1_10_ce1,
        dp_matrix1_10_we1,
        dp_matrix1_10_d1,
        dp_matrix1_11_address0,
        dp_matrix1_11_ce0,
        dp_matrix1_11_we0,
        dp_matrix1_11_d0,
        dp_matrix1_11_address1,
        dp_matrix1_11_ce1,
        dp_matrix1_11_we1,
        dp_matrix1_11_d1,
        dp_matrix1_12_address0,
        dp_matrix1_12_ce0,
        dp_matrix1_12_we0,
        dp_matrix1_12_d0,
        dp_matrix1_12_address1,
        dp_matrix1_12_ce1,
        dp_matrix1_12_we1,
        dp_matrix1_12_d1,
        dp_matrix1_13_address0,
        dp_matrix1_13_ce0,
        dp_matrix1_13_we0,
        dp_matrix1_13_d0,
        dp_matrix1_13_address1,
        dp_matrix1_13_ce1,
        dp_matrix1_13_we1,
        dp_matrix1_13_d1,
        dp_matrix1_14_address0,
        dp_matrix1_14_ce0,
        dp_matrix1_14_we0,
        dp_matrix1_14_d0,
        dp_matrix1_14_address1,
        dp_matrix1_14_ce1,
        dp_matrix1_14_we1,
        dp_matrix1_14_d1,
        dp_matrix1_15_address0,
        dp_matrix1_15_ce0,
        dp_matrix1_15_we0,
        dp_matrix1_15_d0,
        dp_matrix1_15_address1,
        dp_matrix1_15_ce1,
        dp_matrix1_15_we1,
        dp_matrix1_15_d1,
        dp_matrix2_address0,
        dp_matrix2_ce0,
        dp_matrix2_we0,
        dp_matrix2_d0,
        dp_matrix2_q0,
        dp_matrix2_address1,
        dp_matrix2_ce1,
        dp_matrix2_we1,
        dp_matrix2_d1,
        dp_matrix2_q1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] query_string_comp_address0;
output   query_string_comp_ce0;
input  [1:0] query_string_comp_q0;
output  [9:0] reference_string_comp_address0;
output   reference_string_comp_ce0;
input  [1:0] reference_string_comp_q0;
output  [9:0] dp_mem_0_0;
output   dp_mem_0_0_ap_vld;
output  [9:0] dp_mem_0_1;
output   dp_mem_0_1_ap_vld;
output  [9:0] dp_mem_0_2;
output   dp_mem_0_2_ap_vld;
output  [9:0] dp_mem_0_3;
output   dp_mem_0_3_ap_vld;
output  [9:0] dp_mem_0_4;
output   dp_mem_0_4_ap_vld;
output  [9:0] dp_mem_0_5;
output   dp_mem_0_5_ap_vld;
output  [9:0] dp_mem_0_6;
output   dp_mem_0_6_ap_vld;
output  [9:0] dp_mem_0_7;
output   dp_mem_0_7_ap_vld;
output  [9:0] dp_mem_0_8;
output   dp_mem_0_8_ap_vld;
output  [9:0] dp_mem_0_9;
output   dp_mem_0_9_ap_vld;
output  [9:0] dp_mem_0_10;
output   dp_mem_0_10_ap_vld;
output  [9:0] dp_mem_0_11;
output   dp_mem_0_11_ap_vld;
output  [9:0] dp_mem_0_12;
output   dp_mem_0_12_ap_vld;
output  [9:0] dp_mem_0_13;
output   dp_mem_0_13_ap_vld;
output  [9:0] dp_mem_0_14;
output   dp_mem_0_14_ap_vld;
output  [9:0] dp_mem_0_15;
output   dp_mem_0_15_ap_vld;
output  [9:0] dp_mem_0_16;
output   dp_mem_0_16_ap_vld;
output  [9:0] dp_mem_0_17;
output   dp_mem_0_17_ap_vld;
output  [9:0] dp_mem_0_18;
output   dp_mem_0_18_ap_vld;
output  [9:0] dp_mem_0_19;
output   dp_mem_0_19_ap_vld;
output  [9:0] dp_mem_0_20;
output   dp_mem_0_20_ap_vld;
output  [9:0] dp_mem_0_21;
output   dp_mem_0_21_ap_vld;
output  [9:0] dp_mem_0_22;
output   dp_mem_0_22_ap_vld;
output  [9:0] dp_mem_0_23;
output   dp_mem_0_23_ap_vld;
output  [9:0] dp_mem_0_24;
output   dp_mem_0_24_ap_vld;
output  [9:0] dp_mem_0_25;
output   dp_mem_0_25_ap_vld;
output  [9:0] dp_mem_0_26;
output   dp_mem_0_26_ap_vld;
output  [9:0] dp_mem_0_27;
output   dp_mem_0_27_ap_vld;
output  [9:0] dp_mem_0_28;
output   dp_mem_0_28_ap_vld;
output  [9:0] dp_mem_0_29;
output   dp_mem_0_29_ap_vld;
output  [9:0] dp_mem_0_30;
output   dp_mem_0_30_ap_vld;
output  [9:0] dp_mem_0_31;
output   dp_mem_0_31_ap_vld;
input  [9:0] dp_mem_1_0_i;
output  [9:0] dp_mem_1_0_o;
output   dp_mem_1_0_o_ap_vld;
input  [9:0] dp_mem_1_1_i;
output  [9:0] dp_mem_1_1_o;
output   dp_mem_1_1_o_ap_vld;
input  [9:0] dp_mem_1_2_i;
output  [9:0] dp_mem_1_2_o;
output   dp_mem_1_2_o_ap_vld;
input  [9:0] dp_mem_1_3_i;
output  [9:0] dp_mem_1_3_o;
output   dp_mem_1_3_o_ap_vld;
input  [9:0] dp_mem_1_4_i;
output  [9:0] dp_mem_1_4_o;
output   dp_mem_1_4_o_ap_vld;
input  [9:0] dp_mem_1_5_i;
output  [9:0] dp_mem_1_5_o;
output   dp_mem_1_5_o_ap_vld;
input  [9:0] dp_mem_1_6_i;
output  [9:0] dp_mem_1_6_o;
output   dp_mem_1_6_o_ap_vld;
input  [9:0] dp_mem_1_7_i;
output  [9:0] dp_mem_1_7_o;
output   dp_mem_1_7_o_ap_vld;
input  [9:0] dp_mem_1_8_i;
output  [9:0] dp_mem_1_8_o;
output   dp_mem_1_8_o_ap_vld;
input  [9:0] dp_mem_1_9_i;
output  [9:0] dp_mem_1_9_o;
output   dp_mem_1_9_o_ap_vld;
input  [9:0] dp_mem_1_10_i;
output  [9:0] dp_mem_1_10_o;
output   dp_mem_1_10_o_ap_vld;
input  [9:0] dp_mem_1_11_i;
output  [9:0] dp_mem_1_11_o;
output   dp_mem_1_11_o_ap_vld;
input  [9:0] dp_mem_1_12_i;
output  [9:0] dp_mem_1_12_o;
output   dp_mem_1_12_o_ap_vld;
input  [9:0] dp_mem_1_13_i;
output  [9:0] dp_mem_1_13_o;
output   dp_mem_1_13_o_ap_vld;
input  [9:0] dp_mem_1_14_i;
output  [9:0] dp_mem_1_14_o;
output   dp_mem_1_14_o_ap_vld;
input  [9:0] dp_mem_1_15_i;
output  [9:0] dp_mem_1_15_o;
output   dp_mem_1_15_o_ap_vld;
input  [9:0] dp_mem_1_16_i;
output  [9:0] dp_mem_1_16_o;
output   dp_mem_1_16_o_ap_vld;
input  [9:0] dp_mem_1_17_i;
output  [9:0] dp_mem_1_17_o;
output   dp_mem_1_17_o_ap_vld;
input  [9:0] dp_mem_1_18_i;
output  [9:0] dp_mem_1_18_o;
output   dp_mem_1_18_o_ap_vld;
input  [9:0] dp_mem_1_19_i;
output  [9:0] dp_mem_1_19_o;
output   dp_mem_1_19_o_ap_vld;
input  [9:0] dp_mem_1_20_i;
output  [9:0] dp_mem_1_20_o;
output   dp_mem_1_20_o_ap_vld;
input  [9:0] dp_mem_1_21_i;
output  [9:0] dp_mem_1_21_o;
output   dp_mem_1_21_o_ap_vld;
input  [9:0] dp_mem_1_22_i;
output  [9:0] dp_mem_1_22_o;
output   dp_mem_1_22_o_ap_vld;
input  [9:0] dp_mem_1_23_i;
output  [9:0] dp_mem_1_23_o;
output   dp_mem_1_23_o_ap_vld;
input  [9:0] dp_mem_1_24_i;
output  [9:0] dp_mem_1_24_o;
output   dp_mem_1_24_o_ap_vld;
input  [9:0] dp_mem_1_25_i;
output  [9:0] dp_mem_1_25_o;
output   dp_mem_1_25_o_ap_vld;
input  [9:0] dp_mem_1_26_i;
output  [9:0] dp_mem_1_26_o;
output   dp_mem_1_26_o_ap_vld;
input  [9:0] dp_mem_1_27_i;
output  [9:0] dp_mem_1_27_o;
output   dp_mem_1_27_o_ap_vld;
input  [9:0] dp_mem_1_28_i;
output  [9:0] dp_mem_1_28_o;
output   dp_mem_1_28_o_ap_vld;
input  [9:0] dp_mem_1_29_i;
output  [9:0] dp_mem_1_29_o;
output   dp_mem_1_29_o_ap_vld;
input  [9:0] dp_mem_1_30_i;
output  [9:0] dp_mem_1_30_o;
output   dp_mem_1_30_o_ap_vld;
input  [9:0] dp_mem_1_31_i;
output  [9:0] dp_mem_1_31_o;
output   dp_mem_1_31_o_ap_vld;
input  [9:0] dp_mem_2_0_i;
output  [9:0] dp_mem_2_0_o;
output   dp_mem_2_0_o_ap_vld;
input  [9:0] dp_mem_2_1_i;
output  [9:0] dp_mem_2_1_o;
output   dp_mem_2_1_o_ap_vld;
input  [9:0] dp_mem_2_2_i;
output  [9:0] dp_mem_2_2_o;
output   dp_mem_2_2_o_ap_vld;
input  [9:0] dp_mem_2_3_i;
output  [9:0] dp_mem_2_3_o;
output   dp_mem_2_3_o_ap_vld;
input  [9:0] dp_mem_2_4_i;
output  [9:0] dp_mem_2_4_o;
output   dp_mem_2_4_o_ap_vld;
input  [9:0] dp_mem_2_5_i;
output  [9:0] dp_mem_2_5_o;
output   dp_mem_2_5_o_ap_vld;
input  [9:0] dp_mem_2_6_i;
output  [9:0] dp_mem_2_6_o;
output   dp_mem_2_6_o_ap_vld;
input  [9:0] dp_mem_2_7_i;
output  [9:0] dp_mem_2_7_o;
output   dp_mem_2_7_o_ap_vld;
input  [9:0] dp_mem_2_8_i;
output  [9:0] dp_mem_2_8_o;
output   dp_mem_2_8_o_ap_vld;
input  [9:0] dp_mem_2_9_i;
output  [9:0] dp_mem_2_9_o;
output   dp_mem_2_9_o_ap_vld;
input  [9:0] dp_mem_2_10_i;
output  [9:0] dp_mem_2_10_o;
output   dp_mem_2_10_o_ap_vld;
input  [9:0] dp_mem_2_11_i;
output  [9:0] dp_mem_2_11_o;
output   dp_mem_2_11_o_ap_vld;
input  [9:0] dp_mem_2_12_i;
output  [9:0] dp_mem_2_12_o;
output   dp_mem_2_12_o_ap_vld;
input  [9:0] dp_mem_2_13_i;
output  [9:0] dp_mem_2_13_o;
output   dp_mem_2_13_o_ap_vld;
input  [9:0] dp_mem_2_14_i;
output  [9:0] dp_mem_2_14_o;
output   dp_mem_2_14_o_ap_vld;
input  [9:0] dp_mem_2_15_i;
output  [9:0] dp_mem_2_15_o;
output   dp_mem_2_15_o_ap_vld;
input  [9:0] dp_mem_2_16_i;
output  [9:0] dp_mem_2_16_o;
output   dp_mem_2_16_o_ap_vld;
input  [9:0] dp_mem_2_17_i;
output  [9:0] dp_mem_2_17_o;
output   dp_mem_2_17_o_ap_vld;
input  [9:0] dp_mem_2_18_i;
output  [9:0] dp_mem_2_18_o;
output   dp_mem_2_18_o_ap_vld;
input  [9:0] dp_mem_2_19_i;
output  [9:0] dp_mem_2_19_o;
output   dp_mem_2_19_o_ap_vld;
input  [9:0] dp_mem_2_20_i;
output  [9:0] dp_mem_2_20_o;
output   dp_mem_2_20_o_ap_vld;
input  [9:0] dp_mem_2_21_i;
output  [9:0] dp_mem_2_21_o;
output   dp_mem_2_21_o_ap_vld;
input  [9:0] dp_mem_2_22_i;
output  [9:0] dp_mem_2_22_o;
output   dp_mem_2_22_o_ap_vld;
input  [9:0] dp_mem_2_23_i;
output  [9:0] dp_mem_2_23_o;
output   dp_mem_2_23_o_ap_vld;
input  [9:0] dp_mem_2_24_i;
output  [9:0] dp_mem_2_24_o;
output   dp_mem_2_24_o_ap_vld;
input  [9:0] dp_mem_2_25_i;
output  [9:0] dp_mem_2_25_o;
output   dp_mem_2_25_o_ap_vld;
input  [9:0] dp_mem_2_26_i;
output  [9:0] dp_mem_2_26_o;
output   dp_mem_2_26_o_ap_vld;
input  [9:0] dp_mem_2_27_i;
output  [9:0] dp_mem_2_27_o;
output   dp_mem_2_27_o_ap_vld;
input  [9:0] dp_mem_2_28_i;
output  [9:0] dp_mem_2_28_o;
output   dp_mem_2_28_o_ap_vld;
input  [9:0] dp_mem_2_29_i;
output  [9:0] dp_mem_2_29_o;
output   dp_mem_2_29_o_ap_vld;
input  [9:0] dp_mem_2_30_i;
output  [9:0] dp_mem_2_30_o;
output   dp_mem_2_30_o_ap_vld;
input  [9:0] dp_mem_2_31_i;
output  [9:0] dp_mem_2_31_o;
output   dp_mem_2_31_o_ap_vld;
output  [9:0] Ix_mem_0_0;
output   Ix_mem_0_0_ap_vld;
output  [9:0] Ix_mem_0_1;
output   Ix_mem_0_1_ap_vld;
output  [9:0] Ix_mem_0_2;
output   Ix_mem_0_2_ap_vld;
output  [9:0] Ix_mem_0_3;
output   Ix_mem_0_3_ap_vld;
output  [9:0] Ix_mem_0_4;
output   Ix_mem_0_4_ap_vld;
output  [9:0] Ix_mem_0_5;
output   Ix_mem_0_5_ap_vld;
output  [9:0] Ix_mem_0_6;
output   Ix_mem_0_6_ap_vld;
output  [9:0] Ix_mem_0_7;
output   Ix_mem_0_7_ap_vld;
output  [9:0] Ix_mem_0_8;
output   Ix_mem_0_8_ap_vld;
output  [9:0] Ix_mem_0_9;
output   Ix_mem_0_9_ap_vld;
output  [9:0] Ix_mem_0_10;
output   Ix_mem_0_10_ap_vld;
output  [9:0] Ix_mem_0_11;
output   Ix_mem_0_11_ap_vld;
output  [9:0] Ix_mem_0_12;
output   Ix_mem_0_12_ap_vld;
output  [9:0] Ix_mem_0_13;
output   Ix_mem_0_13_ap_vld;
output  [9:0] Ix_mem_0_14;
output   Ix_mem_0_14_ap_vld;
output  [9:0] Ix_mem_0_15;
output   Ix_mem_0_15_ap_vld;
output  [9:0] Ix_mem_0_16;
output   Ix_mem_0_16_ap_vld;
output  [9:0] Ix_mem_0_17;
output   Ix_mem_0_17_ap_vld;
output  [9:0] Ix_mem_0_18;
output   Ix_mem_0_18_ap_vld;
output  [9:0] Ix_mem_0_19;
output   Ix_mem_0_19_ap_vld;
output  [9:0] Ix_mem_0_20;
output   Ix_mem_0_20_ap_vld;
output  [9:0] Ix_mem_0_21;
output   Ix_mem_0_21_ap_vld;
output  [9:0] Ix_mem_0_22;
output   Ix_mem_0_22_ap_vld;
output  [9:0] Ix_mem_0_23;
output   Ix_mem_0_23_ap_vld;
output  [9:0] Ix_mem_0_24;
output   Ix_mem_0_24_ap_vld;
output  [9:0] Ix_mem_0_25;
output   Ix_mem_0_25_ap_vld;
output  [9:0] Ix_mem_0_26;
output   Ix_mem_0_26_ap_vld;
output  [9:0] Ix_mem_0_27;
output   Ix_mem_0_27_ap_vld;
output  [9:0] Ix_mem_0_28;
output   Ix_mem_0_28_ap_vld;
output  [9:0] Ix_mem_0_29;
output   Ix_mem_0_29_ap_vld;
output  [9:0] Ix_mem_0_30;
output   Ix_mem_0_30_ap_vld;
output  [9:0] Ix_mem_0_31;
output   Ix_mem_0_31_ap_vld;
input  [9:0] Ix_mem_1_0_i;
output  [9:0] Ix_mem_1_0_o;
output   Ix_mem_1_0_o_ap_vld;
input  [9:0] Ix_mem_1_1_i;
output  [9:0] Ix_mem_1_1_o;
output   Ix_mem_1_1_o_ap_vld;
input  [9:0] Ix_mem_1_2_i;
output  [9:0] Ix_mem_1_2_o;
output   Ix_mem_1_2_o_ap_vld;
input  [9:0] Ix_mem_1_3_i;
output  [9:0] Ix_mem_1_3_o;
output   Ix_mem_1_3_o_ap_vld;
input  [9:0] Ix_mem_1_4_i;
output  [9:0] Ix_mem_1_4_o;
output   Ix_mem_1_4_o_ap_vld;
input  [9:0] Ix_mem_1_5_i;
output  [9:0] Ix_mem_1_5_o;
output   Ix_mem_1_5_o_ap_vld;
input  [9:0] Ix_mem_1_6_i;
output  [9:0] Ix_mem_1_6_o;
output   Ix_mem_1_6_o_ap_vld;
input  [9:0] Ix_mem_1_7_i;
output  [9:0] Ix_mem_1_7_o;
output   Ix_mem_1_7_o_ap_vld;
input  [9:0] Ix_mem_1_8_i;
output  [9:0] Ix_mem_1_8_o;
output   Ix_mem_1_8_o_ap_vld;
input  [9:0] Ix_mem_1_9_i;
output  [9:0] Ix_mem_1_9_o;
output   Ix_mem_1_9_o_ap_vld;
input  [9:0] Ix_mem_1_10_i;
output  [9:0] Ix_mem_1_10_o;
output   Ix_mem_1_10_o_ap_vld;
input  [9:0] Ix_mem_1_11_i;
output  [9:0] Ix_mem_1_11_o;
output   Ix_mem_1_11_o_ap_vld;
input  [9:0] Ix_mem_1_12_i;
output  [9:0] Ix_mem_1_12_o;
output   Ix_mem_1_12_o_ap_vld;
input  [9:0] Ix_mem_1_13_i;
output  [9:0] Ix_mem_1_13_o;
output   Ix_mem_1_13_o_ap_vld;
input  [9:0] Ix_mem_1_14_i;
output  [9:0] Ix_mem_1_14_o;
output   Ix_mem_1_14_o_ap_vld;
input  [9:0] Ix_mem_1_15_i;
output  [9:0] Ix_mem_1_15_o;
output   Ix_mem_1_15_o_ap_vld;
input  [9:0] Ix_mem_1_16_i;
output  [9:0] Ix_mem_1_16_o;
output   Ix_mem_1_16_o_ap_vld;
input  [9:0] Ix_mem_1_17_i;
output  [9:0] Ix_mem_1_17_o;
output   Ix_mem_1_17_o_ap_vld;
input  [9:0] Ix_mem_1_18_i;
output  [9:0] Ix_mem_1_18_o;
output   Ix_mem_1_18_o_ap_vld;
input  [9:0] Ix_mem_1_19_i;
output  [9:0] Ix_mem_1_19_o;
output   Ix_mem_1_19_o_ap_vld;
input  [9:0] Ix_mem_1_20_i;
output  [9:0] Ix_mem_1_20_o;
output   Ix_mem_1_20_o_ap_vld;
input  [9:0] Ix_mem_1_21_i;
output  [9:0] Ix_mem_1_21_o;
output   Ix_mem_1_21_o_ap_vld;
input  [9:0] Ix_mem_1_22_i;
output  [9:0] Ix_mem_1_22_o;
output   Ix_mem_1_22_o_ap_vld;
input  [9:0] Ix_mem_1_23_i;
output  [9:0] Ix_mem_1_23_o;
output   Ix_mem_1_23_o_ap_vld;
input  [9:0] Ix_mem_1_24_i;
output  [9:0] Ix_mem_1_24_o;
output   Ix_mem_1_24_o_ap_vld;
input  [9:0] Ix_mem_1_25_i;
output  [9:0] Ix_mem_1_25_o;
output   Ix_mem_1_25_o_ap_vld;
input  [9:0] Ix_mem_1_26_i;
output  [9:0] Ix_mem_1_26_o;
output   Ix_mem_1_26_o_ap_vld;
input  [9:0] Ix_mem_1_27_i;
output  [9:0] Ix_mem_1_27_o;
output   Ix_mem_1_27_o_ap_vld;
input  [9:0] Ix_mem_1_28_i;
output  [9:0] Ix_mem_1_28_o;
output   Ix_mem_1_28_o_ap_vld;
input  [9:0] Ix_mem_1_29_i;
output  [9:0] Ix_mem_1_29_o;
output   Ix_mem_1_29_o_ap_vld;
input  [9:0] Ix_mem_1_30_i;
output  [9:0] Ix_mem_1_30_o;
output   Ix_mem_1_30_o_ap_vld;
input  [9:0] Ix_mem_1_31_i;
output  [9:0] Ix_mem_1_31_o;
output   Ix_mem_1_31_o_ap_vld;
output  [9:0] Iy_mem_0_0;
output   Iy_mem_0_0_ap_vld;
output  [9:0] Iy_mem_0_1;
output   Iy_mem_0_1_ap_vld;
output  [9:0] Iy_mem_0_2;
output   Iy_mem_0_2_ap_vld;
output  [9:0] Iy_mem_0_3;
output   Iy_mem_0_3_ap_vld;
output  [9:0] Iy_mem_0_4;
output   Iy_mem_0_4_ap_vld;
output  [9:0] Iy_mem_0_5;
output   Iy_mem_0_5_ap_vld;
output  [9:0] Iy_mem_0_6;
output   Iy_mem_0_6_ap_vld;
output  [9:0] Iy_mem_0_7;
output   Iy_mem_0_7_ap_vld;
output  [9:0] Iy_mem_0_8;
output   Iy_mem_0_8_ap_vld;
output  [9:0] Iy_mem_0_9;
output   Iy_mem_0_9_ap_vld;
output  [9:0] Iy_mem_0_10;
output   Iy_mem_0_10_ap_vld;
output  [9:0] Iy_mem_0_11;
output   Iy_mem_0_11_ap_vld;
output  [9:0] Iy_mem_0_12;
output   Iy_mem_0_12_ap_vld;
output  [9:0] Iy_mem_0_13;
output   Iy_mem_0_13_ap_vld;
output  [9:0] Iy_mem_0_14;
output   Iy_mem_0_14_ap_vld;
output  [9:0] Iy_mem_0_15;
output   Iy_mem_0_15_ap_vld;
output  [9:0] Iy_mem_0_16;
output   Iy_mem_0_16_ap_vld;
output  [9:0] Iy_mem_0_17;
output   Iy_mem_0_17_ap_vld;
output  [9:0] Iy_mem_0_18;
output   Iy_mem_0_18_ap_vld;
output  [9:0] Iy_mem_0_19;
output   Iy_mem_0_19_ap_vld;
output  [9:0] Iy_mem_0_20;
output   Iy_mem_0_20_ap_vld;
output  [9:0] Iy_mem_0_21;
output   Iy_mem_0_21_ap_vld;
output  [9:0] Iy_mem_0_22;
output   Iy_mem_0_22_ap_vld;
output  [9:0] Iy_mem_0_23;
output   Iy_mem_0_23_ap_vld;
output  [9:0] Iy_mem_0_24;
output   Iy_mem_0_24_ap_vld;
output  [9:0] Iy_mem_0_25;
output   Iy_mem_0_25_ap_vld;
output  [9:0] Iy_mem_0_26;
output   Iy_mem_0_26_ap_vld;
output  [9:0] Iy_mem_0_27;
output   Iy_mem_0_27_ap_vld;
output  [9:0] Iy_mem_0_28;
output   Iy_mem_0_28_ap_vld;
output  [9:0] Iy_mem_0_29;
output   Iy_mem_0_29_ap_vld;
output  [9:0] Iy_mem_0_30;
output   Iy_mem_0_30_ap_vld;
output  [9:0] Iy_mem_0_31;
output   Iy_mem_0_31_ap_vld;
input  [9:0] Iy_mem_1_0_i;
output  [9:0] Iy_mem_1_0_o;
output   Iy_mem_1_0_o_ap_vld;
input  [9:0] Iy_mem_1_1_i;
output  [9:0] Iy_mem_1_1_o;
output   Iy_mem_1_1_o_ap_vld;
input  [9:0] Iy_mem_1_2_i;
output  [9:0] Iy_mem_1_2_o;
output   Iy_mem_1_2_o_ap_vld;
input  [9:0] Iy_mem_1_3_i;
output  [9:0] Iy_mem_1_3_o;
output   Iy_mem_1_3_o_ap_vld;
input  [9:0] Iy_mem_1_4_i;
output  [9:0] Iy_mem_1_4_o;
output   Iy_mem_1_4_o_ap_vld;
input  [9:0] Iy_mem_1_5_i;
output  [9:0] Iy_mem_1_5_o;
output   Iy_mem_1_5_o_ap_vld;
input  [9:0] Iy_mem_1_6_i;
output  [9:0] Iy_mem_1_6_o;
output   Iy_mem_1_6_o_ap_vld;
input  [9:0] Iy_mem_1_7_i;
output  [9:0] Iy_mem_1_7_o;
output   Iy_mem_1_7_o_ap_vld;
input  [9:0] Iy_mem_1_8_i;
output  [9:0] Iy_mem_1_8_o;
output   Iy_mem_1_8_o_ap_vld;
input  [9:0] Iy_mem_1_9_i;
output  [9:0] Iy_mem_1_9_o;
output   Iy_mem_1_9_o_ap_vld;
input  [9:0] Iy_mem_1_10_i;
output  [9:0] Iy_mem_1_10_o;
output   Iy_mem_1_10_o_ap_vld;
input  [9:0] Iy_mem_1_11_i;
output  [9:0] Iy_mem_1_11_o;
output   Iy_mem_1_11_o_ap_vld;
input  [9:0] Iy_mem_1_12_i;
output  [9:0] Iy_mem_1_12_o;
output   Iy_mem_1_12_o_ap_vld;
input  [9:0] Iy_mem_1_13_i;
output  [9:0] Iy_mem_1_13_o;
output   Iy_mem_1_13_o_ap_vld;
input  [9:0] Iy_mem_1_14_i;
output  [9:0] Iy_mem_1_14_o;
output   Iy_mem_1_14_o_ap_vld;
input  [9:0] Iy_mem_1_15_i;
output  [9:0] Iy_mem_1_15_o;
output   Iy_mem_1_15_o_ap_vld;
input  [9:0] Iy_mem_1_16_i;
output  [9:0] Iy_mem_1_16_o;
output   Iy_mem_1_16_o_ap_vld;
input  [9:0] Iy_mem_1_17_i;
output  [9:0] Iy_mem_1_17_o;
output   Iy_mem_1_17_o_ap_vld;
input  [9:0] Iy_mem_1_18_i;
output  [9:0] Iy_mem_1_18_o;
output   Iy_mem_1_18_o_ap_vld;
input  [9:0] Iy_mem_1_19_i;
output  [9:0] Iy_mem_1_19_o;
output   Iy_mem_1_19_o_ap_vld;
input  [9:0] Iy_mem_1_20_i;
output  [9:0] Iy_mem_1_20_o;
output   Iy_mem_1_20_o_ap_vld;
input  [9:0] Iy_mem_1_21_i;
output  [9:0] Iy_mem_1_21_o;
output   Iy_mem_1_21_o_ap_vld;
input  [9:0] Iy_mem_1_22_i;
output  [9:0] Iy_mem_1_22_o;
output   Iy_mem_1_22_o_ap_vld;
input  [9:0] Iy_mem_1_23_i;
output  [9:0] Iy_mem_1_23_o;
output   Iy_mem_1_23_o_ap_vld;
input  [9:0] Iy_mem_1_24_i;
output  [9:0] Iy_mem_1_24_o;
output   Iy_mem_1_24_o_ap_vld;
input  [9:0] Iy_mem_1_25_i;
output  [9:0] Iy_mem_1_25_o;
output   Iy_mem_1_25_o_ap_vld;
input  [9:0] Iy_mem_1_26_i;
output  [9:0] Iy_mem_1_26_o;
output   Iy_mem_1_26_o_ap_vld;
input  [9:0] Iy_mem_1_27_i;
output  [9:0] Iy_mem_1_27_o;
output   Iy_mem_1_27_o_ap_vld;
input  [9:0] Iy_mem_1_28_i;
output  [9:0] Iy_mem_1_28_o;
output   Iy_mem_1_28_o_ap_vld;
input  [9:0] Iy_mem_1_29_i;
output  [9:0] Iy_mem_1_29_o;
output   Iy_mem_1_29_o_ap_vld;
input  [9:0] Iy_mem_1_30_i;
output  [9:0] Iy_mem_1_30_o;
output   Iy_mem_1_30_o_ap_vld;
input  [9:0] Iy_mem_1_31_i;
output  [9:0] Iy_mem_1_31_o;
output   Iy_mem_1_31_o_ap_vld;
output  [9:0] last_pe_score_address0;
output   last_pe_score_ce0;
output   last_pe_score_we0;
output  [9:0] last_pe_score_d0;
output  [9:0] last_pe_score_address1;
output   last_pe_score_ce1;
input  [9:0] last_pe_score_q1;
output  [9:0] last_pe_scoreIx_address0;
output   last_pe_scoreIx_ce0;
output   last_pe_scoreIx_we0;
output  [9:0] last_pe_scoreIx_d0;
input  [9:0] last_pe_scoreIx_q0;
output  [14:0] dp_matrix1_0_address0;
output   dp_matrix1_0_ce0;
output   dp_matrix1_0_we0;
output  [9:0] dp_matrix1_0_d0;
output  [14:0] dp_matrix1_0_address1;
output   dp_matrix1_0_ce1;
output   dp_matrix1_0_we1;
output  [9:0] dp_matrix1_0_d1;
output  [14:0] dp_matrix1_1_address0;
output   dp_matrix1_1_ce0;
output   dp_matrix1_1_we0;
output  [9:0] dp_matrix1_1_d0;
output  [14:0] dp_matrix1_1_address1;
output   dp_matrix1_1_ce1;
output   dp_matrix1_1_we1;
output  [9:0] dp_matrix1_1_d1;
output  [14:0] dp_matrix1_2_address0;
output   dp_matrix1_2_ce0;
output   dp_matrix1_2_we0;
output  [9:0] dp_matrix1_2_d0;
output  [14:0] dp_matrix1_2_address1;
output   dp_matrix1_2_ce1;
output   dp_matrix1_2_we1;
output  [9:0] dp_matrix1_2_d1;
output  [14:0] dp_matrix1_3_address0;
output   dp_matrix1_3_ce0;
output   dp_matrix1_3_we0;
output  [9:0] dp_matrix1_3_d0;
output  [14:0] dp_matrix1_3_address1;
output   dp_matrix1_3_ce1;
output   dp_matrix1_3_we1;
output  [9:0] dp_matrix1_3_d1;
output  [14:0] dp_matrix1_4_address0;
output   dp_matrix1_4_ce0;
output   dp_matrix1_4_we0;
output  [9:0] dp_matrix1_4_d0;
output  [14:0] dp_matrix1_4_address1;
output   dp_matrix1_4_ce1;
output   dp_matrix1_4_we1;
output  [9:0] dp_matrix1_4_d1;
output  [14:0] dp_matrix1_5_address0;
output   dp_matrix1_5_ce0;
output   dp_matrix1_5_we0;
output  [9:0] dp_matrix1_5_d0;
output  [14:0] dp_matrix1_5_address1;
output   dp_matrix1_5_ce1;
output   dp_matrix1_5_we1;
output  [9:0] dp_matrix1_5_d1;
output  [14:0] dp_matrix1_6_address0;
output   dp_matrix1_6_ce0;
output   dp_matrix1_6_we0;
output  [9:0] dp_matrix1_6_d0;
output  [14:0] dp_matrix1_6_address1;
output   dp_matrix1_6_ce1;
output   dp_matrix1_6_we1;
output  [9:0] dp_matrix1_6_d1;
output  [14:0] dp_matrix1_7_address0;
output   dp_matrix1_7_ce0;
output   dp_matrix1_7_we0;
output  [9:0] dp_matrix1_7_d0;
output  [14:0] dp_matrix1_7_address1;
output   dp_matrix1_7_ce1;
output   dp_matrix1_7_we1;
output  [9:0] dp_matrix1_7_d1;
output  [14:0] dp_matrix1_8_address0;
output   dp_matrix1_8_ce0;
output   dp_matrix1_8_we0;
output  [9:0] dp_matrix1_8_d0;
output  [14:0] dp_matrix1_8_address1;
output   dp_matrix1_8_ce1;
output   dp_matrix1_8_we1;
output  [9:0] dp_matrix1_8_d1;
output  [14:0] dp_matrix1_9_address0;
output   dp_matrix1_9_ce0;
output   dp_matrix1_9_we0;
output  [9:0] dp_matrix1_9_d0;
output  [14:0] dp_matrix1_9_address1;
output   dp_matrix1_9_ce1;
output   dp_matrix1_9_we1;
output  [9:0] dp_matrix1_9_d1;
output  [14:0] dp_matrix1_10_address0;
output   dp_matrix1_10_ce0;
output   dp_matrix1_10_we0;
output  [9:0] dp_matrix1_10_d0;
output  [14:0] dp_matrix1_10_address1;
output   dp_matrix1_10_ce1;
output   dp_matrix1_10_we1;
output  [9:0] dp_matrix1_10_d1;
output  [14:0] dp_matrix1_11_address0;
output   dp_matrix1_11_ce0;
output   dp_matrix1_11_we0;
output  [9:0] dp_matrix1_11_d0;
output  [14:0] dp_matrix1_11_address1;
output   dp_matrix1_11_ce1;
output   dp_matrix1_11_we1;
output  [9:0] dp_matrix1_11_d1;
output  [14:0] dp_matrix1_12_address0;
output   dp_matrix1_12_ce0;
output   dp_matrix1_12_we0;
output  [9:0] dp_matrix1_12_d0;
output  [14:0] dp_matrix1_12_address1;
output   dp_matrix1_12_ce1;
output   dp_matrix1_12_we1;
output  [9:0] dp_matrix1_12_d1;
output  [14:0] dp_matrix1_13_address0;
output   dp_matrix1_13_ce0;
output   dp_matrix1_13_we0;
output  [9:0] dp_matrix1_13_d0;
output  [14:0] dp_matrix1_13_address1;
output   dp_matrix1_13_ce1;
output   dp_matrix1_13_we1;
output  [9:0] dp_matrix1_13_d1;
output  [14:0] dp_matrix1_14_address0;
output   dp_matrix1_14_ce0;
output   dp_matrix1_14_we0;
output  [9:0] dp_matrix1_14_d0;
output  [14:0] dp_matrix1_14_address1;
output   dp_matrix1_14_ce1;
output   dp_matrix1_14_we1;
output  [9:0] dp_matrix1_14_d1;
output  [14:0] dp_matrix1_15_address0;
output   dp_matrix1_15_ce0;
output   dp_matrix1_15_we0;
output  [9:0] dp_matrix1_15_d0;
output  [14:0] dp_matrix1_15_address1;
output   dp_matrix1_15_ce1;
output   dp_matrix1_15_we1;
output  [9:0] dp_matrix1_15_d1;
output  [18:0] dp_matrix2_address0;
output   dp_matrix2_ce0;
output   dp_matrix2_we0;
output  [9:0] dp_matrix2_d0;
input  [9:0] dp_matrix2_q0;
output  [18:0] dp_matrix2_address1;
output   dp_matrix2_ce1;
output   dp_matrix2_we1;
output  [9:0] dp_matrix2_d1;
input  [9:0] dp_matrix2_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg query_string_comp_ce0;
reg reference_string_comp_ce0;
reg dp_mem_0_0_ap_vld;
reg dp_mem_0_1_ap_vld;
reg dp_mem_0_2_ap_vld;
reg dp_mem_0_3_ap_vld;
reg dp_mem_0_4_ap_vld;
reg dp_mem_0_5_ap_vld;
reg dp_mem_0_6_ap_vld;
reg dp_mem_0_7_ap_vld;
reg dp_mem_0_8_ap_vld;
reg dp_mem_0_9_ap_vld;
reg dp_mem_0_10_ap_vld;
reg dp_mem_0_11_ap_vld;
reg dp_mem_0_12_ap_vld;
reg dp_mem_0_13_ap_vld;
reg dp_mem_0_14_ap_vld;
reg dp_mem_0_15_ap_vld;
reg dp_mem_0_16_ap_vld;
reg dp_mem_0_17_ap_vld;
reg dp_mem_0_18_ap_vld;
reg dp_mem_0_19_ap_vld;
reg dp_mem_0_20_ap_vld;
reg dp_mem_0_21_ap_vld;
reg dp_mem_0_22_ap_vld;
reg dp_mem_0_23_ap_vld;
reg dp_mem_0_24_ap_vld;
reg dp_mem_0_25_ap_vld;
reg dp_mem_0_26_ap_vld;
reg dp_mem_0_27_ap_vld;
reg dp_mem_0_28_ap_vld;
reg dp_mem_0_29_ap_vld;
reg dp_mem_0_30_ap_vld;
reg dp_mem_0_31_ap_vld;
reg dp_mem_1_0_o_ap_vld;
reg dp_mem_1_1_o_ap_vld;
reg dp_mem_1_2_o_ap_vld;
reg dp_mem_1_3_o_ap_vld;
reg dp_mem_1_4_o_ap_vld;
reg dp_mem_1_5_o_ap_vld;
reg dp_mem_1_6_o_ap_vld;
reg dp_mem_1_7_o_ap_vld;
reg dp_mem_1_8_o_ap_vld;
reg dp_mem_1_9_o_ap_vld;
reg dp_mem_1_10_o_ap_vld;
reg dp_mem_1_11_o_ap_vld;
reg dp_mem_1_12_o_ap_vld;
reg dp_mem_1_13_o_ap_vld;
reg dp_mem_1_14_o_ap_vld;
reg dp_mem_1_15_o_ap_vld;
reg dp_mem_1_16_o_ap_vld;
reg dp_mem_1_17_o_ap_vld;
reg dp_mem_1_18_o_ap_vld;
reg dp_mem_1_19_o_ap_vld;
reg dp_mem_1_20_o_ap_vld;
reg dp_mem_1_21_o_ap_vld;
reg dp_mem_1_22_o_ap_vld;
reg dp_mem_1_23_o_ap_vld;
reg dp_mem_1_24_o_ap_vld;
reg dp_mem_1_25_o_ap_vld;
reg dp_mem_1_26_o_ap_vld;
reg dp_mem_1_27_o_ap_vld;
reg dp_mem_1_28_o_ap_vld;
reg dp_mem_1_29_o_ap_vld;
reg dp_mem_1_30_o_ap_vld;
reg dp_mem_1_31_o_ap_vld;
reg dp_mem_2_0_o_ap_vld;
reg dp_mem_2_1_o_ap_vld;
reg dp_mem_2_2_o_ap_vld;
reg dp_mem_2_3_o_ap_vld;
reg dp_mem_2_4_o_ap_vld;
reg dp_mem_2_5_o_ap_vld;
reg dp_mem_2_6_o_ap_vld;
reg dp_mem_2_7_o_ap_vld;
reg dp_mem_2_8_o_ap_vld;
reg dp_mem_2_9_o_ap_vld;
reg dp_mem_2_10_o_ap_vld;
reg dp_mem_2_11_o_ap_vld;
reg dp_mem_2_12_o_ap_vld;
reg dp_mem_2_13_o_ap_vld;
reg dp_mem_2_14_o_ap_vld;
reg dp_mem_2_15_o_ap_vld;
reg dp_mem_2_16_o_ap_vld;
reg dp_mem_2_17_o_ap_vld;
reg dp_mem_2_18_o_ap_vld;
reg dp_mem_2_19_o_ap_vld;
reg dp_mem_2_20_o_ap_vld;
reg dp_mem_2_21_o_ap_vld;
reg dp_mem_2_22_o_ap_vld;
reg dp_mem_2_23_o_ap_vld;
reg dp_mem_2_24_o_ap_vld;
reg dp_mem_2_25_o_ap_vld;
reg dp_mem_2_26_o_ap_vld;
reg dp_mem_2_27_o_ap_vld;
reg dp_mem_2_28_o_ap_vld;
reg dp_mem_2_29_o_ap_vld;
reg dp_mem_2_30_o_ap_vld;
reg dp_mem_2_31_o_ap_vld;
reg Ix_mem_0_0_ap_vld;
reg Ix_mem_0_1_ap_vld;
reg Ix_mem_0_2_ap_vld;
reg Ix_mem_0_3_ap_vld;
reg Ix_mem_0_4_ap_vld;
reg Ix_mem_0_5_ap_vld;
reg Ix_mem_0_6_ap_vld;
reg Ix_mem_0_7_ap_vld;
reg Ix_mem_0_8_ap_vld;
reg Ix_mem_0_9_ap_vld;
reg Ix_mem_0_10_ap_vld;
reg Ix_mem_0_11_ap_vld;
reg Ix_mem_0_12_ap_vld;
reg Ix_mem_0_13_ap_vld;
reg Ix_mem_0_14_ap_vld;
reg Ix_mem_0_15_ap_vld;
reg Ix_mem_0_16_ap_vld;
reg Ix_mem_0_17_ap_vld;
reg Ix_mem_0_18_ap_vld;
reg Ix_mem_0_19_ap_vld;
reg Ix_mem_0_20_ap_vld;
reg Ix_mem_0_21_ap_vld;
reg Ix_mem_0_22_ap_vld;
reg Ix_mem_0_23_ap_vld;
reg Ix_mem_0_24_ap_vld;
reg Ix_mem_0_25_ap_vld;
reg Ix_mem_0_26_ap_vld;
reg Ix_mem_0_27_ap_vld;
reg Ix_mem_0_28_ap_vld;
reg Ix_mem_0_29_ap_vld;
reg Ix_mem_0_30_ap_vld;
reg Ix_mem_0_31_ap_vld;
reg Ix_mem_1_0_o_ap_vld;
reg Ix_mem_1_1_o_ap_vld;
reg Ix_mem_1_2_o_ap_vld;
reg Ix_mem_1_3_o_ap_vld;
reg Ix_mem_1_4_o_ap_vld;
reg Ix_mem_1_5_o_ap_vld;
reg Ix_mem_1_6_o_ap_vld;
reg Ix_mem_1_7_o_ap_vld;
reg Ix_mem_1_8_o_ap_vld;
reg Ix_mem_1_9_o_ap_vld;
reg Ix_mem_1_10_o_ap_vld;
reg Ix_mem_1_11_o_ap_vld;
reg Ix_mem_1_12_o_ap_vld;
reg Ix_mem_1_13_o_ap_vld;
reg Ix_mem_1_14_o_ap_vld;
reg Ix_mem_1_15_o_ap_vld;
reg Ix_mem_1_16_o_ap_vld;
reg Ix_mem_1_17_o_ap_vld;
reg Ix_mem_1_18_o_ap_vld;
reg Ix_mem_1_19_o_ap_vld;
reg Ix_mem_1_20_o_ap_vld;
reg Ix_mem_1_21_o_ap_vld;
reg Ix_mem_1_22_o_ap_vld;
reg Ix_mem_1_23_o_ap_vld;
reg Ix_mem_1_24_o_ap_vld;
reg Ix_mem_1_25_o_ap_vld;
reg Ix_mem_1_26_o_ap_vld;
reg Ix_mem_1_27_o_ap_vld;
reg Ix_mem_1_28_o_ap_vld;
reg Ix_mem_1_29_o_ap_vld;
reg Ix_mem_1_30_o_ap_vld;
reg Ix_mem_1_31_o_ap_vld;
reg Iy_mem_0_0_ap_vld;
reg Iy_mem_0_1_ap_vld;
reg Iy_mem_0_2_ap_vld;
reg Iy_mem_0_3_ap_vld;
reg Iy_mem_0_4_ap_vld;
reg Iy_mem_0_5_ap_vld;
reg Iy_mem_0_6_ap_vld;
reg Iy_mem_0_7_ap_vld;
reg Iy_mem_0_8_ap_vld;
reg Iy_mem_0_9_ap_vld;
reg Iy_mem_0_10_ap_vld;
reg Iy_mem_0_11_ap_vld;
reg Iy_mem_0_12_ap_vld;
reg Iy_mem_0_13_ap_vld;
reg Iy_mem_0_14_ap_vld;
reg Iy_mem_0_15_ap_vld;
reg Iy_mem_0_16_ap_vld;
reg Iy_mem_0_17_ap_vld;
reg Iy_mem_0_18_ap_vld;
reg Iy_mem_0_19_ap_vld;
reg Iy_mem_0_20_ap_vld;
reg Iy_mem_0_21_ap_vld;
reg Iy_mem_0_22_ap_vld;
reg Iy_mem_0_23_ap_vld;
reg Iy_mem_0_24_ap_vld;
reg Iy_mem_0_25_ap_vld;
reg Iy_mem_0_26_ap_vld;
reg Iy_mem_0_27_ap_vld;
reg Iy_mem_0_28_ap_vld;
reg Iy_mem_0_29_ap_vld;
reg Iy_mem_0_30_ap_vld;
reg Iy_mem_0_31_ap_vld;
reg Iy_mem_1_0_o_ap_vld;
reg Iy_mem_1_1_o_ap_vld;
reg Iy_mem_1_2_o_ap_vld;
reg Iy_mem_1_3_o_ap_vld;
reg Iy_mem_1_4_o_ap_vld;
reg Iy_mem_1_5_o_ap_vld;
reg Iy_mem_1_6_o_ap_vld;
reg Iy_mem_1_7_o_ap_vld;
reg Iy_mem_1_8_o_ap_vld;
reg Iy_mem_1_9_o_ap_vld;
reg Iy_mem_1_10_o_ap_vld;
reg Iy_mem_1_11_o_ap_vld;
reg Iy_mem_1_12_o_ap_vld;
reg Iy_mem_1_13_o_ap_vld;
reg Iy_mem_1_14_o_ap_vld;
reg Iy_mem_1_15_o_ap_vld;
reg Iy_mem_1_16_o_ap_vld;
reg Iy_mem_1_17_o_ap_vld;
reg Iy_mem_1_18_o_ap_vld;
reg Iy_mem_1_19_o_ap_vld;
reg Iy_mem_1_20_o_ap_vld;
reg Iy_mem_1_21_o_ap_vld;
reg Iy_mem_1_22_o_ap_vld;
reg Iy_mem_1_23_o_ap_vld;
reg Iy_mem_1_24_o_ap_vld;
reg Iy_mem_1_25_o_ap_vld;
reg Iy_mem_1_26_o_ap_vld;
reg Iy_mem_1_27_o_ap_vld;
reg Iy_mem_1_28_o_ap_vld;
reg Iy_mem_1_29_o_ap_vld;
reg Iy_mem_1_30_o_ap_vld;
reg Iy_mem_1_31_o_ap_vld;
reg last_pe_score_ce0;
reg last_pe_score_we0;
reg last_pe_score_ce1;
reg last_pe_scoreIx_ce0;
reg last_pe_scoreIx_we0;
reg dp_matrix1_0_ce0;
reg dp_matrix1_0_we0;
reg dp_matrix1_0_ce1;
reg dp_matrix1_0_we1;
reg dp_matrix1_1_ce0;
reg dp_matrix1_1_we0;
reg dp_matrix1_1_ce1;
reg dp_matrix1_1_we1;
reg dp_matrix1_2_ce0;
reg dp_matrix1_2_we0;
reg dp_matrix1_2_ce1;
reg dp_matrix1_2_we1;
reg dp_matrix1_3_ce0;
reg dp_matrix1_3_we0;
reg dp_matrix1_3_ce1;
reg dp_matrix1_3_we1;
reg dp_matrix1_4_ce0;
reg dp_matrix1_4_we0;
reg dp_matrix1_4_ce1;
reg dp_matrix1_4_we1;
reg dp_matrix1_5_ce0;
reg dp_matrix1_5_we0;
reg dp_matrix1_5_ce1;
reg dp_matrix1_5_we1;
reg dp_matrix1_6_ce0;
reg dp_matrix1_6_we0;
reg dp_matrix1_6_ce1;
reg dp_matrix1_6_we1;
reg dp_matrix1_7_ce0;
reg dp_matrix1_7_we0;
reg dp_matrix1_7_ce1;
reg dp_matrix1_7_we1;
reg dp_matrix1_8_ce0;
reg dp_matrix1_8_we0;
reg dp_matrix1_8_ce1;
reg dp_matrix1_8_we1;
reg dp_matrix1_9_ce0;
reg dp_matrix1_9_we0;
reg dp_matrix1_9_ce1;
reg dp_matrix1_9_we1;
reg dp_matrix1_10_ce0;
reg dp_matrix1_10_we0;
reg dp_matrix1_10_ce1;
reg dp_matrix1_10_we1;
reg dp_matrix1_11_ce0;
reg dp_matrix1_11_we0;
reg dp_matrix1_11_ce1;
reg dp_matrix1_11_we1;
reg dp_matrix1_12_ce0;
reg dp_matrix1_12_we0;
reg dp_matrix1_12_ce1;
reg dp_matrix1_12_we1;
reg dp_matrix1_13_ce0;
reg dp_matrix1_13_we0;
reg dp_matrix1_13_ce1;
reg dp_matrix1_13_we1;
reg dp_matrix1_14_ce0;
reg dp_matrix1_14_we0;
reg dp_matrix1_14_ce1;
reg dp_matrix1_14_we1;
reg dp_matrix1_15_ce0;
reg dp_matrix1_15_we0;
reg dp_matrix1_15_ce1;
reg dp_matrix1_15_we1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] dp_mem_1_0_read_reg_3310;
reg   [9:0] dp_mem_1_1_read_reg_3315;
reg   [9:0] dp_mem_1_2_read_reg_3320;
reg   [9:0] dp_mem_1_3_read_reg_3325;
reg   [9:0] dp_mem_1_4_read_reg_3330;
reg   [9:0] dp_mem_1_5_read_reg_3335;
reg   [9:0] dp_mem_1_6_read_reg_3340;
reg   [9:0] dp_mem_1_7_read_reg_3345;
reg   [9:0] dp_mem_1_8_read_reg_3350;
reg   [9:0] dp_mem_1_9_read_reg_3355;
reg   [9:0] dp_mem_1_10_read_reg_3360;
reg   [9:0] dp_mem_1_11_read_reg_3365;
reg   [9:0] dp_mem_1_12_read_reg_3370;
reg   [9:0] dp_mem_1_13_read_reg_3375;
reg   [9:0] dp_mem_1_14_read_reg_3380;
reg   [9:0] dp_mem_1_15_read_reg_3385;
reg   [9:0] dp_mem_1_16_read_reg_3390;
reg   [9:0] dp_mem_1_17_read_reg_3395;
reg   [9:0] dp_mem_1_18_read_reg_3400;
reg   [9:0] dp_mem_1_19_read_reg_3405;
reg   [9:0] dp_mem_1_20_read_reg_3410;
reg   [9:0] dp_mem_1_21_read_reg_3415;
reg   [9:0] dp_mem_1_22_read_reg_3420;
reg   [9:0] dp_mem_1_23_read_reg_3425;
reg   [9:0] dp_mem_1_24_read_reg_3430;
reg   [9:0] dp_mem_1_25_read_reg_3435;
reg   [9:0] dp_mem_1_26_read_reg_3440;
reg   [9:0] dp_mem_1_27_read_reg_3445;
reg   [9:0] dp_mem_1_28_read_reg_3450;
reg   [9:0] dp_mem_1_29_read_reg_3455;
reg   [9:0] dp_mem_1_30_read_reg_3460;
reg   [9:0] dp_mem_1_31_read_reg_3465;
reg   [9:0] dp_mem_2_0_read_reg_3470;
reg   [9:0] dp_mem_2_1_read_reg_3475;
reg   [9:0] dp_mem_2_2_read_reg_3480;
reg   [9:0] dp_mem_2_3_read_reg_3485;
reg   [9:0] dp_mem_2_4_read_reg_3490;
reg   [9:0] dp_mem_2_5_read_reg_3495;
reg   [9:0] dp_mem_2_6_read_reg_3500;
reg   [9:0] dp_mem_2_7_read_reg_3505;
reg   [9:0] dp_mem_2_8_read_reg_3510;
reg   [9:0] dp_mem_2_9_read_reg_3515;
reg   [9:0] dp_mem_2_10_read_reg_3520;
reg   [9:0] dp_mem_2_11_read_reg_3525;
reg   [9:0] dp_mem_2_12_read_reg_3530;
reg   [9:0] dp_mem_2_13_read_reg_3535;
reg   [9:0] dp_mem_2_14_read_reg_3540;
reg   [9:0] dp_mem_2_15_read_reg_3545;
reg   [9:0] dp_mem_2_16_read_reg_3550;
reg   [9:0] dp_mem_2_17_read_reg_3555;
reg   [9:0] dp_mem_2_18_read_reg_3560;
reg   [9:0] dp_mem_2_19_read_reg_3565;
reg   [9:0] dp_mem_2_20_read_reg_3570;
reg   [9:0] dp_mem_2_21_read_reg_3575;
reg   [9:0] dp_mem_2_22_read_reg_3580;
reg   [9:0] dp_mem_2_23_read_reg_3585;
reg   [9:0] dp_mem_2_24_read_reg_3590;
reg   [9:0] dp_mem_2_25_read_reg_3595;
reg   [9:0] dp_mem_2_26_read_reg_3600;
reg   [9:0] dp_mem_2_27_read_reg_3605;
reg   [9:0] dp_mem_2_28_read_reg_3610;
reg   [9:0] dp_mem_2_29_read_reg_3615;
reg   [9:0] dp_mem_2_30_read_reg_3620;
reg   [9:0] dp_mem_2_31_read_reg_3625;
reg   [9:0] Ix_mem_1_0_read_reg_3630;
reg   [9:0] Ix_mem_1_1_read_reg_3635;
reg   [9:0] Ix_mem_1_2_read_reg_3640;
reg   [9:0] Ix_mem_1_3_read_reg_3645;
reg   [9:0] Ix_mem_1_4_read_reg_3650;
reg   [9:0] Ix_mem_1_5_read_reg_3655;
reg   [9:0] Ix_mem_1_6_read_reg_3660;
reg   [9:0] Ix_mem_1_7_read_reg_3665;
reg   [9:0] Ix_mem_1_8_read_reg_3670;
reg   [9:0] Ix_mem_1_9_read_reg_3675;
reg   [9:0] Ix_mem_1_10_read_reg_3680;
reg   [9:0] Ix_mem_1_11_read_reg_3685;
reg   [9:0] Ix_mem_1_12_read_reg_3690;
reg   [9:0] Ix_mem_1_13_read_reg_3695;
reg   [9:0] Ix_mem_1_14_read_reg_3700;
reg   [9:0] Ix_mem_1_15_read_reg_3705;
reg   [9:0] Ix_mem_1_16_read_reg_3710;
reg   [9:0] Ix_mem_1_17_read_reg_3715;
reg   [9:0] Ix_mem_1_18_read_reg_3720;
reg   [9:0] Ix_mem_1_19_read_reg_3725;
reg   [9:0] Ix_mem_1_20_read_reg_3730;
reg   [9:0] Ix_mem_1_21_read_reg_3735;
reg   [9:0] Ix_mem_1_22_read_reg_3740;
reg   [9:0] Ix_mem_1_23_read_reg_3745;
reg   [9:0] Ix_mem_1_24_read_reg_3750;
reg   [9:0] Ix_mem_1_25_read_reg_3755;
reg   [9:0] Ix_mem_1_26_read_reg_3760;
reg   [9:0] Ix_mem_1_27_read_reg_3765;
reg   [9:0] Ix_mem_1_28_read_reg_3770;
reg   [9:0] Ix_mem_1_29_read_reg_3775;
reg   [9:0] Ix_mem_1_30_read_reg_3780;
reg   [9:0] Ix_mem_1_31_read_reg_3785;
reg   [9:0] Iy_mem_1_0_read_reg_3790;
reg   [9:0] Iy_mem_1_1_read_reg_3795;
reg   [9:0] Iy_mem_1_2_read_reg_3800;
reg   [9:0] Iy_mem_1_3_read_reg_3805;
reg   [9:0] Iy_mem_1_4_read_reg_3810;
reg   [9:0] Iy_mem_1_5_read_reg_3815;
reg   [9:0] Iy_mem_1_6_read_reg_3820;
reg   [9:0] Iy_mem_1_7_read_reg_3825;
reg   [9:0] Iy_mem_1_8_read_reg_3830;
reg   [9:0] Iy_mem_1_9_read_reg_3835;
reg   [9:0] Iy_mem_1_10_read_reg_3840;
reg   [9:0] Iy_mem_1_11_read_reg_3845;
reg   [9:0] Iy_mem_1_12_read_reg_3850;
reg   [9:0] Iy_mem_1_13_read_reg_3855;
reg   [9:0] Iy_mem_1_14_read_reg_3860;
reg   [9:0] Iy_mem_1_15_read_reg_3865;
reg   [9:0] Iy_mem_1_16_read_reg_3870;
reg   [9:0] Iy_mem_1_17_read_reg_3875;
reg   [9:0] Iy_mem_1_18_read_reg_3880;
reg   [9:0] Iy_mem_1_19_read_reg_3885;
reg   [9:0] Iy_mem_1_20_read_reg_3890;
reg   [9:0] Iy_mem_1_21_read_reg_3895;
reg   [9:0] Iy_mem_1_22_read_reg_3900;
reg   [9:0] Iy_mem_1_23_read_reg_3905;
reg   [9:0] Iy_mem_1_24_read_reg_3910;
reg   [9:0] Iy_mem_1_25_read_reg_3915;
reg   [9:0] Iy_mem_1_26_read_reg_3920;
reg   [9:0] Iy_mem_1_27_read_reg_3925;
reg   [9:0] Iy_mem_1_28_read_reg_3930;
reg   [9:0] Iy_mem_1_29_read_reg_3935;
reg   [9:0] Iy_mem_1_30_read_reg_3940;
reg   [9:0] Iy_mem_1_31_read_reg_3945;
reg   [9:0] newret1_reg_3950;
wire    ap_CS_fsm_state2;
reg   [9:0] newret2_reg_3955;
reg   [9:0] newret3_reg_3960;
reg   [9:0] newret4_reg_3965;
reg   [9:0] newret5_reg_3970;
reg   [9:0] newret6_reg_3975;
reg   [9:0] newret7_reg_3980;
reg   [9:0] newret8_reg_3985;
reg   [9:0] newret9_reg_3990;
reg   [9:0] newret10_reg_3995;
reg   [9:0] newret11_reg_4000;
reg   [9:0] newret12_reg_4005;
reg   [9:0] newret13_reg_4010;
reg   [9:0] newret14_reg_4015;
reg   [9:0] newret15_reg_4020;
reg   [9:0] newret16_reg_4025;
reg   [9:0] newret17_reg_4030;
reg   [9:0] newret18_reg_4035;
reg   [9:0] newret19_reg_4040;
reg   [9:0] newret20_reg_4045;
reg   [9:0] newret21_reg_4050;
reg   [9:0] newret22_reg_4055;
reg   [9:0] newret23_reg_4060;
reg   [9:0] newret24_reg_4065;
reg   [9:0] newret25_reg_4070;
reg   [9:0] newret26_reg_4075;
reg   [9:0] newret27_reg_4080;
reg   [9:0] newret28_reg_4085;
reg   [9:0] newret29_reg_4090;
reg   [9:0] newret30_reg_4095;
reg   [9:0] newret31_reg_4100;
reg   [9:0] newret32_reg_4105;
reg   [9:0] newret33_reg_4110;
reg   [9:0] newret34_reg_4115;
reg   [9:0] newret35_reg_4120;
reg   [9:0] newret36_reg_4125;
reg   [9:0] newret37_reg_4130;
reg   [9:0] newret38_reg_4135;
reg   [9:0] newret39_reg_4140;
reg   [9:0] newret40_reg_4145;
reg   [9:0] newret41_reg_4150;
reg   [9:0] newret42_reg_4155;
reg   [9:0] newret43_reg_4160;
reg   [9:0] newret44_reg_4165;
reg   [9:0] newret45_reg_4170;
reg   [9:0] newret46_reg_4175;
reg   [9:0] newret47_reg_4180;
reg   [9:0] newret48_reg_4185;
reg   [9:0] newret49_reg_4190;
reg   [9:0] newret50_reg_4195;
reg   [9:0] newret51_reg_4200;
reg   [9:0] newret52_reg_4205;
reg   [9:0] newret53_reg_4210;
reg   [9:0] newret54_reg_4215;
reg   [9:0] newret55_reg_4220;
reg   [9:0] newret56_reg_4225;
reg   [9:0] newret57_reg_4230;
reg   [9:0] newret58_reg_4235;
reg   [9:0] newret59_reg_4240;
reg   [9:0] newret60_reg_4245;
reg   [9:0] newret61_reg_4250;
reg   [9:0] newret62_reg_4255;
reg   [9:0] newret63_reg_4260;
reg   [9:0] newret64_reg_4265;
reg   [9:0] newret65_reg_4270;
reg   [9:0] newret66_reg_4275;
reg   [9:0] newret67_reg_4280;
reg   [9:0] newret68_reg_4285;
reg   [9:0] newret69_reg_4290;
reg   [9:0] newret70_reg_4295;
reg   [9:0] newret71_reg_4300;
reg   [9:0] newret72_reg_4305;
reg   [9:0] newret73_reg_4310;
reg   [9:0] newret74_reg_4315;
reg   [9:0] newret75_reg_4320;
reg   [9:0] newret76_reg_4325;
reg   [9:0] newret77_reg_4330;
reg   [9:0] newret78_reg_4335;
reg   [9:0] newret79_reg_4340;
reg   [9:0] newret80_reg_4345;
reg   [9:0] newret81_reg_4350;
reg   [9:0] newret82_reg_4355;
reg   [9:0] newret83_reg_4360;
reg   [9:0] newret84_reg_4365;
reg   [9:0] newret85_reg_4370;
reg   [9:0] newret86_reg_4375;
reg   [9:0] newret87_reg_4380;
reg   [9:0] newret88_reg_4385;
reg   [9:0] newret89_reg_4390;
reg   [9:0] newret90_reg_4395;
reg   [9:0] newret91_reg_4400;
reg   [9:0] newret92_reg_4405;
reg   [9:0] newret93_reg_4410;
reg   [9:0] newret94_reg_4415;
reg   [9:0] newret95_reg_4420;
reg   [9:0] newret96_reg_4425;
reg   [9:0] newret97_reg_4430;
reg   [9:0] newret98_reg_4435;
reg   [9:0] newret99_reg_4440;
reg   [9:0] newret100_reg_4445;
reg   [9:0] newret101_reg_4450;
reg   [9:0] newret102_reg_4455;
reg   [9:0] newret103_reg_4460;
reg   [9:0] newret104_reg_4465;
reg   [9:0] newret105_reg_4470;
reg   [9:0] newret106_reg_4475;
reg   [9:0] newret107_reg_4480;
reg   [9:0] newret108_reg_4485;
reg   [9:0] newret109_reg_4490;
reg   [9:0] newret110_reg_4495;
reg   [9:0] newret111_reg_4500;
reg   [9:0] newret112_reg_4505;
reg   [9:0] newret113_reg_4510;
reg   [9:0] newret114_reg_4515;
reg   [9:0] newret115_reg_4520;
reg   [9:0] newret116_reg_4525;
reg   [9:0] newret117_reg_4530;
reg   [9:0] newret118_reg_4535;
reg   [9:0] newret119_reg_4540;
reg   [9:0] newret120_reg_4545;
reg   [9:0] newret121_reg_4550;
reg   [9:0] newret122_reg_4555;
reg   [9:0] newret123_reg_4560;
reg   [9:0] newret124_reg_4565;
reg   [9:0] newret125_reg_4570;
reg   [9:0] newret126_reg_4575;
reg   [9:0] newret127_reg_4580;
reg   [9:0] newret128_reg_4585;
wire    grp_seq_align_fu_2178_ap_start;
wire    grp_seq_align_fu_2178_ap_done;
wire    grp_seq_align_fu_2178_ap_idle;
wire    grp_seq_align_fu_2178_ap_ready;
wire   [8:0] grp_seq_align_fu_2178_query_string_comp_address0;
wire    grp_seq_align_fu_2178_query_string_comp_ce0;
wire   [9:0] grp_seq_align_fu_2178_reference_string_comp_address0;
wire    grp_seq_align_fu_2178_reference_string_comp_ce0;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_0;
wire    grp_seq_align_fu_2178_dp_mem_0_0_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_1;
wire    grp_seq_align_fu_2178_dp_mem_0_1_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_2;
wire    grp_seq_align_fu_2178_dp_mem_0_2_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_3;
wire    grp_seq_align_fu_2178_dp_mem_0_3_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_4;
wire    grp_seq_align_fu_2178_dp_mem_0_4_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_5;
wire    grp_seq_align_fu_2178_dp_mem_0_5_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_6;
wire    grp_seq_align_fu_2178_dp_mem_0_6_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_7;
wire    grp_seq_align_fu_2178_dp_mem_0_7_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_8;
wire    grp_seq_align_fu_2178_dp_mem_0_8_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_9;
wire    grp_seq_align_fu_2178_dp_mem_0_9_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_10;
wire    grp_seq_align_fu_2178_dp_mem_0_10_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_11;
wire    grp_seq_align_fu_2178_dp_mem_0_11_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_12;
wire    grp_seq_align_fu_2178_dp_mem_0_12_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_13;
wire    grp_seq_align_fu_2178_dp_mem_0_13_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_14;
wire    grp_seq_align_fu_2178_dp_mem_0_14_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_15;
wire    grp_seq_align_fu_2178_dp_mem_0_15_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_16;
wire    grp_seq_align_fu_2178_dp_mem_0_16_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_17;
wire    grp_seq_align_fu_2178_dp_mem_0_17_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_18;
wire    grp_seq_align_fu_2178_dp_mem_0_18_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_19;
wire    grp_seq_align_fu_2178_dp_mem_0_19_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_20;
wire    grp_seq_align_fu_2178_dp_mem_0_20_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_21;
wire    grp_seq_align_fu_2178_dp_mem_0_21_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_22;
wire    grp_seq_align_fu_2178_dp_mem_0_22_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_23;
wire    grp_seq_align_fu_2178_dp_mem_0_23_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_24;
wire    grp_seq_align_fu_2178_dp_mem_0_24_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_25;
wire    grp_seq_align_fu_2178_dp_mem_0_25_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_26;
wire    grp_seq_align_fu_2178_dp_mem_0_26_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_27;
wire    grp_seq_align_fu_2178_dp_mem_0_27_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_28;
wire    grp_seq_align_fu_2178_dp_mem_0_28_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_29;
wire    grp_seq_align_fu_2178_dp_mem_0_29_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_30;
wire    grp_seq_align_fu_2178_dp_mem_0_30_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_dp_mem_0_31;
wire    grp_seq_align_fu_2178_dp_mem_0_31_ap_vld;
reg   [9:0] grp_seq_align_fu_2178_p_read1;
reg   [9:0] grp_seq_align_fu_2178_p_read2;
reg   [9:0] grp_seq_align_fu_2178_p_read3;
reg   [9:0] grp_seq_align_fu_2178_p_read4;
reg   [9:0] grp_seq_align_fu_2178_p_read5;
reg   [9:0] grp_seq_align_fu_2178_p_read6;
reg   [9:0] grp_seq_align_fu_2178_p_read7;
reg   [9:0] grp_seq_align_fu_2178_p_read8;
reg   [9:0] grp_seq_align_fu_2178_p_read9;
reg   [9:0] grp_seq_align_fu_2178_p_read10;
reg   [9:0] grp_seq_align_fu_2178_p_read11;
reg   [9:0] grp_seq_align_fu_2178_p_read12;
reg   [9:0] grp_seq_align_fu_2178_p_read13;
reg   [9:0] grp_seq_align_fu_2178_p_read14;
reg   [9:0] grp_seq_align_fu_2178_p_read15;
reg   [9:0] grp_seq_align_fu_2178_p_read16;
reg   [9:0] grp_seq_align_fu_2178_p_read17;
reg   [9:0] grp_seq_align_fu_2178_p_read18;
reg   [9:0] grp_seq_align_fu_2178_p_read19;
reg   [9:0] grp_seq_align_fu_2178_p_read20;
reg   [9:0] grp_seq_align_fu_2178_p_read21;
reg   [9:0] grp_seq_align_fu_2178_p_read22;
reg   [9:0] grp_seq_align_fu_2178_p_read23;
reg   [9:0] grp_seq_align_fu_2178_p_read24;
reg   [9:0] grp_seq_align_fu_2178_p_read25;
reg   [9:0] grp_seq_align_fu_2178_p_read26;
reg   [9:0] grp_seq_align_fu_2178_p_read27;
reg   [9:0] grp_seq_align_fu_2178_p_read28;
reg   [9:0] grp_seq_align_fu_2178_p_read29;
reg   [9:0] grp_seq_align_fu_2178_p_read30;
reg   [9:0] grp_seq_align_fu_2178_p_read31;
reg   [9:0] grp_seq_align_fu_2178_p_read32;
reg   [9:0] grp_seq_align_fu_2178_p_read33;
reg   [9:0] grp_seq_align_fu_2178_p_read34;
reg   [9:0] grp_seq_align_fu_2178_p_read35;
reg   [9:0] grp_seq_align_fu_2178_p_read36;
reg   [9:0] grp_seq_align_fu_2178_p_read37;
reg   [9:0] grp_seq_align_fu_2178_p_read38;
reg   [9:0] grp_seq_align_fu_2178_p_read39;
reg   [9:0] grp_seq_align_fu_2178_p_read40;
reg   [9:0] grp_seq_align_fu_2178_p_read41;
reg   [9:0] grp_seq_align_fu_2178_p_read42;
reg   [9:0] grp_seq_align_fu_2178_p_read43;
reg   [9:0] grp_seq_align_fu_2178_p_read44;
reg   [9:0] grp_seq_align_fu_2178_p_read45;
reg   [9:0] grp_seq_align_fu_2178_p_read46;
reg   [9:0] grp_seq_align_fu_2178_p_read47;
reg   [9:0] grp_seq_align_fu_2178_p_read48;
reg   [9:0] grp_seq_align_fu_2178_p_read49;
reg   [9:0] grp_seq_align_fu_2178_p_read50;
reg   [9:0] grp_seq_align_fu_2178_p_read51;
reg   [9:0] grp_seq_align_fu_2178_p_read52;
reg   [9:0] grp_seq_align_fu_2178_p_read53;
reg   [9:0] grp_seq_align_fu_2178_p_read54;
reg   [9:0] grp_seq_align_fu_2178_p_read55;
reg   [9:0] grp_seq_align_fu_2178_p_read56;
reg   [9:0] grp_seq_align_fu_2178_p_read57;
reg   [9:0] grp_seq_align_fu_2178_p_read58;
reg   [9:0] grp_seq_align_fu_2178_p_read59;
reg   [9:0] grp_seq_align_fu_2178_p_read60;
reg   [9:0] grp_seq_align_fu_2178_p_read61;
reg   [9:0] grp_seq_align_fu_2178_p_read62;
reg   [9:0] grp_seq_align_fu_2178_p_read63;
reg   [9:0] grp_seq_align_fu_2178_p_read64;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_0;
wire    grp_seq_align_fu_2178_Ix_mem_0_0_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_1;
wire    grp_seq_align_fu_2178_Ix_mem_0_1_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_2;
wire    grp_seq_align_fu_2178_Ix_mem_0_2_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_3;
wire    grp_seq_align_fu_2178_Ix_mem_0_3_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_4;
wire    grp_seq_align_fu_2178_Ix_mem_0_4_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_5;
wire    grp_seq_align_fu_2178_Ix_mem_0_5_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_6;
wire    grp_seq_align_fu_2178_Ix_mem_0_6_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_7;
wire    grp_seq_align_fu_2178_Ix_mem_0_7_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_8;
wire    grp_seq_align_fu_2178_Ix_mem_0_8_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_9;
wire    grp_seq_align_fu_2178_Ix_mem_0_9_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_10;
wire    grp_seq_align_fu_2178_Ix_mem_0_10_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_11;
wire    grp_seq_align_fu_2178_Ix_mem_0_11_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_12;
wire    grp_seq_align_fu_2178_Ix_mem_0_12_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_13;
wire    grp_seq_align_fu_2178_Ix_mem_0_13_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_14;
wire    grp_seq_align_fu_2178_Ix_mem_0_14_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_15;
wire    grp_seq_align_fu_2178_Ix_mem_0_15_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_16;
wire    grp_seq_align_fu_2178_Ix_mem_0_16_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_17;
wire    grp_seq_align_fu_2178_Ix_mem_0_17_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_18;
wire    grp_seq_align_fu_2178_Ix_mem_0_18_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_19;
wire    grp_seq_align_fu_2178_Ix_mem_0_19_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_20;
wire    grp_seq_align_fu_2178_Ix_mem_0_20_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_21;
wire    grp_seq_align_fu_2178_Ix_mem_0_21_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_22;
wire    grp_seq_align_fu_2178_Ix_mem_0_22_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_23;
wire    grp_seq_align_fu_2178_Ix_mem_0_23_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_24;
wire    grp_seq_align_fu_2178_Ix_mem_0_24_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_25;
wire    grp_seq_align_fu_2178_Ix_mem_0_25_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_26;
wire    grp_seq_align_fu_2178_Ix_mem_0_26_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_27;
wire    grp_seq_align_fu_2178_Ix_mem_0_27_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_28;
wire    grp_seq_align_fu_2178_Ix_mem_0_28_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_29;
wire    grp_seq_align_fu_2178_Ix_mem_0_29_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_30;
wire    grp_seq_align_fu_2178_Ix_mem_0_30_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Ix_mem_0_31;
wire    grp_seq_align_fu_2178_Ix_mem_0_31_ap_vld;
reg   [9:0] grp_seq_align_fu_2178_p_read65;
reg   [9:0] grp_seq_align_fu_2178_p_read66;
reg   [9:0] grp_seq_align_fu_2178_p_read67;
reg   [9:0] grp_seq_align_fu_2178_p_read68;
reg   [9:0] grp_seq_align_fu_2178_p_read69;
reg   [9:0] grp_seq_align_fu_2178_p_read70;
reg   [9:0] grp_seq_align_fu_2178_p_read71;
reg   [9:0] grp_seq_align_fu_2178_p_read72;
reg   [9:0] grp_seq_align_fu_2178_p_read73;
reg   [9:0] grp_seq_align_fu_2178_p_read74;
reg   [9:0] grp_seq_align_fu_2178_p_read75;
reg   [9:0] grp_seq_align_fu_2178_p_read76;
reg   [9:0] grp_seq_align_fu_2178_p_read77;
reg   [9:0] grp_seq_align_fu_2178_p_read78;
reg   [9:0] grp_seq_align_fu_2178_p_read79;
reg   [9:0] grp_seq_align_fu_2178_p_read80;
reg   [9:0] grp_seq_align_fu_2178_p_read81;
reg   [9:0] grp_seq_align_fu_2178_p_read82;
reg   [9:0] grp_seq_align_fu_2178_p_read83;
reg   [9:0] grp_seq_align_fu_2178_p_read84;
reg   [9:0] grp_seq_align_fu_2178_p_read85;
reg   [9:0] grp_seq_align_fu_2178_p_read86;
reg   [9:0] grp_seq_align_fu_2178_p_read87;
reg   [9:0] grp_seq_align_fu_2178_p_read88;
reg   [9:0] grp_seq_align_fu_2178_p_read89;
reg   [9:0] grp_seq_align_fu_2178_p_read90;
reg   [9:0] grp_seq_align_fu_2178_p_read91;
reg   [9:0] grp_seq_align_fu_2178_p_read92;
reg   [9:0] grp_seq_align_fu_2178_p_read93;
reg   [9:0] grp_seq_align_fu_2178_p_read94;
reg   [9:0] grp_seq_align_fu_2178_p_read95;
reg   [9:0] grp_seq_align_fu_2178_p_read96;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_0;
wire    grp_seq_align_fu_2178_Iy_mem_0_0_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_1;
wire    grp_seq_align_fu_2178_Iy_mem_0_1_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_2;
wire    grp_seq_align_fu_2178_Iy_mem_0_2_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_3;
wire    grp_seq_align_fu_2178_Iy_mem_0_3_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_4;
wire    grp_seq_align_fu_2178_Iy_mem_0_4_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_5;
wire    grp_seq_align_fu_2178_Iy_mem_0_5_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_6;
wire    grp_seq_align_fu_2178_Iy_mem_0_6_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_7;
wire    grp_seq_align_fu_2178_Iy_mem_0_7_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_8;
wire    grp_seq_align_fu_2178_Iy_mem_0_8_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_9;
wire    grp_seq_align_fu_2178_Iy_mem_0_9_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_10;
wire    grp_seq_align_fu_2178_Iy_mem_0_10_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_11;
wire    grp_seq_align_fu_2178_Iy_mem_0_11_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_12;
wire    grp_seq_align_fu_2178_Iy_mem_0_12_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_13;
wire    grp_seq_align_fu_2178_Iy_mem_0_13_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_14;
wire    grp_seq_align_fu_2178_Iy_mem_0_14_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_15;
wire    grp_seq_align_fu_2178_Iy_mem_0_15_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_16;
wire    grp_seq_align_fu_2178_Iy_mem_0_16_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_17;
wire    grp_seq_align_fu_2178_Iy_mem_0_17_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_18;
wire    grp_seq_align_fu_2178_Iy_mem_0_18_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_19;
wire    grp_seq_align_fu_2178_Iy_mem_0_19_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_20;
wire    grp_seq_align_fu_2178_Iy_mem_0_20_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_21;
wire    grp_seq_align_fu_2178_Iy_mem_0_21_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_22;
wire    grp_seq_align_fu_2178_Iy_mem_0_22_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_23;
wire    grp_seq_align_fu_2178_Iy_mem_0_23_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_24;
wire    grp_seq_align_fu_2178_Iy_mem_0_24_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_25;
wire    grp_seq_align_fu_2178_Iy_mem_0_25_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_26;
wire    grp_seq_align_fu_2178_Iy_mem_0_26_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_27;
wire    grp_seq_align_fu_2178_Iy_mem_0_27_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_28;
wire    grp_seq_align_fu_2178_Iy_mem_0_28_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_29;
wire    grp_seq_align_fu_2178_Iy_mem_0_29_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_30;
wire    grp_seq_align_fu_2178_Iy_mem_0_30_ap_vld;
wire   [9:0] grp_seq_align_fu_2178_Iy_mem_0_31;
wire    grp_seq_align_fu_2178_Iy_mem_0_31_ap_vld;
reg   [9:0] grp_seq_align_fu_2178_p_read97;
reg   [9:0] grp_seq_align_fu_2178_p_read98;
reg   [9:0] grp_seq_align_fu_2178_p_read99;
reg   [9:0] grp_seq_align_fu_2178_p_read100;
reg   [9:0] grp_seq_align_fu_2178_p_read101;
reg   [9:0] grp_seq_align_fu_2178_p_read102;
reg   [9:0] grp_seq_align_fu_2178_p_read103;
reg   [9:0] grp_seq_align_fu_2178_p_read104;
reg   [9:0] grp_seq_align_fu_2178_p_read105;
reg   [9:0] grp_seq_align_fu_2178_p_read106;
reg   [9:0] grp_seq_align_fu_2178_p_read107;
reg   [9:0] grp_seq_align_fu_2178_p_read108;
reg   [9:0] grp_seq_align_fu_2178_p_read109;
reg   [9:0] grp_seq_align_fu_2178_p_read110;
reg   [9:0] grp_seq_align_fu_2178_p_read111;
reg   [9:0] grp_seq_align_fu_2178_p_read112;
reg   [9:0] grp_seq_align_fu_2178_p_read113;
reg   [9:0] grp_seq_align_fu_2178_p_read114;
reg   [9:0] grp_seq_align_fu_2178_p_read115;
reg   [9:0] grp_seq_align_fu_2178_p_read116;
reg   [9:0] grp_seq_align_fu_2178_p_read117;
reg   [9:0] grp_seq_align_fu_2178_p_read118;
reg   [9:0] grp_seq_align_fu_2178_p_read119;
reg   [9:0] grp_seq_align_fu_2178_p_read120;
reg   [9:0] grp_seq_align_fu_2178_p_read121;
reg   [9:0] grp_seq_align_fu_2178_p_read122;
reg   [9:0] grp_seq_align_fu_2178_p_read123;
reg   [9:0] grp_seq_align_fu_2178_p_read124;
reg   [9:0] grp_seq_align_fu_2178_p_read125;
reg   [9:0] grp_seq_align_fu_2178_p_read126;
reg   [9:0] grp_seq_align_fu_2178_p_read127;
reg   [9:0] grp_seq_align_fu_2178_p_read128;
wire   [9:0] grp_seq_align_fu_2178_last_pe_score_address0;
wire    grp_seq_align_fu_2178_last_pe_score_ce0;
wire    grp_seq_align_fu_2178_last_pe_score_we0;
wire   [9:0] grp_seq_align_fu_2178_last_pe_score_d0;
wire   [9:0] grp_seq_align_fu_2178_last_pe_score_address1;
wire    grp_seq_align_fu_2178_last_pe_score_ce1;
wire   [9:0] grp_seq_align_fu_2178_last_pe_scoreIx_address0;
wire    grp_seq_align_fu_2178_last_pe_scoreIx_ce0;
wire    grp_seq_align_fu_2178_last_pe_scoreIx_we0;
wire   [9:0] grp_seq_align_fu_2178_last_pe_scoreIx_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_0_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_0_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_0_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_0_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_0_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_0_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_0_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_0_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_1_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_1_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_1_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_1_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_1_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_1_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_1_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_1_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_2_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_2_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_2_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_2_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_2_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_2_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_2_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_2_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_3_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_3_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_3_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_3_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_3_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_3_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_3_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_3_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_4_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_4_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_4_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_4_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_4_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_4_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_4_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_4_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_5_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_5_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_5_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_5_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_5_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_5_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_5_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_5_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_6_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_6_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_6_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_6_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_6_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_6_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_6_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_6_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_7_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_7_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_7_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_7_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_7_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_7_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_7_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_7_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_8_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_8_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_8_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_8_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_8_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_8_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_8_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_8_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_9_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_9_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_9_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_9_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_9_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_9_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_9_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_9_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_10_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_10_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_10_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_10_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_10_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_10_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_10_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_10_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_11_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_11_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_11_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_11_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_11_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_11_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_11_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_11_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_12_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_12_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_12_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_12_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_12_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_12_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_12_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_12_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_13_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_13_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_13_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_13_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_13_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_13_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_13_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_13_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_14_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_14_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_14_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_14_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_14_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_14_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_14_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_14_d1;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_15_address0;
wire    grp_seq_align_fu_2178_dp_matrix1_15_ce0;
wire    grp_seq_align_fu_2178_dp_matrix1_15_we0;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_15_d0;
wire   [14:0] grp_seq_align_fu_2178_dp_matrix1_15_address1;
wire    grp_seq_align_fu_2178_dp_matrix1_15_ce1;
wire    grp_seq_align_fu_2178_dp_matrix1_15_we1;
wire   [9:0] grp_seq_align_fu_2178_dp_matrix1_15_d1;
wire   [9:0] grp_seq_align_fu_2178_ap_return_0;
wire   [9:0] grp_seq_align_fu_2178_ap_return_1;
wire   [9:0] grp_seq_align_fu_2178_ap_return_2;
wire   [9:0] grp_seq_align_fu_2178_ap_return_3;
wire   [9:0] grp_seq_align_fu_2178_ap_return_4;
wire   [9:0] grp_seq_align_fu_2178_ap_return_5;
wire   [9:0] grp_seq_align_fu_2178_ap_return_6;
wire   [9:0] grp_seq_align_fu_2178_ap_return_7;
wire   [9:0] grp_seq_align_fu_2178_ap_return_8;
wire   [9:0] grp_seq_align_fu_2178_ap_return_9;
wire   [9:0] grp_seq_align_fu_2178_ap_return_10;
wire   [9:0] grp_seq_align_fu_2178_ap_return_11;
wire   [9:0] grp_seq_align_fu_2178_ap_return_12;
wire   [9:0] grp_seq_align_fu_2178_ap_return_13;
wire   [9:0] grp_seq_align_fu_2178_ap_return_14;
wire   [9:0] grp_seq_align_fu_2178_ap_return_15;
wire   [9:0] grp_seq_align_fu_2178_ap_return_16;
wire   [9:0] grp_seq_align_fu_2178_ap_return_17;
wire   [9:0] grp_seq_align_fu_2178_ap_return_18;
wire   [9:0] grp_seq_align_fu_2178_ap_return_19;
wire   [9:0] grp_seq_align_fu_2178_ap_return_20;
wire   [9:0] grp_seq_align_fu_2178_ap_return_21;
wire   [9:0] grp_seq_align_fu_2178_ap_return_22;
wire   [9:0] grp_seq_align_fu_2178_ap_return_23;
wire   [9:0] grp_seq_align_fu_2178_ap_return_24;
wire   [9:0] grp_seq_align_fu_2178_ap_return_25;
wire   [9:0] grp_seq_align_fu_2178_ap_return_26;
wire   [9:0] grp_seq_align_fu_2178_ap_return_27;
wire   [9:0] grp_seq_align_fu_2178_ap_return_28;
wire   [9:0] grp_seq_align_fu_2178_ap_return_29;
wire   [9:0] grp_seq_align_fu_2178_ap_return_30;
wire   [9:0] grp_seq_align_fu_2178_ap_return_31;
wire   [9:0] grp_seq_align_fu_2178_ap_return_32;
wire   [9:0] grp_seq_align_fu_2178_ap_return_33;
wire   [9:0] grp_seq_align_fu_2178_ap_return_34;
wire   [9:0] grp_seq_align_fu_2178_ap_return_35;
wire   [9:0] grp_seq_align_fu_2178_ap_return_36;
wire   [9:0] grp_seq_align_fu_2178_ap_return_37;
wire   [9:0] grp_seq_align_fu_2178_ap_return_38;
wire   [9:0] grp_seq_align_fu_2178_ap_return_39;
wire   [9:0] grp_seq_align_fu_2178_ap_return_40;
wire   [9:0] grp_seq_align_fu_2178_ap_return_41;
wire   [9:0] grp_seq_align_fu_2178_ap_return_42;
wire   [9:0] grp_seq_align_fu_2178_ap_return_43;
wire   [9:0] grp_seq_align_fu_2178_ap_return_44;
wire   [9:0] grp_seq_align_fu_2178_ap_return_45;
wire   [9:0] grp_seq_align_fu_2178_ap_return_46;
wire   [9:0] grp_seq_align_fu_2178_ap_return_47;
wire   [9:0] grp_seq_align_fu_2178_ap_return_48;
wire   [9:0] grp_seq_align_fu_2178_ap_return_49;
wire   [9:0] grp_seq_align_fu_2178_ap_return_50;
wire   [9:0] grp_seq_align_fu_2178_ap_return_51;
wire   [9:0] grp_seq_align_fu_2178_ap_return_52;
wire   [9:0] grp_seq_align_fu_2178_ap_return_53;
wire   [9:0] grp_seq_align_fu_2178_ap_return_54;
wire   [9:0] grp_seq_align_fu_2178_ap_return_55;
wire   [9:0] grp_seq_align_fu_2178_ap_return_56;
wire   [9:0] grp_seq_align_fu_2178_ap_return_57;
wire   [9:0] grp_seq_align_fu_2178_ap_return_58;
wire   [9:0] grp_seq_align_fu_2178_ap_return_59;
wire   [9:0] grp_seq_align_fu_2178_ap_return_60;
wire   [9:0] grp_seq_align_fu_2178_ap_return_61;
wire   [9:0] grp_seq_align_fu_2178_ap_return_62;
wire   [9:0] grp_seq_align_fu_2178_ap_return_63;
wire   [9:0] grp_seq_align_fu_2178_ap_return_64;
wire   [9:0] grp_seq_align_fu_2178_ap_return_65;
wire   [9:0] grp_seq_align_fu_2178_ap_return_66;
wire   [9:0] grp_seq_align_fu_2178_ap_return_67;
wire   [9:0] grp_seq_align_fu_2178_ap_return_68;
wire   [9:0] grp_seq_align_fu_2178_ap_return_69;
wire   [9:0] grp_seq_align_fu_2178_ap_return_70;
wire   [9:0] grp_seq_align_fu_2178_ap_return_71;
wire   [9:0] grp_seq_align_fu_2178_ap_return_72;
wire   [9:0] grp_seq_align_fu_2178_ap_return_73;
wire   [9:0] grp_seq_align_fu_2178_ap_return_74;
wire   [9:0] grp_seq_align_fu_2178_ap_return_75;
wire   [9:0] grp_seq_align_fu_2178_ap_return_76;
wire   [9:0] grp_seq_align_fu_2178_ap_return_77;
wire   [9:0] grp_seq_align_fu_2178_ap_return_78;
wire   [9:0] grp_seq_align_fu_2178_ap_return_79;
wire   [9:0] grp_seq_align_fu_2178_ap_return_80;
wire   [9:0] grp_seq_align_fu_2178_ap_return_81;
wire   [9:0] grp_seq_align_fu_2178_ap_return_82;
wire   [9:0] grp_seq_align_fu_2178_ap_return_83;
wire   [9:0] grp_seq_align_fu_2178_ap_return_84;
wire   [9:0] grp_seq_align_fu_2178_ap_return_85;
wire   [9:0] grp_seq_align_fu_2178_ap_return_86;
wire   [9:0] grp_seq_align_fu_2178_ap_return_87;
wire   [9:0] grp_seq_align_fu_2178_ap_return_88;
wire   [9:0] grp_seq_align_fu_2178_ap_return_89;
wire   [9:0] grp_seq_align_fu_2178_ap_return_90;
wire   [9:0] grp_seq_align_fu_2178_ap_return_91;
wire   [9:0] grp_seq_align_fu_2178_ap_return_92;
wire   [9:0] grp_seq_align_fu_2178_ap_return_93;
wire   [9:0] grp_seq_align_fu_2178_ap_return_94;
wire   [9:0] grp_seq_align_fu_2178_ap_return_95;
wire   [9:0] grp_seq_align_fu_2178_ap_return_96;
wire   [9:0] grp_seq_align_fu_2178_ap_return_97;
wire   [9:0] grp_seq_align_fu_2178_ap_return_98;
wire   [9:0] grp_seq_align_fu_2178_ap_return_99;
wire   [9:0] grp_seq_align_fu_2178_ap_return_100;
wire   [9:0] grp_seq_align_fu_2178_ap_return_101;
wire   [9:0] grp_seq_align_fu_2178_ap_return_102;
wire   [9:0] grp_seq_align_fu_2178_ap_return_103;
wire   [9:0] grp_seq_align_fu_2178_ap_return_104;
wire   [9:0] grp_seq_align_fu_2178_ap_return_105;
wire   [9:0] grp_seq_align_fu_2178_ap_return_106;
wire   [9:0] grp_seq_align_fu_2178_ap_return_107;
wire   [9:0] grp_seq_align_fu_2178_ap_return_108;
wire   [9:0] grp_seq_align_fu_2178_ap_return_109;
wire   [9:0] grp_seq_align_fu_2178_ap_return_110;
wire   [9:0] grp_seq_align_fu_2178_ap_return_111;
wire   [9:0] grp_seq_align_fu_2178_ap_return_112;
wire   [9:0] grp_seq_align_fu_2178_ap_return_113;
wire   [9:0] grp_seq_align_fu_2178_ap_return_114;
wire   [9:0] grp_seq_align_fu_2178_ap_return_115;
wire   [9:0] grp_seq_align_fu_2178_ap_return_116;
wire   [9:0] grp_seq_align_fu_2178_ap_return_117;
wire   [9:0] grp_seq_align_fu_2178_ap_return_118;
wire   [9:0] grp_seq_align_fu_2178_ap_return_119;
wire   [9:0] grp_seq_align_fu_2178_ap_return_120;
wire   [9:0] grp_seq_align_fu_2178_ap_return_121;
wire   [9:0] grp_seq_align_fu_2178_ap_return_122;
wire   [9:0] grp_seq_align_fu_2178_ap_return_123;
wire   [9:0] grp_seq_align_fu_2178_ap_return_124;
wire   [9:0] grp_seq_align_fu_2178_ap_return_125;
wire   [9:0] grp_seq_align_fu_2178_ap_return_126;
wire   [9:0] grp_seq_align_fu_2178_ap_return_127;
reg    grp_seq_align_fu_2178_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_seq_align_fu_2178_ap_start_reg = 1'b0;
end

seq_align_multiple_seq_align grp_seq_align_fu_2178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_align_fu_2178_ap_start),
    .ap_done(grp_seq_align_fu_2178_ap_done),
    .ap_idle(grp_seq_align_fu_2178_ap_idle),
    .ap_ready(grp_seq_align_fu_2178_ap_ready),
    .query_string_comp_address0(grp_seq_align_fu_2178_query_string_comp_address0),
    .query_string_comp_ce0(grp_seq_align_fu_2178_query_string_comp_ce0),
    .query_string_comp_q0(query_string_comp_q0),
    .reference_string_comp_address0(grp_seq_align_fu_2178_reference_string_comp_address0),
    .reference_string_comp_ce0(grp_seq_align_fu_2178_reference_string_comp_ce0),
    .reference_string_comp_q0(reference_string_comp_q0),
    .dp_mem_0_0(grp_seq_align_fu_2178_dp_mem_0_0),
    .dp_mem_0_0_ap_vld(grp_seq_align_fu_2178_dp_mem_0_0_ap_vld),
    .dp_mem_0_1(grp_seq_align_fu_2178_dp_mem_0_1),
    .dp_mem_0_1_ap_vld(grp_seq_align_fu_2178_dp_mem_0_1_ap_vld),
    .dp_mem_0_2(grp_seq_align_fu_2178_dp_mem_0_2),
    .dp_mem_0_2_ap_vld(grp_seq_align_fu_2178_dp_mem_0_2_ap_vld),
    .dp_mem_0_3(grp_seq_align_fu_2178_dp_mem_0_3),
    .dp_mem_0_3_ap_vld(grp_seq_align_fu_2178_dp_mem_0_3_ap_vld),
    .dp_mem_0_4(grp_seq_align_fu_2178_dp_mem_0_4),
    .dp_mem_0_4_ap_vld(grp_seq_align_fu_2178_dp_mem_0_4_ap_vld),
    .dp_mem_0_5(grp_seq_align_fu_2178_dp_mem_0_5),
    .dp_mem_0_5_ap_vld(grp_seq_align_fu_2178_dp_mem_0_5_ap_vld),
    .dp_mem_0_6(grp_seq_align_fu_2178_dp_mem_0_6),
    .dp_mem_0_6_ap_vld(grp_seq_align_fu_2178_dp_mem_0_6_ap_vld),
    .dp_mem_0_7(grp_seq_align_fu_2178_dp_mem_0_7),
    .dp_mem_0_7_ap_vld(grp_seq_align_fu_2178_dp_mem_0_7_ap_vld),
    .dp_mem_0_8(grp_seq_align_fu_2178_dp_mem_0_8),
    .dp_mem_0_8_ap_vld(grp_seq_align_fu_2178_dp_mem_0_8_ap_vld),
    .dp_mem_0_9(grp_seq_align_fu_2178_dp_mem_0_9),
    .dp_mem_0_9_ap_vld(grp_seq_align_fu_2178_dp_mem_0_9_ap_vld),
    .dp_mem_0_10(grp_seq_align_fu_2178_dp_mem_0_10),
    .dp_mem_0_10_ap_vld(grp_seq_align_fu_2178_dp_mem_0_10_ap_vld),
    .dp_mem_0_11(grp_seq_align_fu_2178_dp_mem_0_11),
    .dp_mem_0_11_ap_vld(grp_seq_align_fu_2178_dp_mem_0_11_ap_vld),
    .dp_mem_0_12(grp_seq_align_fu_2178_dp_mem_0_12),
    .dp_mem_0_12_ap_vld(grp_seq_align_fu_2178_dp_mem_0_12_ap_vld),
    .dp_mem_0_13(grp_seq_align_fu_2178_dp_mem_0_13),
    .dp_mem_0_13_ap_vld(grp_seq_align_fu_2178_dp_mem_0_13_ap_vld),
    .dp_mem_0_14(grp_seq_align_fu_2178_dp_mem_0_14),
    .dp_mem_0_14_ap_vld(grp_seq_align_fu_2178_dp_mem_0_14_ap_vld),
    .dp_mem_0_15(grp_seq_align_fu_2178_dp_mem_0_15),
    .dp_mem_0_15_ap_vld(grp_seq_align_fu_2178_dp_mem_0_15_ap_vld),
    .dp_mem_0_16(grp_seq_align_fu_2178_dp_mem_0_16),
    .dp_mem_0_16_ap_vld(grp_seq_align_fu_2178_dp_mem_0_16_ap_vld),
    .dp_mem_0_17(grp_seq_align_fu_2178_dp_mem_0_17),
    .dp_mem_0_17_ap_vld(grp_seq_align_fu_2178_dp_mem_0_17_ap_vld),
    .dp_mem_0_18(grp_seq_align_fu_2178_dp_mem_0_18),
    .dp_mem_0_18_ap_vld(grp_seq_align_fu_2178_dp_mem_0_18_ap_vld),
    .dp_mem_0_19(grp_seq_align_fu_2178_dp_mem_0_19),
    .dp_mem_0_19_ap_vld(grp_seq_align_fu_2178_dp_mem_0_19_ap_vld),
    .dp_mem_0_20(grp_seq_align_fu_2178_dp_mem_0_20),
    .dp_mem_0_20_ap_vld(grp_seq_align_fu_2178_dp_mem_0_20_ap_vld),
    .dp_mem_0_21(grp_seq_align_fu_2178_dp_mem_0_21),
    .dp_mem_0_21_ap_vld(grp_seq_align_fu_2178_dp_mem_0_21_ap_vld),
    .dp_mem_0_22(grp_seq_align_fu_2178_dp_mem_0_22),
    .dp_mem_0_22_ap_vld(grp_seq_align_fu_2178_dp_mem_0_22_ap_vld),
    .dp_mem_0_23(grp_seq_align_fu_2178_dp_mem_0_23),
    .dp_mem_0_23_ap_vld(grp_seq_align_fu_2178_dp_mem_0_23_ap_vld),
    .dp_mem_0_24(grp_seq_align_fu_2178_dp_mem_0_24),
    .dp_mem_0_24_ap_vld(grp_seq_align_fu_2178_dp_mem_0_24_ap_vld),
    .dp_mem_0_25(grp_seq_align_fu_2178_dp_mem_0_25),
    .dp_mem_0_25_ap_vld(grp_seq_align_fu_2178_dp_mem_0_25_ap_vld),
    .dp_mem_0_26(grp_seq_align_fu_2178_dp_mem_0_26),
    .dp_mem_0_26_ap_vld(grp_seq_align_fu_2178_dp_mem_0_26_ap_vld),
    .dp_mem_0_27(grp_seq_align_fu_2178_dp_mem_0_27),
    .dp_mem_0_27_ap_vld(grp_seq_align_fu_2178_dp_mem_0_27_ap_vld),
    .dp_mem_0_28(grp_seq_align_fu_2178_dp_mem_0_28),
    .dp_mem_0_28_ap_vld(grp_seq_align_fu_2178_dp_mem_0_28_ap_vld),
    .dp_mem_0_29(grp_seq_align_fu_2178_dp_mem_0_29),
    .dp_mem_0_29_ap_vld(grp_seq_align_fu_2178_dp_mem_0_29_ap_vld),
    .dp_mem_0_30(grp_seq_align_fu_2178_dp_mem_0_30),
    .dp_mem_0_30_ap_vld(grp_seq_align_fu_2178_dp_mem_0_30_ap_vld),
    .dp_mem_0_31(grp_seq_align_fu_2178_dp_mem_0_31),
    .dp_mem_0_31_ap_vld(grp_seq_align_fu_2178_dp_mem_0_31_ap_vld),
    .p_read1(grp_seq_align_fu_2178_p_read1),
    .p_read2(grp_seq_align_fu_2178_p_read2),
    .p_read3(grp_seq_align_fu_2178_p_read3),
    .p_read4(grp_seq_align_fu_2178_p_read4),
    .p_read5(grp_seq_align_fu_2178_p_read5),
    .p_read6(grp_seq_align_fu_2178_p_read6),
    .p_read7(grp_seq_align_fu_2178_p_read7),
    .p_read8(grp_seq_align_fu_2178_p_read8),
    .p_read9(grp_seq_align_fu_2178_p_read9),
    .p_read10(grp_seq_align_fu_2178_p_read10),
    .p_read11(grp_seq_align_fu_2178_p_read11),
    .p_read12(grp_seq_align_fu_2178_p_read12),
    .p_read13(grp_seq_align_fu_2178_p_read13),
    .p_read14(grp_seq_align_fu_2178_p_read14),
    .p_read15(grp_seq_align_fu_2178_p_read15),
    .p_read16(grp_seq_align_fu_2178_p_read16),
    .p_read17(grp_seq_align_fu_2178_p_read17),
    .p_read18(grp_seq_align_fu_2178_p_read18),
    .p_read19(grp_seq_align_fu_2178_p_read19),
    .p_read20(grp_seq_align_fu_2178_p_read20),
    .p_read21(grp_seq_align_fu_2178_p_read21),
    .p_read22(grp_seq_align_fu_2178_p_read22),
    .p_read23(grp_seq_align_fu_2178_p_read23),
    .p_read24(grp_seq_align_fu_2178_p_read24),
    .p_read25(grp_seq_align_fu_2178_p_read25),
    .p_read26(grp_seq_align_fu_2178_p_read26),
    .p_read27(grp_seq_align_fu_2178_p_read27),
    .p_read28(grp_seq_align_fu_2178_p_read28),
    .p_read29(grp_seq_align_fu_2178_p_read29),
    .p_read30(grp_seq_align_fu_2178_p_read30),
    .p_read31(grp_seq_align_fu_2178_p_read31),
    .p_read32(grp_seq_align_fu_2178_p_read32),
    .p_read33(grp_seq_align_fu_2178_p_read33),
    .p_read34(grp_seq_align_fu_2178_p_read34),
    .p_read35(grp_seq_align_fu_2178_p_read35),
    .p_read36(grp_seq_align_fu_2178_p_read36),
    .p_read37(grp_seq_align_fu_2178_p_read37),
    .p_read38(grp_seq_align_fu_2178_p_read38),
    .p_read39(grp_seq_align_fu_2178_p_read39),
    .p_read40(grp_seq_align_fu_2178_p_read40),
    .p_read41(grp_seq_align_fu_2178_p_read41),
    .p_read42(grp_seq_align_fu_2178_p_read42),
    .p_read43(grp_seq_align_fu_2178_p_read43),
    .p_read44(grp_seq_align_fu_2178_p_read44),
    .p_read45(grp_seq_align_fu_2178_p_read45),
    .p_read46(grp_seq_align_fu_2178_p_read46),
    .p_read47(grp_seq_align_fu_2178_p_read47),
    .p_read48(grp_seq_align_fu_2178_p_read48),
    .p_read49(grp_seq_align_fu_2178_p_read49),
    .p_read50(grp_seq_align_fu_2178_p_read50),
    .p_read51(grp_seq_align_fu_2178_p_read51),
    .p_read52(grp_seq_align_fu_2178_p_read52),
    .p_read53(grp_seq_align_fu_2178_p_read53),
    .p_read54(grp_seq_align_fu_2178_p_read54),
    .p_read55(grp_seq_align_fu_2178_p_read55),
    .p_read56(grp_seq_align_fu_2178_p_read56),
    .p_read57(grp_seq_align_fu_2178_p_read57),
    .p_read58(grp_seq_align_fu_2178_p_read58),
    .p_read59(grp_seq_align_fu_2178_p_read59),
    .p_read60(grp_seq_align_fu_2178_p_read60),
    .p_read61(grp_seq_align_fu_2178_p_read61),
    .p_read62(grp_seq_align_fu_2178_p_read62),
    .p_read63(grp_seq_align_fu_2178_p_read63),
    .p_read64(grp_seq_align_fu_2178_p_read64),
    .Ix_mem_0_0(grp_seq_align_fu_2178_Ix_mem_0_0),
    .Ix_mem_0_0_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_0_ap_vld),
    .Ix_mem_0_1(grp_seq_align_fu_2178_Ix_mem_0_1),
    .Ix_mem_0_1_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_1_ap_vld),
    .Ix_mem_0_2(grp_seq_align_fu_2178_Ix_mem_0_2),
    .Ix_mem_0_2_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_2_ap_vld),
    .Ix_mem_0_3(grp_seq_align_fu_2178_Ix_mem_0_3),
    .Ix_mem_0_3_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_3_ap_vld),
    .Ix_mem_0_4(grp_seq_align_fu_2178_Ix_mem_0_4),
    .Ix_mem_0_4_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_4_ap_vld),
    .Ix_mem_0_5(grp_seq_align_fu_2178_Ix_mem_0_5),
    .Ix_mem_0_5_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_5_ap_vld),
    .Ix_mem_0_6(grp_seq_align_fu_2178_Ix_mem_0_6),
    .Ix_mem_0_6_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_6_ap_vld),
    .Ix_mem_0_7(grp_seq_align_fu_2178_Ix_mem_0_7),
    .Ix_mem_0_7_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_7_ap_vld),
    .Ix_mem_0_8(grp_seq_align_fu_2178_Ix_mem_0_8),
    .Ix_mem_0_8_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_8_ap_vld),
    .Ix_mem_0_9(grp_seq_align_fu_2178_Ix_mem_0_9),
    .Ix_mem_0_9_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_9_ap_vld),
    .Ix_mem_0_10(grp_seq_align_fu_2178_Ix_mem_0_10),
    .Ix_mem_0_10_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_10_ap_vld),
    .Ix_mem_0_11(grp_seq_align_fu_2178_Ix_mem_0_11),
    .Ix_mem_0_11_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_11_ap_vld),
    .Ix_mem_0_12(grp_seq_align_fu_2178_Ix_mem_0_12),
    .Ix_mem_0_12_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_12_ap_vld),
    .Ix_mem_0_13(grp_seq_align_fu_2178_Ix_mem_0_13),
    .Ix_mem_0_13_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_13_ap_vld),
    .Ix_mem_0_14(grp_seq_align_fu_2178_Ix_mem_0_14),
    .Ix_mem_0_14_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_14_ap_vld),
    .Ix_mem_0_15(grp_seq_align_fu_2178_Ix_mem_0_15),
    .Ix_mem_0_15_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_15_ap_vld),
    .Ix_mem_0_16(grp_seq_align_fu_2178_Ix_mem_0_16),
    .Ix_mem_0_16_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_16_ap_vld),
    .Ix_mem_0_17(grp_seq_align_fu_2178_Ix_mem_0_17),
    .Ix_mem_0_17_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_17_ap_vld),
    .Ix_mem_0_18(grp_seq_align_fu_2178_Ix_mem_0_18),
    .Ix_mem_0_18_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_18_ap_vld),
    .Ix_mem_0_19(grp_seq_align_fu_2178_Ix_mem_0_19),
    .Ix_mem_0_19_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_19_ap_vld),
    .Ix_mem_0_20(grp_seq_align_fu_2178_Ix_mem_0_20),
    .Ix_mem_0_20_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_20_ap_vld),
    .Ix_mem_0_21(grp_seq_align_fu_2178_Ix_mem_0_21),
    .Ix_mem_0_21_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_21_ap_vld),
    .Ix_mem_0_22(grp_seq_align_fu_2178_Ix_mem_0_22),
    .Ix_mem_0_22_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_22_ap_vld),
    .Ix_mem_0_23(grp_seq_align_fu_2178_Ix_mem_0_23),
    .Ix_mem_0_23_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_23_ap_vld),
    .Ix_mem_0_24(grp_seq_align_fu_2178_Ix_mem_0_24),
    .Ix_mem_0_24_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_24_ap_vld),
    .Ix_mem_0_25(grp_seq_align_fu_2178_Ix_mem_0_25),
    .Ix_mem_0_25_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_25_ap_vld),
    .Ix_mem_0_26(grp_seq_align_fu_2178_Ix_mem_0_26),
    .Ix_mem_0_26_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_26_ap_vld),
    .Ix_mem_0_27(grp_seq_align_fu_2178_Ix_mem_0_27),
    .Ix_mem_0_27_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_27_ap_vld),
    .Ix_mem_0_28(grp_seq_align_fu_2178_Ix_mem_0_28),
    .Ix_mem_0_28_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_28_ap_vld),
    .Ix_mem_0_29(grp_seq_align_fu_2178_Ix_mem_0_29),
    .Ix_mem_0_29_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_29_ap_vld),
    .Ix_mem_0_30(grp_seq_align_fu_2178_Ix_mem_0_30),
    .Ix_mem_0_30_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_30_ap_vld),
    .Ix_mem_0_31(grp_seq_align_fu_2178_Ix_mem_0_31),
    .Ix_mem_0_31_ap_vld(grp_seq_align_fu_2178_Ix_mem_0_31_ap_vld),
    .p_read65(grp_seq_align_fu_2178_p_read65),
    .p_read66(grp_seq_align_fu_2178_p_read66),
    .p_read67(grp_seq_align_fu_2178_p_read67),
    .p_read68(grp_seq_align_fu_2178_p_read68),
    .p_read69(grp_seq_align_fu_2178_p_read69),
    .p_read70(grp_seq_align_fu_2178_p_read70),
    .p_read71(grp_seq_align_fu_2178_p_read71),
    .p_read72(grp_seq_align_fu_2178_p_read72),
    .p_read73(grp_seq_align_fu_2178_p_read73),
    .p_read74(grp_seq_align_fu_2178_p_read74),
    .p_read75(grp_seq_align_fu_2178_p_read75),
    .p_read76(grp_seq_align_fu_2178_p_read76),
    .p_read77(grp_seq_align_fu_2178_p_read77),
    .p_read78(grp_seq_align_fu_2178_p_read78),
    .p_read79(grp_seq_align_fu_2178_p_read79),
    .p_read80(grp_seq_align_fu_2178_p_read80),
    .p_read81(grp_seq_align_fu_2178_p_read81),
    .p_read82(grp_seq_align_fu_2178_p_read82),
    .p_read83(grp_seq_align_fu_2178_p_read83),
    .p_read84(grp_seq_align_fu_2178_p_read84),
    .p_read85(grp_seq_align_fu_2178_p_read85),
    .p_read86(grp_seq_align_fu_2178_p_read86),
    .p_read87(grp_seq_align_fu_2178_p_read87),
    .p_read88(grp_seq_align_fu_2178_p_read88),
    .p_read89(grp_seq_align_fu_2178_p_read89),
    .p_read90(grp_seq_align_fu_2178_p_read90),
    .p_read91(grp_seq_align_fu_2178_p_read91),
    .p_read92(grp_seq_align_fu_2178_p_read92),
    .p_read93(grp_seq_align_fu_2178_p_read93),
    .p_read94(grp_seq_align_fu_2178_p_read94),
    .p_read95(grp_seq_align_fu_2178_p_read95),
    .p_read96(grp_seq_align_fu_2178_p_read96),
    .Iy_mem_0_0(grp_seq_align_fu_2178_Iy_mem_0_0),
    .Iy_mem_0_0_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_0_ap_vld),
    .Iy_mem_0_1(grp_seq_align_fu_2178_Iy_mem_0_1),
    .Iy_mem_0_1_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_1_ap_vld),
    .Iy_mem_0_2(grp_seq_align_fu_2178_Iy_mem_0_2),
    .Iy_mem_0_2_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_2_ap_vld),
    .Iy_mem_0_3(grp_seq_align_fu_2178_Iy_mem_0_3),
    .Iy_mem_0_3_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_3_ap_vld),
    .Iy_mem_0_4(grp_seq_align_fu_2178_Iy_mem_0_4),
    .Iy_mem_0_4_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_4_ap_vld),
    .Iy_mem_0_5(grp_seq_align_fu_2178_Iy_mem_0_5),
    .Iy_mem_0_5_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_5_ap_vld),
    .Iy_mem_0_6(grp_seq_align_fu_2178_Iy_mem_0_6),
    .Iy_mem_0_6_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_6_ap_vld),
    .Iy_mem_0_7(grp_seq_align_fu_2178_Iy_mem_0_7),
    .Iy_mem_0_7_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_7_ap_vld),
    .Iy_mem_0_8(grp_seq_align_fu_2178_Iy_mem_0_8),
    .Iy_mem_0_8_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_8_ap_vld),
    .Iy_mem_0_9(grp_seq_align_fu_2178_Iy_mem_0_9),
    .Iy_mem_0_9_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_9_ap_vld),
    .Iy_mem_0_10(grp_seq_align_fu_2178_Iy_mem_0_10),
    .Iy_mem_0_10_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_10_ap_vld),
    .Iy_mem_0_11(grp_seq_align_fu_2178_Iy_mem_0_11),
    .Iy_mem_0_11_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_11_ap_vld),
    .Iy_mem_0_12(grp_seq_align_fu_2178_Iy_mem_0_12),
    .Iy_mem_0_12_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_12_ap_vld),
    .Iy_mem_0_13(grp_seq_align_fu_2178_Iy_mem_0_13),
    .Iy_mem_0_13_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_13_ap_vld),
    .Iy_mem_0_14(grp_seq_align_fu_2178_Iy_mem_0_14),
    .Iy_mem_0_14_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_14_ap_vld),
    .Iy_mem_0_15(grp_seq_align_fu_2178_Iy_mem_0_15),
    .Iy_mem_0_15_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_15_ap_vld),
    .Iy_mem_0_16(grp_seq_align_fu_2178_Iy_mem_0_16),
    .Iy_mem_0_16_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_16_ap_vld),
    .Iy_mem_0_17(grp_seq_align_fu_2178_Iy_mem_0_17),
    .Iy_mem_0_17_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_17_ap_vld),
    .Iy_mem_0_18(grp_seq_align_fu_2178_Iy_mem_0_18),
    .Iy_mem_0_18_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_18_ap_vld),
    .Iy_mem_0_19(grp_seq_align_fu_2178_Iy_mem_0_19),
    .Iy_mem_0_19_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_19_ap_vld),
    .Iy_mem_0_20(grp_seq_align_fu_2178_Iy_mem_0_20),
    .Iy_mem_0_20_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_20_ap_vld),
    .Iy_mem_0_21(grp_seq_align_fu_2178_Iy_mem_0_21),
    .Iy_mem_0_21_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_21_ap_vld),
    .Iy_mem_0_22(grp_seq_align_fu_2178_Iy_mem_0_22),
    .Iy_mem_0_22_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_22_ap_vld),
    .Iy_mem_0_23(grp_seq_align_fu_2178_Iy_mem_0_23),
    .Iy_mem_0_23_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_23_ap_vld),
    .Iy_mem_0_24(grp_seq_align_fu_2178_Iy_mem_0_24),
    .Iy_mem_0_24_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_24_ap_vld),
    .Iy_mem_0_25(grp_seq_align_fu_2178_Iy_mem_0_25),
    .Iy_mem_0_25_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_25_ap_vld),
    .Iy_mem_0_26(grp_seq_align_fu_2178_Iy_mem_0_26),
    .Iy_mem_0_26_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_26_ap_vld),
    .Iy_mem_0_27(grp_seq_align_fu_2178_Iy_mem_0_27),
    .Iy_mem_0_27_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_27_ap_vld),
    .Iy_mem_0_28(grp_seq_align_fu_2178_Iy_mem_0_28),
    .Iy_mem_0_28_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_28_ap_vld),
    .Iy_mem_0_29(grp_seq_align_fu_2178_Iy_mem_0_29),
    .Iy_mem_0_29_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_29_ap_vld),
    .Iy_mem_0_30(grp_seq_align_fu_2178_Iy_mem_0_30),
    .Iy_mem_0_30_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_30_ap_vld),
    .Iy_mem_0_31(grp_seq_align_fu_2178_Iy_mem_0_31),
    .Iy_mem_0_31_ap_vld(grp_seq_align_fu_2178_Iy_mem_0_31_ap_vld),
    .p_read97(grp_seq_align_fu_2178_p_read97),
    .p_read98(grp_seq_align_fu_2178_p_read98),
    .p_read99(grp_seq_align_fu_2178_p_read99),
    .p_read100(grp_seq_align_fu_2178_p_read100),
    .p_read101(grp_seq_align_fu_2178_p_read101),
    .p_read102(grp_seq_align_fu_2178_p_read102),
    .p_read103(grp_seq_align_fu_2178_p_read103),
    .p_read104(grp_seq_align_fu_2178_p_read104),
    .p_read105(grp_seq_align_fu_2178_p_read105),
    .p_read106(grp_seq_align_fu_2178_p_read106),
    .p_read107(grp_seq_align_fu_2178_p_read107),
    .p_read108(grp_seq_align_fu_2178_p_read108),
    .p_read109(grp_seq_align_fu_2178_p_read109),
    .p_read110(grp_seq_align_fu_2178_p_read110),
    .p_read111(grp_seq_align_fu_2178_p_read111),
    .p_read112(grp_seq_align_fu_2178_p_read112),
    .p_read113(grp_seq_align_fu_2178_p_read113),
    .p_read114(grp_seq_align_fu_2178_p_read114),
    .p_read115(grp_seq_align_fu_2178_p_read115),
    .p_read116(grp_seq_align_fu_2178_p_read116),
    .p_read117(grp_seq_align_fu_2178_p_read117),
    .p_read118(grp_seq_align_fu_2178_p_read118),
    .p_read119(grp_seq_align_fu_2178_p_read119),
    .p_read120(grp_seq_align_fu_2178_p_read120),
    .p_read121(grp_seq_align_fu_2178_p_read121),
    .p_read122(grp_seq_align_fu_2178_p_read122),
    .p_read123(grp_seq_align_fu_2178_p_read123),
    .p_read124(grp_seq_align_fu_2178_p_read124),
    .p_read125(grp_seq_align_fu_2178_p_read125),
    .p_read126(grp_seq_align_fu_2178_p_read126),
    .p_read127(grp_seq_align_fu_2178_p_read127),
    .p_read128(grp_seq_align_fu_2178_p_read128),
    .last_pe_score_address0(grp_seq_align_fu_2178_last_pe_score_address0),
    .last_pe_score_ce0(grp_seq_align_fu_2178_last_pe_score_ce0),
    .last_pe_score_we0(grp_seq_align_fu_2178_last_pe_score_we0),
    .last_pe_score_d0(grp_seq_align_fu_2178_last_pe_score_d0),
    .last_pe_score_address1(grp_seq_align_fu_2178_last_pe_score_address1),
    .last_pe_score_ce1(grp_seq_align_fu_2178_last_pe_score_ce1),
    .last_pe_score_q1(last_pe_score_q1),
    .last_pe_scoreIx_address0(grp_seq_align_fu_2178_last_pe_scoreIx_address0),
    .last_pe_scoreIx_ce0(grp_seq_align_fu_2178_last_pe_scoreIx_ce0),
    .last_pe_scoreIx_we0(grp_seq_align_fu_2178_last_pe_scoreIx_we0),
    .last_pe_scoreIx_d0(grp_seq_align_fu_2178_last_pe_scoreIx_d0),
    .last_pe_scoreIx_q0(last_pe_scoreIx_q0),
    .dp_matrix1_0_address0(grp_seq_align_fu_2178_dp_matrix1_0_address0),
    .dp_matrix1_0_ce0(grp_seq_align_fu_2178_dp_matrix1_0_ce0),
    .dp_matrix1_0_we0(grp_seq_align_fu_2178_dp_matrix1_0_we0),
    .dp_matrix1_0_d0(grp_seq_align_fu_2178_dp_matrix1_0_d0),
    .dp_matrix1_0_address1(grp_seq_align_fu_2178_dp_matrix1_0_address1),
    .dp_matrix1_0_ce1(grp_seq_align_fu_2178_dp_matrix1_0_ce1),
    .dp_matrix1_0_we1(grp_seq_align_fu_2178_dp_matrix1_0_we1),
    .dp_matrix1_0_d1(grp_seq_align_fu_2178_dp_matrix1_0_d1),
    .dp_matrix1_1_address0(grp_seq_align_fu_2178_dp_matrix1_1_address0),
    .dp_matrix1_1_ce0(grp_seq_align_fu_2178_dp_matrix1_1_ce0),
    .dp_matrix1_1_we0(grp_seq_align_fu_2178_dp_matrix1_1_we0),
    .dp_matrix1_1_d0(grp_seq_align_fu_2178_dp_matrix1_1_d0),
    .dp_matrix1_1_address1(grp_seq_align_fu_2178_dp_matrix1_1_address1),
    .dp_matrix1_1_ce1(grp_seq_align_fu_2178_dp_matrix1_1_ce1),
    .dp_matrix1_1_we1(grp_seq_align_fu_2178_dp_matrix1_1_we1),
    .dp_matrix1_1_d1(grp_seq_align_fu_2178_dp_matrix1_1_d1),
    .dp_matrix1_2_address0(grp_seq_align_fu_2178_dp_matrix1_2_address0),
    .dp_matrix1_2_ce0(grp_seq_align_fu_2178_dp_matrix1_2_ce0),
    .dp_matrix1_2_we0(grp_seq_align_fu_2178_dp_matrix1_2_we0),
    .dp_matrix1_2_d0(grp_seq_align_fu_2178_dp_matrix1_2_d0),
    .dp_matrix1_2_address1(grp_seq_align_fu_2178_dp_matrix1_2_address1),
    .dp_matrix1_2_ce1(grp_seq_align_fu_2178_dp_matrix1_2_ce1),
    .dp_matrix1_2_we1(grp_seq_align_fu_2178_dp_matrix1_2_we1),
    .dp_matrix1_2_d1(grp_seq_align_fu_2178_dp_matrix1_2_d1),
    .dp_matrix1_3_address0(grp_seq_align_fu_2178_dp_matrix1_3_address0),
    .dp_matrix1_3_ce0(grp_seq_align_fu_2178_dp_matrix1_3_ce0),
    .dp_matrix1_3_we0(grp_seq_align_fu_2178_dp_matrix1_3_we0),
    .dp_matrix1_3_d0(grp_seq_align_fu_2178_dp_matrix1_3_d0),
    .dp_matrix1_3_address1(grp_seq_align_fu_2178_dp_matrix1_3_address1),
    .dp_matrix1_3_ce1(grp_seq_align_fu_2178_dp_matrix1_3_ce1),
    .dp_matrix1_3_we1(grp_seq_align_fu_2178_dp_matrix1_3_we1),
    .dp_matrix1_3_d1(grp_seq_align_fu_2178_dp_matrix1_3_d1),
    .dp_matrix1_4_address0(grp_seq_align_fu_2178_dp_matrix1_4_address0),
    .dp_matrix1_4_ce0(grp_seq_align_fu_2178_dp_matrix1_4_ce0),
    .dp_matrix1_4_we0(grp_seq_align_fu_2178_dp_matrix1_4_we0),
    .dp_matrix1_4_d0(grp_seq_align_fu_2178_dp_matrix1_4_d0),
    .dp_matrix1_4_address1(grp_seq_align_fu_2178_dp_matrix1_4_address1),
    .dp_matrix1_4_ce1(grp_seq_align_fu_2178_dp_matrix1_4_ce1),
    .dp_matrix1_4_we1(grp_seq_align_fu_2178_dp_matrix1_4_we1),
    .dp_matrix1_4_d1(grp_seq_align_fu_2178_dp_matrix1_4_d1),
    .dp_matrix1_5_address0(grp_seq_align_fu_2178_dp_matrix1_5_address0),
    .dp_matrix1_5_ce0(grp_seq_align_fu_2178_dp_matrix1_5_ce0),
    .dp_matrix1_5_we0(grp_seq_align_fu_2178_dp_matrix1_5_we0),
    .dp_matrix1_5_d0(grp_seq_align_fu_2178_dp_matrix1_5_d0),
    .dp_matrix1_5_address1(grp_seq_align_fu_2178_dp_matrix1_5_address1),
    .dp_matrix1_5_ce1(grp_seq_align_fu_2178_dp_matrix1_5_ce1),
    .dp_matrix1_5_we1(grp_seq_align_fu_2178_dp_matrix1_5_we1),
    .dp_matrix1_5_d1(grp_seq_align_fu_2178_dp_matrix1_5_d1),
    .dp_matrix1_6_address0(grp_seq_align_fu_2178_dp_matrix1_6_address0),
    .dp_matrix1_6_ce0(grp_seq_align_fu_2178_dp_matrix1_6_ce0),
    .dp_matrix1_6_we0(grp_seq_align_fu_2178_dp_matrix1_6_we0),
    .dp_matrix1_6_d0(grp_seq_align_fu_2178_dp_matrix1_6_d0),
    .dp_matrix1_6_address1(grp_seq_align_fu_2178_dp_matrix1_6_address1),
    .dp_matrix1_6_ce1(grp_seq_align_fu_2178_dp_matrix1_6_ce1),
    .dp_matrix1_6_we1(grp_seq_align_fu_2178_dp_matrix1_6_we1),
    .dp_matrix1_6_d1(grp_seq_align_fu_2178_dp_matrix1_6_d1),
    .dp_matrix1_7_address0(grp_seq_align_fu_2178_dp_matrix1_7_address0),
    .dp_matrix1_7_ce0(grp_seq_align_fu_2178_dp_matrix1_7_ce0),
    .dp_matrix1_7_we0(grp_seq_align_fu_2178_dp_matrix1_7_we0),
    .dp_matrix1_7_d0(grp_seq_align_fu_2178_dp_matrix1_7_d0),
    .dp_matrix1_7_address1(grp_seq_align_fu_2178_dp_matrix1_7_address1),
    .dp_matrix1_7_ce1(grp_seq_align_fu_2178_dp_matrix1_7_ce1),
    .dp_matrix1_7_we1(grp_seq_align_fu_2178_dp_matrix1_7_we1),
    .dp_matrix1_7_d1(grp_seq_align_fu_2178_dp_matrix1_7_d1),
    .dp_matrix1_8_address0(grp_seq_align_fu_2178_dp_matrix1_8_address0),
    .dp_matrix1_8_ce0(grp_seq_align_fu_2178_dp_matrix1_8_ce0),
    .dp_matrix1_8_we0(grp_seq_align_fu_2178_dp_matrix1_8_we0),
    .dp_matrix1_8_d0(grp_seq_align_fu_2178_dp_matrix1_8_d0),
    .dp_matrix1_8_address1(grp_seq_align_fu_2178_dp_matrix1_8_address1),
    .dp_matrix1_8_ce1(grp_seq_align_fu_2178_dp_matrix1_8_ce1),
    .dp_matrix1_8_we1(grp_seq_align_fu_2178_dp_matrix1_8_we1),
    .dp_matrix1_8_d1(grp_seq_align_fu_2178_dp_matrix1_8_d1),
    .dp_matrix1_9_address0(grp_seq_align_fu_2178_dp_matrix1_9_address0),
    .dp_matrix1_9_ce0(grp_seq_align_fu_2178_dp_matrix1_9_ce0),
    .dp_matrix1_9_we0(grp_seq_align_fu_2178_dp_matrix1_9_we0),
    .dp_matrix1_9_d0(grp_seq_align_fu_2178_dp_matrix1_9_d0),
    .dp_matrix1_9_address1(grp_seq_align_fu_2178_dp_matrix1_9_address1),
    .dp_matrix1_9_ce1(grp_seq_align_fu_2178_dp_matrix1_9_ce1),
    .dp_matrix1_9_we1(grp_seq_align_fu_2178_dp_matrix1_9_we1),
    .dp_matrix1_9_d1(grp_seq_align_fu_2178_dp_matrix1_9_d1),
    .dp_matrix1_10_address0(grp_seq_align_fu_2178_dp_matrix1_10_address0),
    .dp_matrix1_10_ce0(grp_seq_align_fu_2178_dp_matrix1_10_ce0),
    .dp_matrix1_10_we0(grp_seq_align_fu_2178_dp_matrix1_10_we0),
    .dp_matrix1_10_d0(grp_seq_align_fu_2178_dp_matrix1_10_d0),
    .dp_matrix1_10_address1(grp_seq_align_fu_2178_dp_matrix1_10_address1),
    .dp_matrix1_10_ce1(grp_seq_align_fu_2178_dp_matrix1_10_ce1),
    .dp_matrix1_10_we1(grp_seq_align_fu_2178_dp_matrix1_10_we1),
    .dp_matrix1_10_d1(grp_seq_align_fu_2178_dp_matrix1_10_d1),
    .dp_matrix1_11_address0(grp_seq_align_fu_2178_dp_matrix1_11_address0),
    .dp_matrix1_11_ce0(grp_seq_align_fu_2178_dp_matrix1_11_ce0),
    .dp_matrix1_11_we0(grp_seq_align_fu_2178_dp_matrix1_11_we0),
    .dp_matrix1_11_d0(grp_seq_align_fu_2178_dp_matrix1_11_d0),
    .dp_matrix1_11_address1(grp_seq_align_fu_2178_dp_matrix1_11_address1),
    .dp_matrix1_11_ce1(grp_seq_align_fu_2178_dp_matrix1_11_ce1),
    .dp_matrix1_11_we1(grp_seq_align_fu_2178_dp_matrix1_11_we1),
    .dp_matrix1_11_d1(grp_seq_align_fu_2178_dp_matrix1_11_d1),
    .dp_matrix1_12_address0(grp_seq_align_fu_2178_dp_matrix1_12_address0),
    .dp_matrix1_12_ce0(grp_seq_align_fu_2178_dp_matrix1_12_ce0),
    .dp_matrix1_12_we0(grp_seq_align_fu_2178_dp_matrix1_12_we0),
    .dp_matrix1_12_d0(grp_seq_align_fu_2178_dp_matrix1_12_d0),
    .dp_matrix1_12_address1(grp_seq_align_fu_2178_dp_matrix1_12_address1),
    .dp_matrix1_12_ce1(grp_seq_align_fu_2178_dp_matrix1_12_ce1),
    .dp_matrix1_12_we1(grp_seq_align_fu_2178_dp_matrix1_12_we1),
    .dp_matrix1_12_d1(grp_seq_align_fu_2178_dp_matrix1_12_d1),
    .dp_matrix1_13_address0(grp_seq_align_fu_2178_dp_matrix1_13_address0),
    .dp_matrix1_13_ce0(grp_seq_align_fu_2178_dp_matrix1_13_ce0),
    .dp_matrix1_13_we0(grp_seq_align_fu_2178_dp_matrix1_13_we0),
    .dp_matrix1_13_d0(grp_seq_align_fu_2178_dp_matrix1_13_d0),
    .dp_matrix1_13_address1(grp_seq_align_fu_2178_dp_matrix1_13_address1),
    .dp_matrix1_13_ce1(grp_seq_align_fu_2178_dp_matrix1_13_ce1),
    .dp_matrix1_13_we1(grp_seq_align_fu_2178_dp_matrix1_13_we1),
    .dp_matrix1_13_d1(grp_seq_align_fu_2178_dp_matrix1_13_d1),
    .dp_matrix1_14_address0(grp_seq_align_fu_2178_dp_matrix1_14_address0),
    .dp_matrix1_14_ce0(grp_seq_align_fu_2178_dp_matrix1_14_ce0),
    .dp_matrix1_14_we0(grp_seq_align_fu_2178_dp_matrix1_14_we0),
    .dp_matrix1_14_d0(grp_seq_align_fu_2178_dp_matrix1_14_d0),
    .dp_matrix1_14_address1(grp_seq_align_fu_2178_dp_matrix1_14_address1),
    .dp_matrix1_14_ce1(grp_seq_align_fu_2178_dp_matrix1_14_ce1),
    .dp_matrix1_14_we1(grp_seq_align_fu_2178_dp_matrix1_14_we1),
    .dp_matrix1_14_d1(grp_seq_align_fu_2178_dp_matrix1_14_d1),
    .dp_matrix1_15_address0(grp_seq_align_fu_2178_dp_matrix1_15_address0),
    .dp_matrix1_15_ce0(grp_seq_align_fu_2178_dp_matrix1_15_ce0),
    .dp_matrix1_15_we0(grp_seq_align_fu_2178_dp_matrix1_15_we0),
    .dp_matrix1_15_d0(grp_seq_align_fu_2178_dp_matrix1_15_d0),
    .dp_matrix1_15_address1(grp_seq_align_fu_2178_dp_matrix1_15_address1),
    .dp_matrix1_15_ce1(grp_seq_align_fu_2178_dp_matrix1_15_ce1),
    .dp_matrix1_15_we1(grp_seq_align_fu_2178_dp_matrix1_15_we1),
    .dp_matrix1_15_d1(grp_seq_align_fu_2178_dp_matrix1_15_d1),
    .ap_return_0(grp_seq_align_fu_2178_ap_return_0),
    .ap_return_1(grp_seq_align_fu_2178_ap_return_1),
    .ap_return_2(grp_seq_align_fu_2178_ap_return_2),
    .ap_return_3(grp_seq_align_fu_2178_ap_return_3),
    .ap_return_4(grp_seq_align_fu_2178_ap_return_4),
    .ap_return_5(grp_seq_align_fu_2178_ap_return_5),
    .ap_return_6(grp_seq_align_fu_2178_ap_return_6),
    .ap_return_7(grp_seq_align_fu_2178_ap_return_7),
    .ap_return_8(grp_seq_align_fu_2178_ap_return_8),
    .ap_return_9(grp_seq_align_fu_2178_ap_return_9),
    .ap_return_10(grp_seq_align_fu_2178_ap_return_10),
    .ap_return_11(grp_seq_align_fu_2178_ap_return_11),
    .ap_return_12(grp_seq_align_fu_2178_ap_return_12),
    .ap_return_13(grp_seq_align_fu_2178_ap_return_13),
    .ap_return_14(grp_seq_align_fu_2178_ap_return_14),
    .ap_return_15(grp_seq_align_fu_2178_ap_return_15),
    .ap_return_16(grp_seq_align_fu_2178_ap_return_16),
    .ap_return_17(grp_seq_align_fu_2178_ap_return_17),
    .ap_return_18(grp_seq_align_fu_2178_ap_return_18),
    .ap_return_19(grp_seq_align_fu_2178_ap_return_19),
    .ap_return_20(grp_seq_align_fu_2178_ap_return_20),
    .ap_return_21(grp_seq_align_fu_2178_ap_return_21),
    .ap_return_22(grp_seq_align_fu_2178_ap_return_22),
    .ap_return_23(grp_seq_align_fu_2178_ap_return_23),
    .ap_return_24(grp_seq_align_fu_2178_ap_return_24),
    .ap_return_25(grp_seq_align_fu_2178_ap_return_25),
    .ap_return_26(grp_seq_align_fu_2178_ap_return_26),
    .ap_return_27(grp_seq_align_fu_2178_ap_return_27),
    .ap_return_28(grp_seq_align_fu_2178_ap_return_28),
    .ap_return_29(grp_seq_align_fu_2178_ap_return_29),
    .ap_return_30(grp_seq_align_fu_2178_ap_return_30),
    .ap_return_31(grp_seq_align_fu_2178_ap_return_31),
    .ap_return_32(grp_seq_align_fu_2178_ap_return_32),
    .ap_return_33(grp_seq_align_fu_2178_ap_return_33),
    .ap_return_34(grp_seq_align_fu_2178_ap_return_34),
    .ap_return_35(grp_seq_align_fu_2178_ap_return_35),
    .ap_return_36(grp_seq_align_fu_2178_ap_return_36),
    .ap_return_37(grp_seq_align_fu_2178_ap_return_37),
    .ap_return_38(grp_seq_align_fu_2178_ap_return_38),
    .ap_return_39(grp_seq_align_fu_2178_ap_return_39),
    .ap_return_40(grp_seq_align_fu_2178_ap_return_40),
    .ap_return_41(grp_seq_align_fu_2178_ap_return_41),
    .ap_return_42(grp_seq_align_fu_2178_ap_return_42),
    .ap_return_43(grp_seq_align_fu_2178_ap_return_43),
    .ap_return_44(grp_seq_align_fu_2178_ap_return_44),
    .ap_return_45(grp_seq_align_fu_2178_ap_return_45),
    .ap_return_46(grp_seq_align_fu_2178_ap_return_46),
    .ap_return_47(grp_seq_align_fu_2178_ap_return_47),
    .ap_return_48(grp_seq_align_fu_2178_ap_return_48),
    .ap_return_49(grp_seq_align_fu_2178_ap_return_49),
    .ap_return_50(grp_seq_align_fu_2178_ap_return_50),
    .ap_return_51(grp_seq_align_fu_2178_ap_return_51),
    .ap_return_52(grp_seq_align_fu_2178_ap_return_52),
    .ap_return_53(grp_seq_align_fu_2178_ap_return_53),
    .ap_return_54(grp_seq_align_fu_2178_ap_return_54),
    .ap_return_55(grp_seq_align_fu_2178_ap_return_55),
    .ap_return_56(grp_seq_align_fu_2178_ap_return_56),
    .ap_return_57(grp_seq_align_fu_2178_ap_return_57),
    .ap_return_58(grp_seq_align_fu_2178_ap_return_58),
    .ap_return_59(grp_seq_align_fu_2178_ap_return_59),
    .ap_return_60(grp_seq_align_fu_2178_ap_return_60),
    .ap_return_61(grp_seq_align_fu_2178_ap_return_61),
    .ap_return_62(grp_seq_align_fu_2178_ap_return_62),
    .ap_return_63(grp_seq_align_fu_2178_ap_return_63),
    .ap_return_64(grp_seq_align_fu_2178_ap_return_64),
    .ap_return_65(grp_seq_align_fu_2178_ap_return_65),
    .ap_return_66(grp_seq_align_fu_2178_ap_return_66),
    .ap_return_67(grp_seq_align_fu_2178_ap_return_67),
    .ap_return_68(grp_seq_align_fu_2178_ap_return_68),
    .ap_return_69(grp_seq_align_fu_2178_ap_return_69),
    .ap_return_70(grp_seq_align_fu_2178_ap_return_70),
    .ap_return_71(grp_seq_align_fu_2178_ap_return_71),
    .ap_return_72(grp_seq_align_fu_2178_ap_return_72),
    .ap_return_73(grp_seq_align_fu_2178_ap_return_73),
    .ap_return_74(grp_seq_align_fu_2178_ap_return_74),
    .ap_return_75(grp_seq_align_fu_2178_ap_return_75),
    .ap_return_76(grp_seq_align_fu_2178_ap_return_76),
    .ap_return_77(grp_seq_align_fu_2178_ap_return_77),
    .ap_return_78(grp_seq_align_fu_2178_ap_return_78),
    .ap_return_79(grp_seq_align_fu_2178_ap_return_79),
    .ap_return_80(grp_seq_align_fu_2178_ap_return_80),
    .ap_return_81(grp_seq_align_fu_2178_ap_return_81),
    .ap_return_82(grp_seq_align_fu_2178_ap_return_82),
    .ap_return_83(grp_seq_align_fu_2178_ap_return_83),
    .ap_return_84(grp_seq_align_fu_2178_ap_return_84),
    .ap_return_85(grp_seq_align_fu_2178_ap_return_85),
    .ap_return_86(grp_seq_align_fu_2178_ap_return_86),
    .ap_return_87(grp_seq_align_fu_2178_ap_return_87),
    .ap_return_88(grp_seq_align_fu_2178_ap_return_88),
    .ap_return_89(grp_seq_align_fu_2178_ap_return_89),
    .ap_return_90(grp_seq_align_fu_2178_ap_return_90),
    .ap_return_91(grp_seq_align_fu_2178_ap_return_91),
    .ap_return_92(grp_seq_align_fu_2178_ap_return_92),
    .ap_return_93(grp_seq_align_fu_2178_ap_return_93),
    .ap_return_94(grp_seq_align_fu_2178_ap_return_94),
    .ap_return_95(grp_seq_align_fu_2178_ap_return_95),
    .ap_return_96(grp_seq_align_fu_2178_ap_return_96),
    .ap_return_97(grp_seq_align_fu_2178_ap_return_97),
    .ap_return_98(grp_seq_align_fu_2178_ap_return_98),
    .ap_return_99(grp_seq_align_fu_2178_ap_return_99),
    .ap_return_100(grp_seq_align_fu_2178_ap_return_100),
    .ap_return_101(grp_seq_align_fu_2178_ap_return_101),
    .ap_return_102(grp_seq_align_fu_2178_ap_return_102),
    .ap_return_103(grp_seq_align_fu_2178_ap_return_103),
    .ap_return_104(grp_seq_align_fu_2178_ap_return_104),
    .ap_return_105(grp_seq_align_fu_2178_ap_return_105),
    .ap_return_106(grp_seq_align_fu_2178_ap_return_106),
    .ap_return_107(grp_seq_align_fu_2178_ap_return_107),
    .ap_return_108(grp_seq_align_fu_2178_ap_return_108),
    .ap_return_109(grp_seq_align_fu_2178_ap_return_109),
    .ap_return_110(grp_seq_align_fu_2178_ap_return_110),
    .ap_return_111(grp_seq_align_fu_2178_ap_return_111),
    .ap_return_112(grp_seq_align_fu_2178_ap_return_112),
    .ap_return_113(grp_seq_align_fu_2178_ap_return_113),
    .ap_return_114(grp_seq_align_fu_2178_ap_return_114),
    .ap_return_115(grp_seq_align_fu_2178_ap_return_115),
    .ap_return_116(grp_seq_align_fu_2178_ap_return_116),
    .ap_return_117(grp_seq_align_fu_2178_ap_return_117),
    .ap_return_118(grp_seq_align_fu_2178_ap_return_118),
    .ap_return_119(grp_seq_align_fu_2178_ap_return_119),
    .ap_return_120(grp_seq_align_fu_2178_ap_return_120),
    .ap_return_121(grp_seq_align_fu_2178_ap_return_121),
    .ap_return_122(grp_seq_align_fu_2178_ap_return_122),
    .ap_return_123(grp_seq_align_fu_2178_ap_return_123),
    .ap_return_124(grp_seq_align_fu_2178_ap_return_124),
    .ap_return_125(grp_seq_align_fu_2178_ap_return_125),
    .ap_return_126(grp_seq_align_fu_2178_ap_return_126),
    .ap_return_127(grp_seq_align_fu_2178_ap_return_127)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_align_fu_2178_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_seq_align_fu_2178_ap_start_reg <= 1'b1;
        end else if ((grp_seq_align_fu_2178_ap_ready == 1'b1)) begin
            grp_seq_align_fu_2178_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        Ix_mem_1_0_read_reg_3630 <= Ix_mem_1_0_i;
        Ix_mem_1_10_read_reg_3680 <= Ix_mem_1_10_i;
        Ix_mem_1_11_read_reg_3685 <= Ix_mem_1_11_i;
        Ix_mem_1_12_read_reg_3690 <= Ix_mem_1_12_i;
        Ix_mem_1_13_read_reg_3695 <= Ix_mem_1_13_i;
        Ix_mem_1_14_read_reg_3700 <= Ix_mem_1_14_i;
        Ix_mem_1_15_read_reg_3705 <= Ix_mem_1_15_i;
        Ix_mem_1_16_read_reg_3710 <= Ix_mem_1_16_i;
        Ix_mem_1_17_read_reg_3715 <= Ix_mem_1_17_i;
        Ix_mem_1_18_read_reg_3720 <= Ix_mem_1_18_i;
        Ix_mem_1_19_read_reg_3725 <= Ix_mem_1_19_i;
        Ix_mem_1_1_read_reg_3635 <= Ix_mem_1_1_i;
        Ix_mem_1_20_read_reg_3730 <= Ix_mem_1_20_i;
        Ix_mem_1_21_read_reg_3735 <= Ix_mem_1_21_i;
        Ix_mem_1_22_read_reg_3740 <= Ix_mem_1_22_i;
        Ix_mem_1_23_read_reg_3745 <= Ix_mem_1_23_i;
        Ix_mem_1_24_read_reg_3750 <= Ix_mem_1_24_i;
        Ix_mem_1_25_read_reg_3755 <= Ix_mem_1_25_i;
        Ix_mem_1_26_read_reg_3760 <= Ix_mem_1_26_i;
        Ix_mem_1_27_read_reg_3765 <= Ix_mem_1_27_i;
        Ix_mem_1_28_read_reg_3770 <= Ix_mem_1_28_i;
        Ix_mem_1_29_read_reg_3775 <= Ix_mem_1_29_i;
        Ix_mem_1_2_read_reg_3640 <= Ix_mem_1_2_i;
        Ix_mem_1_30_read_reg_3780 <= Ix_mem_1_30_i;
        Ix_mem_1_31_read_reg_3785 <= Ix_mem_1_31_i;
        Ix_mem_1_3_read_reg_3645 <= Ix_mem_1_3_i;
        Ix_mem_1_4_read_reg_3650 <= Ix_mem_1_4_i;
        Ix_mem_1_5_read_reg_3655 <= Ix_mem_1_5_i;
        Ix_mem_1_6_read_reg_3660 <= Ix_mem_1_6_i;
        Ix_mem_1_7_read_reg_3665 <= Ix_mem_1_7_i;
        Ix_mem_1_8_read_reg_3670 <= Ix_mem_1_8_i;
        Ix_mem_1_9_read_reg_3675 <= Ix_mem_1_9_i;
        Iy_mem_1_0_read_reg_3790 <= Iy_mem_1_0_i;
        Iy_mem_1_10_read_reg_3840 <= Iy_mem_1_10_i;
        Iy_mem_1_11_read_reg_3845 <= Iy_mem_1_11_i;
        Iy_mem_1_12_read_reg_3850 <= Iy_mem_1_12_i;
        Iy_mem_1_13_read_reg_3855 <= Iy_mem_1_13_i;
        Iy_mem_1_14_read_reg_3860 <= Iy_mem_1_14_i;
        Iy_mem_1_15_read_reg_3865 <= Iy_mem_1_15_i;
        Iy_mem_1_16_read_reg_3870 <= Iy_mem_1_16_i;
        Iy_mem_1_17_read_reg_3875 <= Iy_mem_1_17_i;
        Iy_mem_1_18_read_reg_3880 <= Iy_mem_1_18_i;
        Iy_mem_1_19_read_reg_3885 <= Iy_mem_1_19_i;
        Iy_mem_1_1_read_reg_3795 <= Iy_mem_1_1_i;
        Iy_mem_1_20_read_reg_3890 <= Iy_mem_1_20_i;
        Iy_mem_1_21_read_reg_3895 <= Iy_mem_1_21_i;
        Iy_mem_1_22_read_reg_3900 <= Iy_mem_1_22_i;
        Iy_mem_1_23_read_reg_3905 <= Iy_mem_1_23_i;
        Iy_mem_1_24_read_reg_3910 <= Iy_mem_1_24_i;
        Iy_mem_1_25_read_reg_3915 <= Iy_mem_1_25_i;
        Iy_mem_1_26_read_reg_3920 <= Iy_mem_1_26_i;
        Iy_mem_1_27_read_reg_3925 <= Iy_mem_1_27_i;
        Iy_mem_1_28_read_reg_3930 <= Iy_mem_1_28_i;
        Iy_mem_1_29_read_reg_3935 <= Iy_mem_1_29_i;
        Iy_mem_1_2_read_reg_3800 <= Iy_mem_1_2_i;
        Iy_mem_1_30_read_reg_3940 <= Iy_mem_1_30_i;
        Iy_mem_1_31_read_reg_3945 <= Iy_mem_1_31_i;
        Iy_mem_1_3_read_reg_3805 <= Iy_mem_1_3_i;
        Iy_mem_1_4_read_reg_3810 <= Iy_mem_1_4_i;
        Iy_mem_1_5_read_reg_3815 <= Iy_mem_1_5_i;
        Iy_mem_1_6_read_reg_3820 <= Iy_mem_1_6_i;
        Iy_mem_1_7_read_reg_3825 <= Iy_mem_1_7_i;
        Iy_mem_1_8_read_reg_3830 <= Iy_mem_1_8_i;
        Iy_mem_1_9_read_reg_3835 <= Iy_mem_1_9_i;
        dp_mem_1_0_read_reg_3310 <= dp_mem_1_0_i;
        dp_mem_1_10_read_reg_3360 <= dp_mem_1_10_i;
        dp_mem_1_11_read_reg_3365 <= dp_mem_1_11_i;
        dp_mem_1_12_read_reg_3370 <= dp_mem_1_12_i;
        dp_mem_1_13_read_reg_3375 <= dp_mem_1_13_i;
        dp_mem_1_14_read_reg_3380 <= dp_mem_1_14_i;
        dp_mem_1_15_read_reg_3385 <= dp_mem_1_15_i;
        dp_mem_1_16_read_reg_3390 <= dp_mem_1_16_i;
        dp_mem_1_17_read_reg_3395 <= dp_mem_1_17_i;
        dp_mem_1_18_read_reg_3400 <= dp_mem_1_18_i;
        dp_mem_1_19_read_reg_3405 <= dp_mem_1_19_i;
        dp_mem_1_1_read_reg_3315 <= dp_mem_1_1_i;
        dp_mem_1_20_read_reg_3410 <= dp_mem_1_20_i;
        dp_mem_1_21_read_reg_3415 <= dp_mem_1_21_i;
        dp_mem_1_22_read_reg_3420 <= dp_mem_1_22_i;
        dp_mem_1_23_read_reg_3425 <= dp_mem_1_23_i;
        dp_mem_1_24_read_reg_3430 <= dp_mem_1_24_i;
        dp_mem_1_25_read_reg_3435 <= dp_mem_1_25_i;
        dp_mem_1_26_read_reg_3440 <= dp_mem_1_26_i;
        dp_mem_1_27_read_reg_3445 <= dp_mem_1_27_i;
        dp_mem_1_28_read_reg_3450 <= dp_mem_1_28_i;
        dp_mem_1_29_read_reg_3455 <= dp_mem_1_29_i;
        dp_mem_1_2_read_reg_3320 <= dp_mem_1_2_i;
        dp_mem_1_30_read_reg_3460 <= dp_mem_1_30_i;
        dp_mem_1_31_read_reg_3465 <= dp_mem_1_31_i;
        dp_mem_1_3_read_reg_3325 <= dp_mem_1_3_i;
        dp_mem_1_4_read_reg_3330 <= dp_mem_1_4_i;
        dp_mem_1_5_read_reg_3335 <= dp_mem_1_5_i;
        dp_mem_1_6_read_reg_3340 <= dp_mem_1_6_i;
        dp_mem_1_7_read_reg_3345 <= dp_mem_1_7_i;
        dp_mem_1_8_read_reg_3350 <= dp_mem_1_8_i;
        dp_mem_1_9_read_reg_3355 <= dp_mem_1_9_i;
        dp_mem_2_0_read_reg_3470 <= dp_mem_2_0_i;
        dp_mem_2_10_read_reg_3520 <= dp_mem_2_10_i;
        dp_mem_2_11_read_reg_3525 <= dp_mem_2_11_i;
        dp_mem_2_12_read_reg_3530 <= dp_mem_2_12_i;
        dp_mem_2_13_read_reg_3535 <= dp_mem_2_13_i;
        dp_mem_2_14_read_reg_3540 <= dp_mem_2_14_i;
        dp_mem_2_15_read_reg_3545 <= dp_mem_2_15_i;
        dp_mem_2_16_read_reg_3550 <= dp_mem_2_16_i;
        dp_mem_2_17_read_reg_3555 <= dp_mem_2_17_i;
        dp_mem_2_18_read_reg_3560 <= dp_mem_2_18_i;
        dp_mem_2_19_read_reg_3565 <= dp_mem_2_19_i;
        dp_mem_2_1_read_reg_3475 <= dp_mem_2_1_i;
        dp_mem_2_20_read_reg_3570 <= dp_mem_2_20_i;
        dp_mem_2_21_read_reg_3575 <= dp_mem_2_21_i;
        dp_mem_2_22_read_reg_3580 <= dp_mem_2_22_i;
        dp_mem_2_23_read_reg_3585 <= dp_mem_2_23_i;
        dp_mem_2_24_read_reg_3590 <= dp_mem_2_24_i;
        dp_mem_2_25_read_reg_3595 <= dp_mem_2_25_i;
        dp_mem_2_26_read_reg_3600 <= dp_mem_2_26_i;
        dp_mem_2_27_read_reg_3605 <= dp_mem_2_27_i;
        dp_mem_2_28_read_reg_3610 <= dp_mem_2_28_i;
        dp_mem_2_29_read_reg_3615 <= dp_mem_2_29_i;
        dp_mem_2_2_read_reg_3480 <= dp_mem_2_2_i;
        dp_mem_2_30_read_reg_3620 <= dp_mem_2_30_i;
        dp_mem_2_31_read_reg_3625 <= dp_mem_2_31_i;
        dp_mem_2_3_read_reg_3485 <= dp_mem_2_3_i;
        dp_mem_2_4_read_reg_3490 <= dp_mem_2_4_i;
        dp_mem_2_5_read_reg_3495 <= dp_mem_2_5_i;
        dp_mem_2_6_read_reg_3500 <= dp_mem_2_6_i;
        dp_mem_2_7_read_reg_3505 <= dp_mem_2_7_i;
        dp_mem_2_8_read_reg_3510 <= dp_mem_2_8_i;
        dp_mem_2_9_read_reg_3515 <= dp_mem_2_9_i;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        newret100_reg_4445 <= grp_seq_align_fu_2178_ap_return_99;
        newret101_reg_4450 <= grp_seq_align_fu_2178_ap_return_100;
        newret102_reg_4455 <= grp_seq_align_fu_2178_ap_return_101;
        newret103_reg_4460 <= grp_seq_align_fu_2178_ap_return_102;
        newret104_reg_4465 <= grp_seq_align_fu_2178_ap_return_103;
        newret105_reg_4470 <= grp_seq_align_fu_2178_ap_return_104;
        newret106_reg_4475 <= grp_seq_align_fu_2178_ap_return_105;
        newret107_reg_4480 <= grp_seq_align_fu_2178_ap_return_106;
        newret108_reg_4485 <= grp_seq_align_fu_2178_ap_return_107;
        newret109_reg_4490 <= grp_seq_align_fu_2178_ap_return_108;
        newret10_reg_3995 <= grp_seq_align_fu_2178_ap_return_9;
        newret110_reg_4495 <= grp_seq_align_fu_2178_ap_return_109;
        newret111_reg_4500 <= grp_seq_align_fu_2178_ap_return_110;
        newret112_reg_4505 <= grp_seq_align_fu_2178_ap_return_111;
        newret113_reg_4510 <= grp_seq_align_fu_2178_ap_return_112;
        newret114_reg_4515 <= grp_seq_align_fu_2178_ap_return_113;
        newret115_reg_4520 <= grp_seq_align_fu_2178_ap_return_114;
        newret116_reg_4525 <= grp_seq_align_fu_2178_ap_return_115;
        newret117_reg_4530 <= grp_seq_align_fu_2178_ap_return_116;
        newret118_reg_4535 <= grp_seq_align_fu_2178_ap_return_117;
        newret119_reg_4540 <= grp_seq_align_fu_2178_ap_return_118;
        newret11_reg_4000 <= grp_seq_align_fu_2178_ap_return_10;
        newret120_reg_4545 <= grp_seq_align_fu_2178_ap_return_119;
        newret121_reg_4550 <= grp_seq_align_fu_2178_ap_return_120;
        newret122_reg_4555 <= grp_seq_align_fu_2178_ap_return_121;
        newret123_reg_4560 <= grp_seq_align_fu_2178_ap_return_122;
        newret124_reg_4565 <= grp_seq_align_fu_2178_ap_return_123;
        newret125_reg_4570 <= grp_seq_align_fu_2178_ap_return_124;
        newret126_reg_4575 <= grp_seq_align_fu_2178_ap_return_125;
        newret127_reg_4580 <= grp_seq_align_fu_2178_ap_return_126;
        newret128_reg_4585 <= grp_seq_align_fu_2178_ap_return_127;
        newret12_reg_4005 <= grp_seq_align_fu_2178_ap_return_11;
        newret13_reg_4010 <= grp_seq_align_fu_2178_ap_return_12;
        newret14_reg_4015 <= grp_seq_align_fu_2178_ap_return_13;
        newret15_reg_4020 <= grp_seq_align_fu_2178_ap_return_14;
        newret16_reg_4025 <= grp_seq_align_fu_2178_ap_return_15;
        newret17_reg_4030 <= grp_seq_align_fu_2178_ap_return_16;
        newret18_reg_4035 <= grp_seq_align_fu_2178_ap_return_17;
        newret19_reg_4040 <= grp_seq_align_fu_2178_ap_return_18;
        newret1_reg_3950 <= grp_seq_align_fu_2178_ap_return_0;
        newret20_reg_4045 <= grp_seq_align_fu_2178_ap_return_19;
        newret21_reg_4050 <= grp_seq_align_fu_2178_ap_return_20;
        newret22_reg_4055 <= grp_seq_align_fu_2178_ap_return_21;
        newret23_reg_4060 <= grp_seq_align_fu_2178_ap_return_22;
        newret24_reg_4065 <= grp_seq_align_fu_2178_ap_return_23;
        newret25_reg_4070 <= grp_seq_align_fu_2178_ap_return_24;
        newret26_reg_4075 <= grp_seq_align_fu_2178_ap_return_25;
        newret27_reg_4080 <= grp_seq_align_fu_2178_ap_return_26;
        newret28_reg_4085 <= grp_seq_align_fu_2178_ap_return_27;
        newret29_reg_4090 <= grp_seq_align_fu_2178_ap_return_28;
        newret2_reg_3955 <= grp_seq_align_fu_2178_ap_return_1;
        newret30_reg_4095 <= grp_seq_align_fu_2178_ap_return_29;
        newret31_reg_4100 <= grp_seq_align_fu_2178_ap_return_30;
        newret32_reg_4105 <= grp_seq_align_fu_2178_ap_return_31;
        newret33_reg_4110 <= grp_seq_align_fu_2178_ap_return_32;
        newret34_reg_4115 <= grp_seq_align_fu_2178_ap_return_33;
        newret35_reg_4120 <= grp_seq_align_fu_2178_ap_return_34;
        newret36_reg_4125 <= grp_seq_align_fu_2178_ap_return_35;
        newret37_reg_4130 <= grp_seq_align_fu_2178_ap_return_36;
        newret38_reg_4135 <= grp_seq_align_fu_2178_ap_return_37;
        newret39_reg_4140 <= grp_seq_align_fu_2178_ap_return_38;
        newret3_reg_3960 <= grp_seq_align_fu_2178_ap_return_2;
        newret40_reg_4145 <= grp_seq_align_fu_2178_ap_return_39;
        newret41_reg_4150 <= grp_seq_align_fu_2178_ap_return_40;
        newret42_reg_4155 <= grp_seq_align_fu_2178_ap_return_41;
        newret43_reg_4160 <= grp_seq_align_fu_2178_ap_return_42;
        newret44_reg_4165 <= grp_seq_align_fu_2178_ap_return_43;
        newret45_reg_4170 <= grp_seq_align_fu_2178_ap_return_44;
        newret46_reg_4175 <= grp_seq_align_fu_2178_ap_return_45;
        newret47_reg_4180 <= grp_seq_align_fu_2178_ap_return_46;
        newret48_reg_4185 <= grp_seq_align_fu_2178_ap_return_47;
        newret49_reg_4190 <= grp_seq_align_fu_2178_ap_return_48;
        newret4_reg_3965 <= grp_seq_align_fu_2178_ap_return_3;
        newret50_reg_4195 <= grp_seq_align_fu_2178_ap_return_49;
        newret51_reg_4200 <= grp_seq_align_fu_2178_ap_return_50;
        newret52_reg_4205 <= grp_seq_align_fu_2178_ap_return_51;
        newret53_reg_4210 <= grp_seq_align_fu_2178_ap_return_52;
        newret54_reg_4215 <= grp_seq_align_fu_2178_ap_return_53;
        newret55_reg_4220 <= grp_seq_align_fu_2178_ap_return_54;
        newret56_reg_4225 <= grp_seq_align_fu_2178_ap_return_55;
        newret57_reg_4230 <= grp_seq_align_fu_2178_ap_return_56;
        newret58_reg_4235 <= grp_seq_align_fu_2178_ap_return_57;
        newret59_reg_4240 <= grp_seq_align_fu_2178_ap_return_58;
        newret5_reg_3970 <= grp_seq_align_fu_2178_ap_return_4;
        newret60_reg_4245 <= grp_seq_align_fu_2178_ap_return_59;
        newret61_reg_4250 <= grp_seq_align_fu_2178_ap_return_60;
        newret62_reg_4255 <= grp_seq_align_fu_2178_ap_return_61;
        newret63_reg_4260 <= grp_seq_align_fu_2178_ap_return_62;
        newret64_reg_4265 <= grp_seq_align_fu_2178_ap_return_63;
        newret65_reg_4270 <= grp_seq_align_fu_2178_ap_return_64;
        newret66_reg_4275 <= grp_seq_align_fu_2178_ap_return_65;
        newret67_reg_4280 <= grp_seq_align_fu_2178_ap_return_66;
        newret68_reg_4285 <= grp_seq_align_fu_2178_ap_return_67;
        newret69_reg_4290 <= grp_seq_align_fu_2178_ap_return_68;
        newret6_reg_3975 <= grp_seq_align_fu_2178_ap_return_5;
        newret70_reg_4295 <= grp_seq_align_fu_2178_ap_return_69;
        newret71_reg_4300 <= grp_seq_align_fu_2178_ap_return_70;
        newret72_reg_4305 <= grp_seq_align_fu_2178_ap_return_71;
        newret73_reg_4310 <= grp_seq_align_fu_2178_ap_return_72;
        newret74_reg_4315 <= grp_seq_align_fu_2178_ap_return_73;
        newret75_reg_4320 <= grp_seq_align_fu_2178_ap_return_74;
        newret76_reg_4325 <= grp_seq_align_fu_2178_ap_return_75;
        newret77_reg_4330 <= grp_seq_align_fu_2178_ap_return_76;
        newret78_reg_4335 <= grp_seq_align_fu_2178_ap_return_77;
        newret79_reg_4340 <= grp_seq_align_fu_2178_ap_return_78;
        newret7_reg_3980 <= grp_seq_align_fu_2178_ap_return_6;
        newret80_reg_4345 <= grp_seq_align_fu_2178_ap_return_79;
        newret81_reg_4350 <= grp_seq_align_fu_2178_ap_return_80;
        newret82_reg_4355 <= grp_seq_align_fu_2178_ap_return_81;
        newret83_reg_4360 <= grp_seq_align_fu_2178_ap_return_82;
        newret84_reg_4365 <= grp_seq_align_fu_2178_ap_return_83;
        newret85_reg_4370 <= grp_seq_align_fu_2178_ap_return_84;
        newret86_reg_4375 <= grp_seq_align_fu_2178_ap_return_85;
        newret87_reg_4380 <= grp_seq_align_fu_2178_ap_return_86;
        newret88_reg_4385 <= grp_seq_align_fu_2178_ap_return_87;
        newret89_reg_4390 <= grp_seq_align_fu_2178_ap_return_88;
        newret8_reg_3985 <= grp_seq_align_fu_2178_ap_return_7;
        newret90_reg_4395 <= grp_seq_align_fu_2178_ap_return_89;
        newret91_reg_4400 <= grp_seq_align_fu_2178_ap_return_90;
        newret92_reg_4405 <= grp_seq_align_fu_2178_ap_return_91;
        newret93_reg_4410 <= grp_seq_align_fu_2178_ap_return_92;
        newret94_reg_4415 <= grp_seq_align_fu_2178_ap_return_93;
        newret95_reg_4420 <= grp_seq_align_fu_2178_ap_return_94;
        newret96_reg_4425 <= grp_seq_align_fu_2178_ap_return_95;
        newret97_reg_4430 <= grp_seq_align_fu_2178_ap_return_96;
        newret98_reg_4435 <= grp_seq_align_fu_2178_ap_return_97;
        newret99_reg_4440 <= grp_seq_align_fu_2178_ap_return_98;
        newret9_reg_3990 <= grp_seq_align_fu_2178_ap_return_8;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_0_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_0_ap_vld;
    end else begin
        Ix_mem_0_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_10_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_10_ap_vld;
    end else begin
        Ix_mem_0_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_11_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_11_ap_vld;
    end else begin
        Ix_mem_0_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_12_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_12_ap_vld;
    end else begin
        Ix_mem_0_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_13_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_13_ap_vld;
    end else begin
        Ix_mem_0_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_14_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_14_ap_vld;
    end else begin
        Ix_mem_0_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_15_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_15_ap_vld;
    end else begin
        Ix_mem_0_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_16_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_16_ap_vld;
    end else begin
        Ix_mem_0_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_17_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_17_ap_vld;
    end else begin
        Ix_mem_0_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_18_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_18_ap_vld;
    end else begin
        Ix_mem_0_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_19_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_19_ap_vld;
    end else begin
        Ix_mem_0_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_1_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_1_ap_vld;
    end else begin
        Ix_mem_0_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_20_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_20_ap_vld;
    end else begin
        Ix_mem_0_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_21_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_21_ap_vld;
    end else begin
        Ix_mem_0_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_22_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_22_ap_vld;
    end else begin
        Ix_mem_0_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_23_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_23_ap_vld;
    end else begin
        Ix_mem_0_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_24_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_24_ap_vld;
    end else begin
        Ix_mem_0_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_25_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_25_ap_vld;
    end else begin
        Ix_mem_0_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_26_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_26_ap_vld;
    end else begin
        Ix_mem_0_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_27_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_27_ap_vld;
    end else begin
        Ix_mem_0_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_28_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_28_ap_vld;
    end else begin
        Ix_mem_0_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_29_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_29_ap_vld;
    end else begin
        Ix_mem_0_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_2_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_2_ap_vld;
    end else begin
        Ix_mem_0_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_30_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_30_ap_vld;
    end else begin
        Ix_mem_0_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_31_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_31_ap_vld;
    end else begin
        Ix_mem_0_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_3_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_3_ap_vld;
    end else begin
        Ix_mem_0_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_4_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_4_ap_vld;
    end else begin
        Ix_mem_0_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_5_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_5_ap_vld;
    end else begin
        Ix_mem_0_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_6_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_6_ap_vld;
    end else begin
        Ix_mem_0_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_7_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_7_ap_vld;
    end else begin
        Ix_mem_0_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_8_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_8_ap_vld;
    end else begin
        Ix_mem_0_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Ix_mem_0_9_ap_vld = grp_seq_align_fu_2178_Ix_mem_0_9_ap_vld;
    end else begin
        Ix_mem_0_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_0_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_10_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_11_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_12_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_13_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_14_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_15_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_16_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_17_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_18_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_19_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_1_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_20_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_21_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_22_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_23_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_23_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_24_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_25_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_26_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_27_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_28_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_29_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_2_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_30_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_31_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_3_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_4_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_5_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_6_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_7_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_8_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Ix_mem_1_9_o_ap_vld = 1'b1;
    end else begin
        Ix_mem_1_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_0_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_0_ap_vld;
    end else begin
        Iy_mem_0_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_10_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_10_ap_vld;
    end else begin
        Iy_mem_0_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_11_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_11_ap_vld;
    end else begin
        Iy_mem_0_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_12_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_12_ap_vld;
    end else begin
        Iy_mem_0_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_13_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_13_ap_vld;
    end else begin
        Iy_mem_0_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_14_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_14_ap_vld;
    end else begin
        Iy_mem_0_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_15_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_15_ap_vld;
    end else begin
        Iy_mem_0_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_16_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_16_ap_vld;
    end else begin
        Iy_mem_0_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_17_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_17_ap_vld;
    end else begin
        Iy_mem_0_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_18_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_18_ap_vld;
    end else begin
        Iy_mem_0_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_19_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_19_ap_vld;
    end else begin
        Iy_mem_0_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_1_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_1_ap_vld;
    end else begin
        Iy_mem_0_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_20_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_20_ap_vld;
    end else begin
        Iy_mem_0_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_21_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_21_ap_vld;
    end else begin
        Iy_mem_0_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_22_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_22_ap_vld;
    end else begin
        Iy_mem_0_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_23_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_23_ap_vld;
    end else begin
        Iy_mem_0_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_24_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_24_ap_vld;
    end else begin
        Iy_mem_0_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_25_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_25_ap_vld;
    end else begin
        Iy_mem_0_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_26_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_26_ap_vld;
    end else begin
        Iy_mem_0_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_27_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_27_ap_vld;
    end else begin
        Iy_mem_0_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_28_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_28_ap_vld;
    end else begin
        Iy_mem_0_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_29_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_29_ap_vld;
    end else begin
        Iy_mem_0_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_2_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_2_ap_vld;
    end else begin
        Iy_mem_0_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_30_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_30_ap_vld;
    end else begin
        Iy_mem_0_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_31_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_31_ap_vld;
    end else begin
        Iy_mem_0_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_3_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_3_ap_vld;
    end else begin
        Iy_mem_0_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_4_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_4_ap_vld;
    end else begin
        Iy_mem_0_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_5_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_5_ap_vld;
    end else begin
        Iy_mem_0_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_6_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_6_ap_vld;
    end else begin
        Iy_mem_0_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_7_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_7_ap_vld;
    end else begin
        Iy_mem_0_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_8_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_8_ap_vld;
    end else begin
        Iy_mem_0_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        Iy_mem_0_9_ap_vld = grp_seq_align_fu_2178_Iy_mem_0_9_ap_vld;
    end else begin
        Iy_mem_0_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_0_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_10_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_11_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_12_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_13_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_14_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_15_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_16_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_17_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_18_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_19_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_1_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_20_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_21_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_22_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_23_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_23_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_24_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_25_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_26_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_27_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_28_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_29_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_2_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_30_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_31_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_3_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_4_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_5_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_6_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_7_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_8_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        Iy_mem_1_9_o_ap_vld = 1'b1;
    end else begin
        Iy_mem_1_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_seq_align_fu_2178_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_seq_align_fu_2178_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_0_ce0 = grp_seq_align_fu_2178_dp_matrix1_0_ce0;
    end else begin
        dp_matrix1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_0_ce1 = grp_seq_align_fu_2178_dp_matrix1_0_ce1;
    end else begin
        dp_matrix1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_0_we0 = grp_seq_align_fu_2178_dp_matrix1_0_we0;
    end else begin
        dp_matrix1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_0_we1 = grp_seq_align_fu_2178_dp_matrix1_0_we1;
    end else begin
        dp_matrix1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_10_ce0 = grp_seq_align_fu_2178_dp_matrix1_10_ce0;
    end else begin
        dp_matrix1_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_10_ce1 = grp_seq_align_fu_2178_dp_matrix1_10_ce1;
    end else begin
        dp_matrix1_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_10_we0 = grp_seq_align_fu_2178_dp_matrix1_10_we0;
    end else begin
        dp_matrix1_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_10_we1 = grp_seq_align_fu_2178_dp_matrix1_10_we1;
    end else begin
        dp_matrix1_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_11_ce0 = grp_seq_align_fu_2178_dp_matrix1_11_ce0;
    end else begin
        dp_matrix1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_11_ce1 = grp_seq_align_fu_2178_dp_matrix1_11_ce1;
    end else begin
        dp_matrix1_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_11_we0 = grp_seq_align_fu_2178_dp_matrix1_11_we0;
    end else begin
        dp_matrix1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_11_we1 = grp_seq_align_fu_2178_dp_matrix1_11_we1;
    end else begin
        dp_matrix1_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_12_ce0 = grp_seq_align_fu_2178_dp_matrix1_12_ce0;
    end else begin
        dp_matrix1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_12_ce1 = grp_seq_align_fu_2178_dp_matrix1_12_ce1;
    end else begin
        dp_matrix1_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_12_we0 = grp_seq_align_fu_2178_dp_matrix1_12_we0;
    end else begin
        dp_matrix1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_12_we1 = grp_seq_align_fu_2178_dp_matrix1_12_we1;
    end else begin
        dp_matrix1_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_13_ce0 = grp_seq_align_fu_2178_dp_matrix1_13_ce0;
    end else begin
        dp_matrix1_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_13_ce1 = grp_seq_align_fu_2178_dp_matrix1_13_ce1;
    end else begin
        dp_matrix1_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_13_we0 = grp_seq_align_fu_2178_dp_matrix1_13_we0;
    end else begin
        dp_matrix1_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_13_we1 = grp_seq_align_fu_2178_dp_matrix1_13_we1;
    end else begin
        dp_matrix1_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_14_ce0 = grp_seq_align_fu_2178_dp_matrix1_14_ce0;
    end else begin
        dp_matrix1_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_14_ce1 = grp_seq_align_fu_2178_dp_matrix1_14_ce1;
    end else begin
        dp_matrix1_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_14_we0 = grp_seq_align_fu_2178_dp_matrix1_14_we0;
    end else begin
        dp_matrix1_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_14_we1 = grp_seq_align_fu_2178_dp_matrix1_14_we1;
    end else begin
        dp_matrix1_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_15_ce0 = grp_seq_align_fu_2178_dp_matrix1_15_ce0;
    end else begin
        dp_matrix1_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_15_ce1 = grp_seq_align_fu_2178_dp_matrix1_15_ce1;
    end else begin
        dp_matrix1_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_15_we0 = grp_seq_align_fu_2178_dp_matrix1_15_we0;
    end else begin
        dp_matrix1_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_15_we1 = grp_seq_align_fu_2178_dp_matrix1_15_we1;
    end else begin
        dp_matrix1_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_1_ce0 = grp_seq_align_fu_2178_dp_matrix1_1_ce0;
    end else begin
        dp_matrix1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_1_ce1 = grp_seq_align_fu_2178_dp_matrix1_1_ce1;
    end else begin
        dp_matrix1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_1_we0 = grp_seq_align_fu_2178_dp_matrix1_1_we0;
    end else begin
        dp_matrix1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_1_we1 = grp_seq_align_fu_2178_dp_matrix1_1_we1;
    end else begin
        dp_matrix1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_2_ce0 = grp_seq_align_fu_2178_dp_matrix1_2_ce0;
    end else begin
        dp_matrix1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_2_ce1 = grp_seq_align_fu_2178_dp_matrix1_2_ce1;
    end else begin
        dp_matrix1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_2_we0 = grp_seq_align_fu_2178_dp_matrix1_2_we0;
    end else begin
        dp_matrix1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_2_we1 = grp_seq_align_fu_2178_dp_matrix1_2_we1;
    end else begin
        dp_matrix1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_3_ce0 = grp_seq_align_fu_2178_dp_matrix1_3_ce0;
    end else begin
        dp_matrix1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_3_ce1 = grp_seq_align_fu_2178_dp_matrix1_3_ce1;
    end else begin
        dp_matrix1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_3_we0 = grp_seq_align_fu_2178_dp_matrix1_3_we0;
    end else begin
        dp_matrix1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_3_we1 = grp_seq_align_fu_2178_dp_matrix1_3_we1;
    end else begin
        dp_matrix1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_4_ce0 = grp_seq_align_fu_2178_dp_matrix1_4_ce0;
    end else begin
        dp_matrix1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_4_ce1 = grp_seq_align_fu_2178_dp_matrix1_4_ce1;
    end else begin
        dp_matrix1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_4_we0 = grp_seq_align_fu_2178_dp_matrix1_4_we0;
    end else begin
        dp_matrix1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_4_we1 = grp_seq_align_fu_2178_dp_matrix1_4_we1;
    end else begin
        dp_matrix1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_5_ce0 = grp_seq_align_fu_2178_dp_matrix1_5_ce0;
    end else begin
        dp_matrix1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_5_ce1 = grp_seq_align_fu_2178_dp_matrix1_5_ce1;
    end else begin
        dp_matrix1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_5_we0 = grp_seq_align_fu_2178_dp_matrix1_5_we0;
    end else begin
        dp_matrix1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_5_we1 = grp_seq_align_fu_2178_dp_matrix1_5_we1;
    end else begin
        dp_matrix1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_6_ce0 = grp_seq_align_fu_2178_dp_matrix1_6_ce0;
    end else begin
        dp_matrix1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_6_ce1 = grp_seq_align_fu_2178_dp_matrix1_6_ce1;
    end else begin
        dp_matrix1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_6_we0 = grp_seq_align_fu_2178_dp_matrix1_6_we0;
    end else begin
        dp_matrix1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_6_we1 = grp_seq_align_fu_2178_dp_matrix1_6_we1;
    end else begin
        dp_matrix1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_7_ce0 = grp_seq_align_fu_2178_dp_matrix1_7_ce0;
    end else begin
        dp_matrix1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_7_ce1 = grp_seq_align_fu_2178_dp_matrix1_7_ce1;
    end else begin
        dp_matrix1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_7_we0 = grp_seq_align_fu_2178_dp_matrix1_7_we0;
    end else begin
        dp_matrix1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_7_we1 = grp_seq_align_fu_2178_dp_matrix1_7_we1;
    end else begin
        dp_matrix1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_8_ce0 = grp_seq_align_fu_2178_dp_matrix1_8_ce0;
    end else begin
        dp_matrix1_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_8_ce1 = grp_seq_align_fu_2178_dp_matrix1_8_ce1;
    end else begin
        dp_matrix1_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_8_we0 = grp_seq_align_fu_2178_dp_matrix1_8_we0;
    end else begin
        dp_matrix1_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_8_we1 = grp_seq_align_fu_2178_dp_matrix1_8_we1;
    end else begin
        dp_matrix1_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_9_ce0 = grp_seq_align_fu_2178_dp_matrix1_9_ce0;
    end else begin
        dp_matrix1_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_9_ce1 = grp_seq_align_fu_2178_dp_matrix1_9_ce1;
    end else begin
        dp_matrix1_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_9_we0 = grp_seq_align_fu_2178_dp_matrix1_9_we0;
    end else begin
        dp_matrix1_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_matrix1_9_we1 = grp_seq_align_fu_2178_dp_matrix1_9_we1;
    end else begin
        dp_matrix1_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_0_ap_vld = grp_seq_align_fu_2178_dp_mem_0_0_ap_vld;
    end else begin
        dp_mem_0_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_10_ap_vld = grp_seq_align_fu_2178_dp_mem_0_10_ap_vld;
    end else begin
        dp_mem_0_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_11_ap_vld = grp_seq_align_fu_2178_dp_mem_0_11_ap_vld;
    end else begin
        dp_mem_0_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_12_ap_vld = grp_seq_align_fu_2178_dp_mem_0_12_ap_vld;
    end else begin
        dp_mem_0_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_13_ap_vld = grp_seq_align_fu_2178_dp_mem_0_13_ap_vld;
    end else begin
        dp_mem_0_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_14_ap_vld = grp_seq_align_fu_2178_dp_mem_0_14_ap_vld;
    end else begin
        dp_mem_0_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_15_ap_vld = grp_seq_align_fu_2178_dp_mem_0_15_ap_vld;
    end else begin
        dp_mem_0_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_16_ap_vld = grp_seq_align_fu_2178_dp_mem_0_16_ap_vld;
    end else begin
        dp_mem_0_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_17_ap_vld = grp_seq_align_fu_2178_dp_mem_0_17_ap_vld;
    end else begin
        dp_mem_0_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_18_ap_vld = grp_seq_align_fu_2178_dp_mem_0_18_ap_vld;
    end else begin
        dp_mem_0_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_19_ap_vld = grp_seq_align_fu_2178_dp_mem_0_19_ap_vld;
    end else begin
        dp_mem_0_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_1_ap_vld = grp_seq_align_fu_2178_dp_mem_0_1_ap_vld;
    end else begin
        dp_mem_0_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_20_ap_vld = grp_seq_align_fu_2178_dp_mem_0_20_ap_vld;
    end else begin
        dp_mem_0_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_21_ap_vld = grp_seq_align_fu_2178_dp_mem_0_21_ap_vld;
    end else begin
        dp_mem_0_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_22_ap_vld = grp_seq_align_fu_2178_dp_mem_0_22_ap_vld;
    end else begin
        dp_mem_0_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_23_ap_vld = grp_seq_align_fu_2178_dp_mem_0_23_ap_vld;
    end else begin
        dp_mem_0_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_24_ap_vld = grp_seq_align_fu_2178_dp_mem_0_24_ap_vld;
    end else begin
        dp_mem_0_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_25_ap_vld = grp_seq_align_fu_2178_dp_mem_0_25_ap_vld;
    end else begin
        dp_mem_0_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_26_ap_vld = grp_seq_align_fu_2178_dp_mem_0_26_ap_vld;
    end else begin
        dp_mem_0_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_27_ap_vld = grp_seq_align_fu_2178_dp_mem_0_27_ap_vld;
    end else begin
        dp_mem_0_27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_28_ap_vld = grp_seq_align_fu_2178_dp_mem_0_28_ap_vld;
    end else begin
        dp_mem_0_28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_29_ap_vld = grp_seq_align_fu_2178_dp_mem_0_29_ap_vld;
    end else begin
        dp_mem_0_29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_2_ap_vld = grp_seq_align_fu_2178_dp_mem_0_2_ap_vld;
    end else begin
        dp_mem_0_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_30_ap_vld = grp_seq_align_fu_2178_dp_mem_0_30_ap_vld;
    end else begin
        dp_mem_0_30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_31_ap_vld = grp_seq_align_fu_2178_dp_mem_0_31_ap_vld;
    end else begin
        dp_mem_0_31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_3_ap_vld = grp_seq_align_fu_2178_dp_mem_0_3_ap_vld;
    end else begin
        dp_mem_0_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_4_ap_vld = grp_seq_align_fu_2178_dp_mem_0_4_ap_vld;
    end else begin
        dp_mem_0_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_5_ap_vld = grp_seq_align_fu_2178_dp_mem_0_5_ap_vld;
    end else begin
        dp_mem_0_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_6_ap_vld = grp_seq_align_fu_2178_dp_mem_0_6_ap_vld;
    end else begin
        dp_mem_0_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_7_ap_vld = grp_seq_align_fu_2178_dp_mem_0_7_ap_vld;
    end else begin
        dp_mem_0_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_8_ap_vld = grp_seq_align_fu_2178_dp_mem_0_8_ap_vld;
    end else begin
        dp_mem_0_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        dp_mem_0_9_ap_vld = grp_seq_align_fu_2178_dp_mem_0_9_ap_vld;
    end else begin
        dp_mem_0_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_0_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_10_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_11_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_12_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_13_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_14_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_15_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_16_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_17_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_18_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_19_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_1_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_20_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_21_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_22_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_23_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_23_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_24_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_25_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_26_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_27_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_28_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_29_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_2_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_30_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_31_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_3_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_4_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_5_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_6_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_7_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_8_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_1_9_o_ap_vld = 1'b1;
    end else begin
        dp_mem_1_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_0_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_10_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_11_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_12_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_12_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_13_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_14_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_15_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_15_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_16_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_17_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_18_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_18_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_19_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_19_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_1_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_20_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_20_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_21_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_21_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_22_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_22_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_23_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_23_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_24_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_24_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_25_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_26_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_27_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_28_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_29_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_2_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_30_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_31_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_3_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_4_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_5_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_6_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_7_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_8_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_8_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1)))) begin
        dp_mem_2_9_o_ap_vld = 1'b1;
    end else begin
        dp_mem_2_9_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read1 = newret1_reg_3950;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read1 = dp_mem_1_0_read_reg_3310;
    end else begin
        grp_seq_align_fu_2178_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read10 = newret10_reg_3995;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read10 = dp_mem_1_9_read_reg_3355;
    end else begin
        grp_seq_align_fu_2178_p_read10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read100 = newret100_reg_4445;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read100 = Iy_mem_1_3_read_reg_3805;
    end else begin
        grp_seq_align_fu_2178_p_read100 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read101 = newret101_reg_4450;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read101 = Iy_mem_1_4_read_reg_3810;
    end else begin
        grp_seq_align_fu_2178_p_read101 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read102 = newret102_reg_4455;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read102 = Iy_mem_1_5_read_reg_3815;
    end else begin
        grp_seq_align_fu_2178_p_read102 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read103 = newret103_reg_4460;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read103 = Iy_mem_1_6_read_reg_3820;
    end else begin
        grp_seq_align_fu_2178_p_read103 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read104 = newret104_reg_4465;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read104 = Iy_mem_1_7_read_reg_3825;
    end else begin
        grp_seq_align_fu_2178_p_read104 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read105 = newret105_reg_4470;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read105 = Iy_mem_1_8_read_reg_3830;
    end else begin
        grp_seq_align_fu_2178_p_read105 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read106 = newret106_reg_4475;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read106 = Iy_mem_1_9_read_reg_3835;
    end else begin
        grp_seq_align_fu_2178_p_read106 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read107 = newret107_reg_4480;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read107 = Iy_mem_1_10_read_reg_3840;
    end else begin
        grp_seq_align_fu_2178_p_read107 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read108 = newret108_reg_4485;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read108 = Iy_mem_1_11_read_reg_3845;
    end else begin
        grp_seq_align_fu_2178_p_read108 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read109 = newret109_reg_4490;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read109 = Iy_mem_1_12_read_reg_3850;
    end else begin
        grp_seq_align_fu_2178_p_read109 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read11 = newret11_reg_4000;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read11 = dp_mem_1_10_read_reg_3360;
    end else begin
        grp_seq_align_fu_2178_p_read11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read110 = newret110_reg_4495;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read110 = Iy_mem_1_13_read_reg_3855;
    end else begin
        grp_seq_align_fu_2178_p_read110 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read111 = newret111_reg_4500;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read111 = Iy_mem_1_14_read_reg_3860;
    end else begin
        grp_seq_align_fu_2178_p_read111 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read112 = newret112_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read112 = Iy_mem_1_15_read_reg_3865;
    end else begin
        grp_seq_align_fu_2178_p_read112 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read113 = newret113_reg_4510;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read113 = Iy_mem_1_16_read_reg_3870;
    end else begin
        grp_seq_align_fu_2178_p_read113 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read114 = newret114_reg_4515;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read114 = Iy_mem_1_17_read_reg_3875;
    end else begin
        grp_seq_align_fu_2178_p_read114 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read115 = newret115_reg_4520;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read115 = Iy_mem_1_18_read_reg_3880;
    end else begin
        grp_seq_align_fu_2178_p_read115 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read116 = newret116_reg_4525;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read116 = Iy_mem_1_19_read_reg_3885;
    end else begin
        grp_seq_align_fu_2178_p_read116 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read117 = newret117_reg_4530;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read117 = Iy_mem_1_20_read_reg_3890;
    end else begin
        grp_seq_align_fu_2178_p_read117 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read118 = newret118_reg_4535;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read118 = Iy_mem_1_21_read_reg_3895;
    end else begin
        grp_seq_align_fu_2178_p_read118 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read119 = newret119_reg_4540;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read119 = Iy_mem_1_22_read_reg_3900;
    end else begin
        grp_seq_align_fu_2178_p_read119 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read12 = newret12_reg_4005;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read12 = dp_mem_1_11_read_reg_3365;
    end else begin
        grp_seq_align_fu_2178_p_read12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read120 = newret120_reg_4545;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read120 = Iy_mem_1_23_read_reg_3905;
    end else begin
        grp_seq_align_fu_2178_p_read120 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read121 = newret121_reg_4550;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read121 = Iy_mem_1_24_read_reg_3910;
    end else begin
        grp_seq_align_fu_2178_p_read121 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read122 = newret122_reg_4555;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read122 = Iy_mem_1_25_read_reg_3915;
    end else begin
        grp_seq_align_fu_2178_p_read122 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read123 = newret123_reg_4560;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read123 = Iy_mem_1_26_read_reg_3920;
    end else begin
        grp_seq_align_fu_2178_p_read123 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read124 = newret124_reg_4565;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read124 = Iy_mem_1_27_read_reg_3925;
    end else begin
        grp_seq_align_fu_2178_p_read124 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read125 = newret125_reg_4570;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read125 = Iy_mem_1_28_read_reg_3930;
    end else begin
        grp_seq_align_fu_2178_p_read125 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read126 = newret126_reg_4575;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read126 = Iy_mem_1_29_read_reg_3935;
    end else begin
        grp_seq_align_fu_2178_p_read126 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read127 = newret127_reg_4580;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read127 = Iy_mem_1_30_read_reg_3940;
    end else begin
        grp_seq_align_fu_2178_p_read127 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read128 = newret128_reg_4585;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read128 = Iy_mem_1_31_read_reg_3945;
    end else begin
        grp_seq_align_fu_2178_p_read128 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read13 = newret13_reg_4010;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read13 = dp_mem_1_12_read_reg_3370;
    end else begin
        grp_seq_align_fu_2178_p_read13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read14 = newret14_reg_4015;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read14 = dp_mem_1_13_read_reg_3375;
    end else begin
        grp_seq_align_fu_2178_p_read14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read15 = newret15_reg_4020;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read15 = dp_mem_1_14_read_reg_3380;
    end else begin
        grp_seq_align_fu_2178_p_read15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read16 = newret16_reg_4025;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read16 = dp_mem_1_15_read_reg_3385;
    end else begin
        grp_seq_align_fu_2178_p_read16 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read17 = newret17_reg_4030;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read17 = dp_mem_1_16_read_reg_3390;
    end else begin
        grp_seq_align_fu_2178_p_read17 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read18 = newret18_reg_4035;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read18 = dp_mem_1_17_read_reg_3395;
    end else begin
        grp_seq_align_fu_2178_p_read18 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read19 = newret19_reg_4040;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read19 = dp_mem_1_18_read_reg_3400;
    end else begin
        grp_seq_align_fu_2178_p_read19 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read2 = newret2_reg_3955;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read2 = dp_mem_1_1_read_reg_3315;
    end else begin
        grp_seq_align_fu_2178_p_read2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read20 = newret20_reg_4045;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read20 = dp_mem_1_19_read_reg_3405;
    end else begin
        grp_seq_align_fu_2178_p_read20 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read21 = newret21_reg_4050;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read21 = dp_mem_1_20_read_reg_3410;
    end else begin
        grp_seq_align_fu_2178_p_read21 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read22 = newret22_reg_4055;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read22 = dp_mem_1_21_read_reg_3415;
    end else begin
        grp_seq_align_fu_2178_p_read22 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read23 = newret23_reg_4060;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read23 = dp_mem_1_22_read_reg_3420;
    end else begin
        grp_seq_align_fu_2178_p_read23 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read24 = newret24_reg_4065;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read24 = dp_mem_1_23_read_reg_3425;
    end else begin
        grp_seq_align_fu_2178_p_read24 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read25 = newret25_reg_4070;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read25 = dp_mem_1_24_read_reg_3430;
    end else begin
        grp_seq_align_fu_2178_p_read25 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read26 = newret26_reg_4075;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read26 = dp_mem_1_25_read_reg_3435;
    end else begin
        grp_seq_align_fu_2178_p_read26 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read27 = newret27_reg_4080;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read27 = dp_mem_1_26_read_reg_3440;
    end else begin
        grp_seq_align_fu_2178_p_read27 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read28 = newret28_reg_4085;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read28 = dp_mem_1_27_read_reg_3445;
    end else begin
        grp_seq_align_fu_2178_p_read28 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read29 = newret29_reg_4090;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read29 = dp_mem_1_28_read_reg_3450;
    end else begin
        grp_seq_align_fu_2178_p_read29 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read3 = newret3_reg_3960;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read3 = dp_mem_1_2_read_reg_3320;
    end else begin
        grp_seq_align_fu_2178_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read30 = newret30_reg_4095;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read30 = dp_mem_1_29_read_reg_3455;
    end else begin
        grp_seq_align_fu_2178_p_read30 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read31 = newret31_reg_4100;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read31 = dp_mem_1_30_read_reg_3460;
    end else begin
        grp_seq_align_fu_2178_p_read31 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read32 = newret32_reg_4105;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read32 = dp_mem_1_31_read_reg_3465;
    end else begin
        grp_seq_align_fu_2178_p_read32 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read33 = newret33_reg_4110;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read33 = dp_mem_2_0_read_reg_3470;
    end else begin
        grp_seq_align_fu_2178_p_read33 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read34 = newret34_reg_4115;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read34 = dp_mem_2_1_read_reg_3475;
    end else begin
        grp_seq_align_fu_2178_p_read34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read35 = newret35_reg_4120;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read35 = dp_mem_2_2_read_reg_3480;
    end else begin
        grp_seq_align_fu_2178_p_read35 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read36 = newret36_reg_4125;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read36 = dp_mem_2_3_read_reg_3485;
    end else begin
        grp_seq_align_fu_2178_p_read36 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read37 = newret37_reg_4130;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read37 = dp_mem_2_4_read_reg_3490;
    end else begin
        grp_seq_align_fu_2178_p_read37 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read38 = newret38_reg_4135;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read38 = dp_mem_2_5_read_reg_3495;
    end else begin
        grp_seq_align_fu_2178_p_read38 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read39 = newret39_reg_4140;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read39 = dp_mem_2_6_read_reg_3500;
    end else begin
        grp_seq_align_fu_2178_p_read39 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read4 = newret4_reg_3965;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read4 = dp_mem_1_3_read_reg_3325;
    end else begin
        grp_seq_align_fu_2178_p_read4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read40 = newret40_reg_4145;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read40 = dp_mem_2_7_read_reg_3505;
    end else begin
        grp_seq_align_fu_2178_p_read40 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read41 = newret41_reg_4150;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read41 = dp_mem_2_8_read_reg_3510;
    end else begin
        grp_seq_align_fu_2178_p_read41 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read42 = newret42_reg_4155;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read42 = dp_mem_2_9_read_reg_3515;
    end else begin
        grp_seq_align_fu_2178_p_read42 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read43 = newret43_reg_4160;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read43 = dp_mem_2_10_read_reg_3520;
    end else begin
        grp_seq_align_fu_2178_p_read43 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read44 = newret44_reg_4165;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read44 = dp_mem_2_11_read_reg_3525;
    end else begin
        grp_seq_align_fu_2178_p_read44 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read45 = newret45_reg_4170;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read45 = dp_mem_2_12_read_reg_3530;
    end else begin
        grp_seq_align_fu_2178_p_read45 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read46 = newret46_reg_4175;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read46 = dp_mem_2_13_read_reg_3535;
    end else begin
        grp_seq_align_fu_2178_p_read46 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read47 = newret47_reg_4180;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read47 = dp_mem_2_14_read_reg_3540;
    end else begin
        grp_seq_align_fu_2178_p_read47 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read48 = newret48_reg_4185;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read48 = dp_mem_2_15_read_reg_3545;
    end else begin
        grp_seq_align_fu_2178_p_read48 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read49 = newret49_reg_4190;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read49 = dp_mem_2_16_read_reg_3550;
    end else begin
        grp_seq_align_fu_2178_p_read49 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read5 = newret5_reg_3970;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read5 = dp_mem_1_4_read_reg_3330;
    end else begin
        grp_seq_align_fu_2178_p_read5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read50 = newret50_reg_4195;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read50 = dp_mem_2_17_read_reg_3555;
    end else begin
        grp_seq_align_fu_2178_p_read50 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read51 = newret51_reg_4200;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read51 = dp_mem_2_18_read_reg_3560;
    end else begin
        grp_seq_align_fu_2178_p_read51 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read52 = newret52_reg_4205;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read52 = dp_mem_2_19_read_reg_3565;
    end else begin
        grp_seq_align_fu_2178_p_read52 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read53 = newret53_reg_4210;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read53 = dp_mem_2_20_read_reg_3570;
    end else begin
        grp_seq_align_fu_2178_p_read53 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read54 = newret54_reg_4215;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read54 = dp_mem_2_21_read_reg_3575;
    end else begin
        grp_seq_align_fu_2178_p_read54 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read55 = newret55_reg_4220;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read55 = dp_mem_2_22_read_reg_3580;
    end else begin
        grp_seq_align_fu_2178_p_read55 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read56 = newret56_reg_4225;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read56 = dp_mem_2_23_read_reg_3585;
    end else begin
        grp_seq_align_fu_2178_p_read56 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read57 = newret57_reg_4230;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read57 = dp_mem_2_24_read_reg_3590;
    end else begin
        grp_seq_align_fu_2178_p_read57 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read58 = newret58_reg_4235;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read58 = dp_mem_2_25_read_reg_3595;
    end else begin
        grp_seq_align_fu_2178_p_read58 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read59 = newret59_reg_4240;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read59 = dp_mem_2_26_read_reg_3600;
    end else begin
        grp_seq_align_fu_2178_p_read59 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read6 = newret6_reg_3975;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read6 = dp_mem_1_5_read_reg_3335;
    end else begin
        grp_seq_align_fu_2178_p_read6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read60 = newret60_reg_4245;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read60 = dp_mem_2_27_read_reg_3605;
    end else begin
        grp_seq_align_fu_2178_p_read60 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read61 = newret61_reg_4250;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read61 = dp_mem_2_28_read_reg_3610;
    end else begin
        grp_seq_align_fu_2178_p_read61 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read62 = newret62_reg_4255;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read62 = dp_mem_2_29_read_reg_3615;
    end else begin
        grp_seq_align_fu_2178_p_read62 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read63 = newret63_reg_4260;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read63 = dp_mem_2_30_read_reg_3620;
    end else begin
        grp_seq_align_fu_2178_p_read63 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read64 = newret64_reg_4265;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read64 = dp_mem_2_31_read_reg_3625;
    end else begin
        grp_seq_align_fu_2178_p_read64 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read65 = newret65_reg_4270;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read65 = Ix_mem_1_0_read_reg_3630;
    end else begin
        grp_seq_align_fu_2178_p_read65 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read66 = newret66_reg_4275;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read66 = Ix_mem_1_1_read_reg_3635;
    end else begin
        grp_seq_align_fu_2178_p_read66 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read67 = newret67_reg_4280;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read67 = Ix_mem_1_2_read_reg_3640;
    end else begin
        grp_seq_align_fu_2178_p_read67 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read68 = newret68_reg_4285;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read68 = Ix_mem_1_3_read_reg_3645;
    end else begin
        grp_seq_align_fu_2178_p_read68 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read69 = newret69_reg_4290;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read69 = Ix_mem_1_4_read_reg_3650;
    end else begin
        grp_seq_align_fu_2178_p_read69 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read7 = newret7_reg_3980;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read7 = dp_mem_1_6_read_reg_3340;
    end else begin
        grp_seq_align_fu_2178_p_read7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read70 = newret70_reg_4295;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read70 = Ix_mem_1_5_read_reg_3655;
    end else begin
        grp_seq_align_fu_2178_p_read70 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read71 = newret71_reg_4300;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read71 = Ix_mem_1_6_read_reg_3660;
    end else begin
        grp_seq_align_fu_2178_p_read71 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read72 = newret72_reg_4305;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read72 = Ix_mem_1_7_read_reg_3665;
    end else begin
        grp_seq_align_fu_2178_p_read72 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read73 = newret73_reg_4310;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read73 = Ix_mem_1_8_read_reg_3670;
    end else begin
        grp_seq_align_fu_2178_p_read73 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read74 = newret74_reg_4315;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read74 = Ix_mem_1_9_read_reg_3675;
    end else begin
        grp_seq_align_fu_2178_p_read74 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read75 = newret75_reg_4320;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read75 = Ix_mem_1_10_read_reg_3680;
    end else begin
        grp_seq_align_fu_2178_p_read75 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read76 = newret76_reg_4325;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read76 = Ix_mem_1_11_read_reg_3685;
    end else begin
        grp_seq_align_fu_2178_p_read76 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read77 = newret77_reg_4330;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read77 = Ix_mem_1_12_read_reg_3690;
    end else begin
        grp_seq_align_fu_2178_p_read77 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read78 = newret78_reg_4335;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read78 = Ix_mem_1_13_read_reg_3695;
    end else begin
        grp_seq_align_fu_2178_p_read78 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read79 = newret79_reg_4340;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read79 = Ix_mem_1_14_read_reg_3700;
    end else begin
        grp_seq_align_fu_2178_p_read79 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read8 = newret8_reg_3985;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read8 = dp_mem_1_7_read_reg_3345;
    end else begin
        grp_seq_align_fu_2178_p_read8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read80 = newret80_reg_4345;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read80 = Ix_mem_1_15_read_reg_3705;
    end else begin
        grp_seq_align_fu_2178_p_read80 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read81 = newret81_reg_4350;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read81 = Ix_mem_1_16_read_reg_3710;
    end else begin
        grp_seq_align_fu_2178_p_read81 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read82 = newret82_reg_4355;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read82 = Ix_mem_1_17_read_reg_3715;
    end else begin
        grp_seq_align_fu_2178_p_read82 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read83 = newret83_reg_4360;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read83 = Ix_mem_1_18_read_reg_3720;
    end else begin
        grp_seq_align_fu_2178_p_read83 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read84 = newret84_reg_4365;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read84 = Ix_mem_1_19_read_reg_3725;
    end else begin
        grp_seq_align_fu_2178_p_read84 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read85 = newret85_reg_4370;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read85 = Ix_mem_1_20_read_reg_3730;
    end else begin
        grp_seq_align_fu_2178_p_read85 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read86 = newret86_reg_4375;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read86 = Ix_mem_1_21_read_reg_3735;
    end else begin
        grp_seq_align_fu_2178_p_read86 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read87 = newret87_reg_4380;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read87 = Ix_mem_1_22_read_reg_3740;
    end else begin
        grp_seq_align_fu_2178_p_read87 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read88 = newret88_reg_4385;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read88 = Ix_mem_1_23_read_reg_3745;
    end else begin
        grp_seq_align_fu_2178_p_read88 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read89 = newret89_reg_4390;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read89 = Ix_mem_1_24_read_reg_3750;
    end else begin
        grp_seq_align_fu_2178_p_read89 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read9 = newret9_reg_3990;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read9 = dp_mem_1_8_read_reg_3350;
    end else begin
        grp_seq_align_fu_2178_p_read9 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read90 = newret90_reg_4395;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read90 = Ix_mem_1_25_read_reg_3755;
    end else begin
        grp_seq_align_fu_2178_p_read90 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read91 = newret91_reg_4400;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read91 = Ix_mem_1_26_read_reg_3760;
    end else begin
        grp_seq_align_fu_2178_p_read91 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read92 = newret92_reg_4405;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read92 = Ix_mem_1_27_read_reg_3765;
    end else begin
        grp_seq_align_fu_2178_p_read92 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read93 = newret93_reg_4410;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read93 = Ix_mem_1_28_read_reg_3770;
    end else begin
        grp_seq_align_fu_2178_p_read93 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read94 = newret94_reg_4415;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read94 = Ix_mem_1_29_read_reg_3775;
    end else begin
        grp_seq_align_fu_2178_p_read94 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read95 = newret95_reg_4420;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read95 = Ix_mem_1_30_read_reg_3780;
    end else begin
        grp_seq_align_fu_2178_p_read95 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read96 = newret96_reg_4425;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read96 = Ix_mem_1_31_read_reg_3785;
    end else begin
        grp_seq_align_fu_2178_p_read96 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read97 = newret97_reg_4430;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read97 = Iy_mem_1_0_read_reg_3790;
    end else begin
        grp_seq_align_fu_2178_p_read97 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read98 = newret98_reg_4435;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read98 = Iy_mem_1_1_read_reg_3795;
    end else begin
        grp_seq_align_fu_2178_p_read98 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_seq_align_fu_2178_p_read99 = newret99_reg_4440;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_seq_align_fu_2178_p_read99 = Iy_mem_1_2_read_reg_3800;
    end else begin
        grp_seq_align_fu_2178_p_read99 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        last_pe_scoreIx_ce0 = grp_seq_align_fu_2178_last_pe_scoreIx_ce0;
    end else begin
        last_pe_scoreIx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        last_pe_scoreIx_we0 = grp_seq_align_fu_2178_last_pe_scoreIx_we0;
    end else begin
        last_pe_scoreIx_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        last_pe_score_ce0 = grp_seq_align_fu_2178_last_pe_score_ce0;
    end else begin
        last_pe_score_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        last_pe_score_ce1 = grp_seq_align_fu_2178_last_pe_score_ce1;
    end else begin
        last_pe_score_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        last_pe_score_we0 = grp_seq_align_fu_2178_last_pe_score_we0;
    end else begin
        last_pe_score_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        query_string_comp_ce0 = grp_seq_align_fu_2178_query_string_comp_ce0;
    end else begin
        query_string_comp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state2))) begin
        reference_string_comp_ce0 = grp_seq_align_fu_2178_reference_string_comp_ce0;
    end else begin
        reference_string_comp_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_seq_align_fu_2178_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_seq_align_fu_2178_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ix_mem_0_0 = grp_seq_align_fu_2178_Ix_mem_0_0;

assign Ix_mem_0_1 = grp_seq_align_fu_2178_Ix_mem_0_1;

assign Ix_mem_0_10 = grp_seq_align_fu_2178_Ix_mem_0_10;

assign Ix_mem_0_11 = grp_seq_align_fu_2178_Ix_mem_0_11;

assign Ix_mem_0_12 = grp_seq_align_fu_2178_Ix_mem_0_12;

assign Ix_mem_0_13 = grp_seq_align_fu_2178_Ix_mem_0_13;

assign Ix_mem_0_14 = grp_seq_align_fu_2178_Ix_mem_0_14;

assign Ix_mem_0_15 = grp_seq_align_fu_2178_Ix_mem_0_15;

assign Ix_mem_0_16 = grp_seq_align_fu_2178_Ix_mem_0_16;

assign Ix_mem_0_17 = grp_seq_align_fu_2178_Ix_mem_0_17;

assign Ix_mem_0_18 = grp_seq_align_fu_2178_Ix_mem_0_18;

assign Ix_mem_0_19 = grp_seq_align_fu_2178_Ix_mem_0_19;

assign Ix_mem_0_2 = grp_seq_align_fu_2178_Ix_mem_0_2;

assign Ix_mem_0_20 = grp_seq_align_fu_2178_Ix_mem_0_20;

assign Ix_mem_0_21 = grp_seq_align_fu_2178_Ix_mem_0_21;

assign Ix_mem_0_22 = grp_seq_align_fu_2178_Ix_mem_0_22;

assign Ix_mem_0_23 = grp_seq_align_fu_2178_Ix_mem_0_23;

assign Ix_mem_0_24 = grp_seq_align_fu_2178_Ix_mem_0_24;

assign Ix_mem_0_25 = grp_seq_align_fu_2178_Ix_mem_0_25;

assign Ix_mem_0_26 = grp_seq_align_fu_2178_Ix_mem_0_26;

assign Ix_mem_0_27 = grp_seq_align_fu_2178_Ix_mem_0_27;

assign Ix_mem_0_28 = grp_seq_align_fu_2178_Ix_mem_0_28;

assign Ix_mem_0_29 = grp_seq_align_fu_2178_Ix_mem_0_29;

assign Ix_mem_0_3 = grp_seq_align_fu_2178_Ix_mem_0_3;

assign Ix_mem_0_30 = grp_seq_align_fu_2178_Ix_mem_0_30;

assign Ix_mem_0_31 = grp_seq_align_fu_2178_Ix_mem_0_31;

assign Ix_mem_0_4 = grp_seq_align_fu_2178_Ix_mem_0_4;

assign Ix_mem_0_5 = grp_seq_align_fu_2178_Ix_mem_0_5;

assign Ix_mem_0_6 = grp_seq_align_fu_2178_Ix_mem_0_6;

assign Ix_mem_0_7 = grp_seq_align_fu_2178_Ix_mem_0_7;

assign Ix_mem_0_8 = grp_seq_align_fu_2178_Ix_mem_0_8;

assign Ix_mem_0_9 = grp_seq_align_fu_2178_Ix_mem_0_9;

assign Ix_mem_1_0_o = grp_seq_align_fu_2178_ap_return_64;

assign Ix_mem_1_10_o = grp_seq_align_fu_2178_ap_return_74;

assign Ix_mem_1_11_o = grp_seq_align_fu_2178_ap_return_75;

assign Ix_mem_1_12_o = grp_seq_align_fu_2178_ap_return_76;

assign Ix_mem_1_13_o = grp_seq_align_fu_2178_ap_return_77;

assign Ix_mem_1_14_o = grp_seq_align_fu_2178_ap_return_78;

assign Ix_mem_1_15_o = grp_seq_align_fu_2178_ap_return_79;

assign Ix_mem_1_16_o = grp_seq_align_fu_2178_ap_return_80;

assign Ix_mem_1_17_o = grp_seq_align_fu_2178_ap_return_81;

assign Ix_mem_1_18_o = grp_seq_align_fu_2178_ap_return_82;

assign Ix_mem_1_19_o = grp_seq_align_fu_2178_ap_return_83;

assign Ix_mem_1_1_o = grp_seq_align_fu_2178_ap_return_65;

assign Ix_mem_1_20_o = grp_seq_align_fu_2178_ap_return_84;

assign Ix_mem_1_21_o = grp_seq_align_fu_2178_ap_return_85;

assign Ix_mem_1_22_o = grp_seq_align_fu_2178_ap_return_86;

assign Ix_mem_1_23_o = grp_seq_align_fu_2178_ap_return_87;

assign Ix_mem_1_24_o = grp_seq_align_fu_2178_ap_return_88;

assign Ix_mem_1_25_o = grp_seq_align_fu_2178_ap_return_89;

assign Ix_mem_1_26_o = grp_seq_align_fu_2178_ap_return_90;

assign Ix_mem_1_27_o = grp_seq_align_fu_2178_ap_return_91;

assign Ix_mem_1_28_o = grp_seq_align_fu_2178_ap_return_92;

assign Ix_mem_1_29_o = grp_seq_align_fu_2178_ap_return_93;

assign Ix_mem_1_2_o = grp_seq_align_fu_2178_ap_return_66;

assign Ix_mem_1_30_o = grp_seq_align_fu_2178_ap_return_94;

assign Ix_mem_1_31_o = grp_seq_align_fu_2178_ap_return_95;

assign Ix_mem_1_3_o = grp_seq_align_fu_2178_ap_return_67;

assign Ix_mem_1_4_o = grp_seq_align_fu_2178_ap_return_68;

assign Ix_mem_1_5_o = grp_seq_align_fu_2178_ap_return_69;

assign Ix_mem_1_6_o = grp_seq_align_fu_2178_ap_return_70;

assign Ix_mem_1_7_o = grp_seq_align_fu_2178_ap_return_71;

assign Ix_mem_1_8_o = grp_seq_align_fu_2178_ap_return_72;

assign Ix_mem_1_9_o = grp_seq_align_fu_2178_ap_return_73;

assign Iy_mem_0_0 = grp_seq_align_fu_2178_Iy_mem_0_0;

assign Iy_mem_0_1 = grp_seq_align_fu_2178_Iy_mem_0_1;

assign Iy_mem_0_10 = grp_seq_align_fu_2178_Iy_mem_0_10;

assign Iy_mem_0_11 = grp_seq_align_fu_2178_Iy_mem_0_11;

assign Iy_mem_0_12 = grp_seq_align_fu_2178_Iy_mem_0_12;

assign Iy_mem_0_13 = grp_seq_align_fu_2178_Iy_mem_0_13;

assign Iy_mem_0_14 = grp_seq_align_fu_2178_Iy_mem_0_14;

assign Iy_mem_0_15 = grp_seq_align_fu_2178_Iy_mem_0_15;

assign Iy_mem_0_16 = grp_seq_align_fu_2178_Iy_mem_0_16;

assign Iy_mem_0_17 = grp_seq_align_fu_2178_Iy_mem_0_17;

assign Iy_mem_0_18 = grp_seq_align_fu_2178_Iy_mem_0_18;

assign Iy_mem_0_19 = grp_seq_align_fu_2178_Iy_mem_0_19;

assign Iy_mem_0_2 = grp_seq_align_fu_2178_Iy_mem_0_2;

assign Iy_mem_0_20 = grp_seq_align_fu_2178_Iy_mem_0_20;

assign Iy_mem_0_21 = grp_seq_align_fu_2178_Iy_mem_0_21;

assign Iy_mem_0_22 = grp_seq_align_fu_2178_Iy_mem_0_22;

assign Iy_mem_0_23 = grp_seq_align_fu_2178_Iy_mem_0_23;

assign Iy_mem_0_24 = grp_seq_align_fu_2178_Iy_mem_0_24;

assign Iy_mem_0_25 = grp_seq_align_fu_2178_Iy_mem_0_25;

assign Iy_mem_0_26 = grp_seq_align_fu_2178_Iy_mem_0_26;

assign Iy_mem_0_27 = grp_seq_align_fu_2178_Iy_mem_0_27;

assign Iy_mem_0_28 = grp_seq_align_fu_2178_Iy_mem_0_28;

assign Iy_mem_0_29 = grp_seq_align_fu_2178_Iy_mem_0_29;

assign Iy_mem_0_3 = grp_seq_align_fu_2178_Iy_mem_0_3;

assign Iy_mem_0_30 = grp_seq_align_fu_2178_Iy_mem_0_30;

assign Iy_mem_0_31 = grp_seq_align_fu_2178_Iy_mem_0_31;

assign Iy_mem_0_4 = grp_seq_align_fu_2178_Iy_mem_0_4;

assign Iy_mem_0_5 = grp_seq_align_fu_2178_Iy_mem_0_5;

assign Iy_mem_0_6 = grp_seq_align_fu_2178_Iy_mem_0_6;

assign Iy_mem_0_7 = grp_seq_align_fu_2178_Iy_mem_0_7;

assign Iy_mem_0_8 = grp_seq_align_fu_2178_Iy_mem_0_8;

assign Iy_mem_0_9 = grp_seq_align_fu_2178_Iy_mem_0_9;

assign Iy_mem_1_0_o = grp_seq_align_fu_2178_ap_return_96;

assign Iy_mem_1_10_o = grp_seq_align_fu_2178_ap_return_106;

assign Iy_mem_1_11_o = grp_seq_align_fu_2178_ap_return_107;

assign Iy_mem_1_12_o = grp_seq_align_fu_2178_ap_return_108;

assign Iy_mem_1_13_o = grp_seq_align_fu_2178_ap_return_109;

assign Iy_mem_1_14_o = grp_seq_align_fu_2178_ap_return_110;

assign Iy_mem_1_15_o = grp_seq_align_fu_2178_ap_return_111;

assign Iy_mem_1_16_o = grp_seq_align_fu_2178_ap_return_112;

assign Iy_mem_1_17_o = grp_seq_align_fu_2178_ap_return_113;

assign Iy_mem_1_18_o = grp_seq_align_fu_2178_ap_return_114;

assign Iy_mem_1_19_o = grp_seq_align_fu_2178_ap_return_115;

assign Iy_mem_1_1_o = grp_seq_align_fu_2178_ap_return_97;

assign Iy_mem_1_20_o = grp_seq_align_fu_2178_ap_return_116;

assign Iy_mem_1_21_o = grp_seq_align_fu_2178_ap_return_117;

assign Iy_mem_1_22_o = grp_seq_align_fu_2178_ap_return_118;

assign Iy_mem_1_23_o = grp_seq_align_fu_2178_ap_return_119;

assign Iy_mem_1_24_o = grp_seq_align_fu_2178_ap_return_120;

assign Iy_mem_1_25_o = grp_seq_align_fu_2178_ap_return_121;

assign Iy_mem_1_26_o = grp_seq_align_fu_2178_ap_return_122;

assign Iy_mem_1_27_o = grp_seq_align_fu_2178_ap_return_123;

assign Iy_mem_1_28_o = grp_seq_align_fu_2178_ap_return_124;

assign Iy_mem_1_29_o = grp_seq_align_fu_2178_ap_return_125;

assign Iy_mem_1_2_o = grp_seq_align_fu_2178_ap_return_98;

assign Iy_mem_1_30_o = grp_seq_align_fu_2178_ap_return_126;

assign Iy_mem_1_31_o = grp_seq_align_fu_2178_ap_return_127;

assign Iy_mem_1_3_o = grp_seq_align_fu_2178_ap_return_99;

assign Iy_mem_1_4_o = grp_seq_align_fu_2178_ap_return_100;

assign Iy_mem_1_5_o = grp_seq_align_fu_2178_ap_return_101;

assign Iy_mem_1_6_o = grp_seq_align_fu_2178_ap_return_102;

assign Iy_mem_1_7_o = grp_seq_align_fu_2178_ap_return_103;

assign Iy_mem_1_8_o = grp_seq_align_fu_2178_ap_return_104;

assign Iy_mem_1_9_o = grp_seq_align_fu_2178_ap_return_105;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign dp_matrix1_0_address0 = grp_seq_align_fu_2178_dp_matrix1_0_address0;

assign dp_matrix1_0_address1 = grp_seq_align_fu_2178_dp_matrix1_0_address1;

assign dp_matrix1_0_d0 = grp_seq_align_fu_2178_dp_matrix1_0_d0;

assign dp_matrix1_0_d1 = grp_seq_align_fu_2178_dp_matrix1_0_d1;

assign dp_matrix1_10_address0 = grp_seq_align_fu_2178_dp_matrix1_10_address0;

assign dp_matrix1_10_address1 = grp_seq_align_fu_2178_dp_matrix1_10_address1;

assign dp_matrix1_10_d0 = grp_seq_align_fu_2178_dp_matrix1_10_d0;

assign dp_matrix1_10_d1 = grp_seq_align_fu_2178_dp_matrix1_10_d1;

assign dp_matrix1_11_address0 = grp_seq_align_fu_2178_dp_matrix1_11_address0;

assign dp_matrix1_11_address1 = grp_seq_align_fu_2178_dp_matrix1_11_address1;

assign dp_matrix1_11_d0 = grp_seq_align_fu_2178_dp_matrix1_11_d0;

assign dp_matrix1_11_d1 = grp_seq_align_fu_2178_dp_matrix1_11_d1;

assign dp_matrix1_12_address0 = grp_seq_align_fu_2178_dp_matrix1_12_address0;

assign dp_matrix1_12_address1 = grp_seq_align_fu_2178_dp_matrix1_12_address1;

assign dp_matrix1_12_d0 = grp_seq_align_fu_2178_dp_matrix1_12_d0;

assign dp_matrix1_12_d1 = grp_seq_align_fu_2178_dp_matrix1_12_d1;

assign dp_matrix1_13_address0 = grp_seq_align_fu_2178_dp_matrix1_13_address0;

assign dp_matrix1_13_address1 = grp_seq_align_fu_2178_dp_matrix1_13_address1;

assign dp_matrix1_13_d0 = grp_seq_align_fu_2178_dp_matrix1_13_d0;

assign dp_matrix1_13_d1 = grp_seq_align_fu_2178_dp_matrix1_13_d1;

assign dp_matrix1_14_address0 = grp_seq_align_fu_2178_dp_matrix1_14_address0;

assign dp_matrix1_14_address1 = grp_seq_align_fu_2178_dp_matrix1_14_address1;

assign dp_matrix1_14_d0 = grp_seq_align_fu_2178_dp_matrix1_14_d0;

assign dp_matrix1_14_d1 = grp_seq_align_fu_2178_dp_matrix1_14_d1;

assign dp_matrix1_15_address0 = grp_seq_align_fu_2178_dp_matrix1_15_address0;

assign dp_matrix1_15_address1 = grp_seq_align_fu_2178_dp_matrix1_15_address1;

assign dp_matrix1_15_d0 = grp_seq_align_fu_2178_dp_matrix1_15_d0;

assign dp_matrix1_15_d1 = grp_seq_align_fu_2178_dp_matrix1_15_d1;

assign dp_matrix1_1_address0 = grp_seq_align_fu_2178_dp_matrix1_1_address0;

assign dp_matrix1_1_address1 = grp_seq_align_fu_2178_dp_matrix1_1_address1;

assign dp_matrix1_1_d0 = grp_seq_align_fu_2178_dp_matrix1_1_d0;

assign dp_matrix1_1_d1 = grp_seq_align_fu_2178_dp_matrix1_1_d1;

assign dp_matrix1_2_address0 = grp_seq_align_fu_2178_dp_matrix1_2_address0;

assign dp_matrix1_2_address1 = grp_seq_align_fu_2178_dp_matrix1_2_address1;

assign dp_matrix1_2_d0 = grp_seq_align_fu_2178_dp_matrix1_2_d0;

assign dp_matrix1_2_d1 = grp_seq_align_fu_2178_dp_matrix1_2_d1;

assign dp_matrix1_3_address0 = grp_seq_align_fu_2178_dp_matrix1_3_address0;

assign dp_matrix1_3_address1 = grp_seq_align_fu_2178_dp_matrix1_3_address1;

assign dp_matrix1_3_d0 = grp_seq_align_fu_2178_dp_matrix1_3_d0;

assign dp_matrix1_3_d1 = grp_seq_align_fu_2178_dp_matrix1_3_d1;

assign dp_matrix1_4_address0 = grp_seq_align_fu_2178_dp_matrix1_4_address0;

assign dp_matrix1_4_address1 = grp_seq_align_fu_2178_dp_matrix1_4_address1;

assign dp_matrix1_4_d0 = grp_seq_align_fu_2178_dp_matrix1_4_d0;

assign dp_matrix1_4_d1 = grp_seq_align_fu_2178_dp_matrix1_4_d1;

assign dp_matrix1_5_address0 = grp_seq_align_fu_2178_dp_matrix1_5_address0;

assign dp_matrix1_5_address1 = grp_seq_align_fu_2178_dp_matrix1_5_address1;

assign dp_matrix1_5_d0 = grp_seq_align_fu_2178_dp_matrix1_5_d0;

assign dp_matrix1_5_d1 = grp_seq_align_fu_2178_dp_matrix1_5_d1;

assign dp_matrix1_6_address0 = grp_seq_align_fu_2178_dp_matrix1_6_address0;

assign dp_matrix1_6_address1 = grp_seq_align_fu_2178_dp_matrix1_6_address1;

assign dp_matrix1_6_d0 = grp_seq_align_fu_2178_dp_matrix1_6_d0;

assign dp_matrix1_6_d1 = grp_seq_align_fu_2178_dp_matrix1_6_d1;

assign dp_matrix1_7_address0 = grp_seq_align_fu_2178_dp_matrix1_7_address0;

assign dp_matrix1_7_address1 = grp_seq_align_fu_2178_dp_matrix1_7_address1;

assign dp_matrix1_7_d0 = grp_seq_align_fu_2178_dp_matrix1_7_d0;

assign dp_matrix1_7_d1 = grp_seq_align_fu_2178_dp_matrix1_7_d1;

assign dp_matrix1_8_address0 = grp_seq_align_fu_2178_dp_matrix1_8_address0;

assign dp_matrix1_8_address1 = grp_seq_align_fu_2178_dp_matrix1_8_address1;

assign dp_matrix1_8_d0 = grp_seq_align_fu_2178_dp_matrix1_8_d0;

assign dp_matrix1_8_d1 = grp_seq_align_fu_2178_dp_matrix1_8_d1;

assign dp_matrix1_9_address0 = grp_seq_align_fu_2178_dp_matrix1_9_address0;

assign dp_matrix1_9_address1 = grp_seq_align_fu_2178_dp_matrix1_9_address1;

assign dp_matrix1_9_d0 = grp_seq_align_fu_2178_dp_matrix1_9_d0;

assign dp_matrix1_9_d1 = grp_seq_align_fu_2178_dp_matrix1_9_d1;

assign dp_matrix2_address0 = 19'd0;

assign dp_matrix2_address1 = 19'd0;

assign dp_matrix2_ce0 = 1'b0;

assign dp_matrix2_ce1 = 1'b0;

assign dp_matrix2_d0 = 10'd0;

assign dp_matrix2_d1 = 10'd0;

assign dp_matrix2_we0 = 1'b0;

assign dp_matrix2_we1 = 1'b0;

assign dp_mem_0_0 = grp_seq_align_fu_2178_dp_mem_0_0;

assign dp_mem_0_1 = grp_seq_align_fu_2178_dp_mem_0_1;

assign dp_mem_0_10 = grp_seq_align_fu_2178_dp_mem_0_10;

assign dp_mem_0_11 = grp_seq_align_fu_2178_dp_mem_0_11;

assign dp_mem_0_12 = grp_seq_align_fu_2178_dp_mem_0_12;

assign dp_mem_0_13 = grp_seq_align_fu_2178_dp_mem_0_13;

assign dp_mem_0_14 = grp_seq_align_fu_2178_dp_mem_0_14;

assign dp_mem_0_15 = grp_seq_align_fu_2178_dp_mem_0_15;

assign dp_mem_0_16 = grp_seq_align_fu_2178_dp_mem_0_16;

assign dp_mem_0_17 = grp_seq_align_fu_2178_dp_mem_0_17;

assign dp_mem_0_18 = grp_seq_align_fu_2178_dp_mem_0_18;

assign dp_mem_0_19 = grp_seq_align_fu_2178_dp_mem_0_19;

assign dp_mem_0_2 = grp_seq_align_fu_2178_dp_mem_0_2;

assign dp_mem_0_20 = grp_seq_align_fu_2178_dp_mem_0_20;

assign dp_mem_0_21 = grp_seq_align_fu_2178_dp_mem_0_21;

assign dp_mem_0_22 = grp_seq_align_fu_2178_dp_mem_0_22;

assign dp_mem_0_23 = grp_seq_align_fu_2178_dp_mem_0_23;

assign dp_mem_0_24 = grp_seq_align_fu_2178_dp_mem_0_24;

assign dp_mem_0_25 = grp_seq_align_fu_2178_dp_mem_0_25;

assign dp_mem_0_26 = grp_seq_align_fu_2178_dp_mem_0_26;

assign dp_mem_0_27 = grp_seq_align_fu_2178_dp_mem_0_27;

assign dp_mem_0_28 = grp_seq_align_fu_2178_dp_mem_0_28;

assign dp_mem_0_29 = grp_seq_align_fu_2178_dp_mem_0_29;

assign dp_mem_0_3 = grp_seq_align_fu_2178_dp_mem_0_3;

assign dp_mem_0_30 = grp_seq_align_fu_2178_dp_mem_0_30;

assign dp_mem_0_31 = grp_seq_align_fu_2178_dp_mem_0_31;

assign dp_mem_0_4 = grp_seq_align_fu_2178_dp_mem_0_4;

assign dp_mem_0_5 = grp_seq_align_fu_2178_dp_mem_0_5;

assign dp_mem_0_6 = grp_seq_align_fu_2178_dp_mem_0_6;

assign dp_mem_0_7 = grp_seq_align_fu_2178_dp_mem_0_7;

assign dp_mem_0_8 = grp_seq_align_fu_2178_dp_mem_0_8;

assign dp_mem_0_9 = grp_seq_align_fu_2178_dp_mem_0_9;

assign dp_mem_1_0_o = grp_seq_align_fu_2178_ap_return_0;

assign dp_mem_1_10_o = grp_seq_align_fu_2178_ap_return_10;

assign dp_mem_1_11_o = grp_seq_align_fu_2178_ap_return_11;

assign dp_mem_1_12_o = grp_seq_align_fu_2178_ap_return_12;

assign dp_mem_1_13_o = grp_seq_align_fu_2178_ap_return_13;

assign dp_mem_1_14_o = grp_seq_align_fu_2178_ap_return_14;

assign dp_mem_1_15_o = grp_seq_align_fu_2178_ap_return_15;

assign dp_mem_1_16_o = grp_seq_align_fu_2178_ap_return_16;

assign dp_mem_1_17_o = grp_seq_align_fu_2178_ap_return_17;

assign dp_mem_1_18_o = grp_seq_align_fu_2178_ap_return_18;

assign dp_mem_1_19_o = grp_seq_align_fu_2178_ap_return_19;

assign dp_mem_1_1_o = grp_seq_align_fu_2178_ap_return_1;

assign dp_mem_1_20_o = grp_seq_align_fu_2178_ap_return_20;

assign dp_mem_1_21_o = grp_seq_align_fu_2178_ap_return_21;

assign dp_mem_1_22_o = grp_seq_align_fu_2178_ap_return_22;

assign dp_mem_1_23_o = grp_seq_align_fu_2178_ap_return_23;

assign dp_mem_1_24_o = grp_seq_align_fu_2178_ap_return_24;

assign dp_mem_1_25_o = grp_seq_align_fu_2178_ap_return_25;

assign dp_mem_1_26_o = grp_seq_align_fu_2178_ap_return_26;

assign dp_mem_1_27_o = grp_seq_align_fu_2178_ap_return_27;

assign dp_mem_1_28_o = grp_seq_align_fu_2178_ap_return_28;

assign dp_mem_1_29_o = grp_seq_align_fu_2178_ap_return_29;

assign dp_mem_1_2_o = grp_seq_align_fu_2178_ap_return_2;

assign dp_mem_1_30_o = grp_seq_align_fu_2178_ap_return_30;

assign dp_mem_1_31_o = grp_seq_align_fu_2178_ap_return_31;

assign dp_mem_1_3_o = grp_seq_align_fu_2178_ap_return_3;

assign dp_mem_1_4_o = grp_seq_align_fu_2178_ap_return_4;

assign dp_mem_1_5_o = grp_seq_align_fu_2178_ap_return_5;

assign dp_mem_1_6_o = grp_seq_align_fu_2178_ap_return_6;

assign dp_mem_1_7_o = grp_seq_align_fu_2178_ap_return_7;

assign dp_mem_1_8_o = grp_seq_align_fu_2178_ap_return_8;

assign dp_mem_1_9_o = grp_seq_align_fu_2178_ap_return_9;

assign dp_mem_2_0_o = grp_seq_align_fu_2178_ap_return_32;

assign dp_mem_2_10_o = grp_seq_align_fu_2178_ap_return_42;

assign dp_mem_2_11_o = grp_seq_align_fu_2178_ap_return_43;

assign dp_mem_2_12_o = grp_seq_align_fu_2178_ap_return_44;

assign dp_mem_2_13_o = grp_seq_align_fu_2178_ap_return_45;

assign dp_mem_2_14_o = grp_seq_align_fu_2178_ap_return_46;

assign dp_mem_2_15_o = grp_seq_align_fu_2178_ap_return_47;

assign dp_mem_2_16_o = grp_seq_align_fu_2178_ap_return_48;

assign dp_mem_2_17_o = grp_seq_align_fu_2178_ap_return_49;

assign dp_mem_2_18_o = grp_seq_align_fu_2178_ap_return_50;

assign dp_mem_2_19_o = grp_seq_align_fu_2178_ap_return_51;

assign dp_mem_2_1_o = grp_seq_align_fu_2178_ap_return_33;

assign dp_mem_2_20_o = grp_seq_align_fu_2178_ap_return_52;

assign dp_mem_2_21_o = grp_seq_align_fu_2178_ap_return_53;

assign dp_mem_2_22_o = grp_seq_align_fu_2178_ap_return_54;

assign dp_mem_2_23_o = grp_seq_align_fu_2178_ap_return_55;

assign dp_mem_2_24_o = grp_seq_align_fu_2178_ap_return_56;

assign dp_mem_2_25_o = grp_seq_align_fu_2178_ap_return_57;

assign dp_mem_2_26_o = grp_seq_align_fu_2178_ap_return_58;

assign dp_mem_2_27_o = grp_seq_align_fu_2178_ap_return_59;

assign dp_mem_2_28_o = grp_seq_align_fu_2178_ap_return_60;

assign dp_mem_2_29_o = grp_seq_align_fu_2178_ap_return_61;

assign dp_mem_2_2_o = grp_seq_align_fu_2178_ap_return_34;

assign dp_mem_2_30_o = grp_seq_align_fu_2178_ap_return_62;

assign dp_mem_2_31_o = grp_seq_align_fu_2178_ap_return_63;

assign dp_mem_2_3_o = grp_seq_align_fu_2178_ap_return_35;

assign dp_mem_2_4_o = grp_seq_align_fu_2178_ap_return_36;

assign dp_mem_2_5_o = grp_seq_align_fu_2178_ap_return_37;

assign dp_mem_2_6_o = grp_seq_align_fu_2178_ap_return_38;

assign dp_mem_2_7_o = grp_seq_align_fu_2178_ap_return_39;

assign dp_mem_2_8_o = grp_seq_align_fu_2178_ap_return_40;

assign dp_mem_2_9_o = grp_seq_align_fu_2178_ap_return_41;

assign grp_seq_align_fu_2178_ap_start = grp_seq_align_fu_2178_ap_start_reg;

assign last_pe_scoreIx_address0 = grp_seq_align_fu_2178_last_pe_scoreIx_address0;

assign last_pe_scoreIx_d0 = grp_seq_align_fu_2178_last_pe_scoreIx_d0;

assign last_pe_score_address0 = grp_seq_align_fu_2178_last_pe_score_address0;

assign last_pe_score_address1 = grp_seq_align_fu_2178_last_pe_score_address1;

assign last_pe_score_d0 = grp_seq_align_fu_2178_last_pe_score_d0;

assign query_string_comp_address0 = grp_seq_align_fu_2178_query_string_comp_address0;

assign reference_string_comp_address0 = grp_seq_align_fu_2178_reference_string_comp_address0;

endmodule //seq_align_multiple
