
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402c48 <.init>:
  402c48:	stp	x29, x30, [sp, #-16]!
  402c4c:	mov	x29, sp
  402c50:	bl	404004 <__fxstatat@plt+0xa84>
  402c54:	ldp	x29, x30, [sp], #16
  402c58:	ret

Disassembly of section .plt:

0000000000402c60 <mbrtowc@plt-0x20>:
  402c60:	stp	x16, x30, [sp, #-16]!
  402c64:	adrp	x16, 426000 <__fxstatat@plt+0x22a80>
  402c68:	ldr	x17, [x16, #4088]
  402c6c:	add	x16, x16, #0xff8
  402c70:	br	x17
  402c74:	nop
  402c78:	nop
  402c7c:	nop

0000000000402c80 <mbrtowc@plt>:
  402c80:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402c84:	ldr	x17, [x16]
  402c88:	add	x16, x16, #0x0
  402c8c:	br	x17

0000000000402c90 <memcpy@plt>:
  402c90:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402c94:	ldr	x17, [x16, #8]
  402c98:	add	x16, x16, #0x8
  402c9c:	br	x17

0000000000402ca0 <_exit@plt>:
  402ca0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ca4:	ldr	x17, [x16, #16]
  402ca8:	add	x16, x16, #0x10
  402cac:	br	x17

0000000000402cb0 <strtoul@plt>:
  402cb0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402cb4:	ldr	x17, [x16, #24]
  402cb8:	add	x16, x16, #0x18
  402cbc:	br	x17

0000000000402cc0 <strlen@plt>:
  402cc0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402cc4:	ldr	x17, [x16, #32]
  402cc8:	add	x16, x16, #0x20
  402ccc:	br	x17

0000000000402cd0 <fputs@plt>:
  402cd0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402cd4:	ldr	x17, [x16, #40]
  402cd8:	add	x16, x16, #0x28
  402cdc:	br	x17

0000000000402ce0 <acl_set_fd@plt>:
  402ce0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ce4:	ldr	x17, [x16, #48]
  402ce8:	add	x16, x16, #0x30
  402cec:	br	x17

0000000000402cf0 <exit@plt>:
  402cf0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402cf4:	ldr	x17, [x16, #56]
  402cf8:	add	x16, x16, #0x38
  402cfc:	br	x17

0000000000402d00 <raise@plt>:
  402d00:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d04:	ldr	x17, [x16, #64]
  402d08:	add	x16, x16, #0x40
  402d0c:	br	x17

0000000000402d10 <error@plt>:
  402d10:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d14:	ldr	x17, [x16, #72]
  402d18:	add	x16, x16, #0x48
  402d1c:	br	x17

0000000000402d20 <fchdir@plt>:
  402d20:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d24:	ldr	x17, [x16, #80]
  402d28:	add	x16, x16, #0x50
  402d2c:	br	x17

0000000000402d30 <rpmatch@plt>:
  402d30:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d34:	ldr	x17, [x16, #88]
  402d38:	add	x16, x16, #0x58
  402d3c:	br	x17

0000000000402d40 <acl_entries@plt>:
  402d40:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d44:	ldr	x17, [x16, #96]
  402d48:	add	x16, x16, #0x60
  402d4c:	br	x17

0000000000402d50 <geteuid@plt>:
  402d50:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d54:	ldr	x17, [x16, #104]
  402d58:	add	x16, x16, #0x68
  402d5c:	br	x17

0000000000402d60 <__xmknod@plt>:
  402d60:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d64:	ldr	x17, [x16, #112]
  402d68:	add	x16, x16, #0x70
  402d6c:	br	x17

0000000000402d70 <linkat@plt>:
  402d70:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d74:	ldr	x17, [x16, #120]
  402d78:	add	x16, x16, #0x78
  402d7c:	br	x17

0000000000402d80 <readlink@plt>:
  402d80:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d84:	ldr	x17, [x16, #128]
  402d88:	add	x16, x16, #0x80
  402d8c:	br	x17

0000000000402d90 <getgrnam@plt>:
  402d90:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402d94:	ldr	x17, [x16, #136]
  402d98:	add	x16, x16, #0x88
  402d9c:	br	x17

0000000000402da0 <ferror_unlocked@plt>:
  402da0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402da4:	ldr	x17, [x16, #144]
  402da8:	add	x16, x16, #0x90
  402dac:	br	x17

0000000000402db0 <getuid@plt>:
  402db0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402db4:	ldr	x17, [x16, #152]
  402db8:	add	x16, x16, #0x98
  402dbc:	br	x17

0000000000402dc0 <opendir@plt>:
  402dc0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402dc4:	ldr	x17, [x16, #160]
  402dc8:	add	x16, x16, #0xa0
  402dcc:	br	x17

0000000000402dd0 <__cxa_atexit@plt>:
  402dd0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402dd4:	ldr	x17, [x16, #168]
  402dd8:	add	x16, x16, #0xa8
  402ddc:	br	x17

0000000000402de0 <unlinkat@plt>:
  402de0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402de4:	ldr	x17, [x16, #176]
  402de8:	add	x16, x16, #0xb0
  402dec:	br	x17

0000000000402df0 <clock_gettime@plt>:
  402df0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402df4:	ldr	x17, [x16, #184]
  402df8:	add	x16, x16, #0xb8
  402dfc:	br	x17

0000000000402e00 <qsort@plt>:
  402e00:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e04:	ldr	x17, [x16, #192]
  402e08:	add	x16, x16, #0xc0
  402e0c:	br	x17

0000000000402e10 <setvbuf@plt>:
  402e10:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e14:	ldr	x17, [x16, #200]
  402e18:	add	x16, x16, #0xc8
  402e1c:	br	x17

0000000000402e20 <pathconf@plt>:
  402e20:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e24:	ldr	x17, [x16, #208]
  402e28:	add	x16, x16, #0xd0
  402e2c:	br	x17

0000000000402e30 <euidaccess@plt>:
  402e30:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e34:	ldr	x17, [x16, #216]
  402e38:	add	x16, x16, #0xd8
  402e3c:	br	x17

0000000000402e40 <fork@plt>:
  402e40:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e44:	ldr	x17, [x16, #224]
  402e48:	add	x16, x16, #0xe0
  402e4c:	br	x17

0000000000402e50 <endgrent@plt>:
  402e50:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e54:	ldr	x17, [x16, #232]
  402e58:	add	x16, x16, #0xe8
  402e5c:	br	x17

0000000000402e60 <lseek@plt>:
  402e60:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e64:	ldr	x17, [x16, #240]
  402e68:	add	x16, x16, #0xf0
  402e6c:	br	x17

0000000000402e70 <mkfifo@plt>:
  402e70:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e74:	ldr	x17, [x16, #248]
  402e78:	add	x16, x16, #0xf8
  402e7c:	br	x17

0000000000402e80 <__fpending@plt>:
  402e80:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e84:	ldr	x17, [x16, #256]
  402e88:	add	x16, x16, #0x100
  402e8c:	br	x17

0000000000402e90 <stpcpy@plt>:
  402e90:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402e94:	ldr	x17, [x16, #264]
  402e98:	add	x16, x16, #0x108
  402e9c:	br	x17

0000000000402ea0 <fileno@plt>:
  402ea0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ea4:	ldr	x17, [x16, #272]
  402ea8:	add	x16, x16, #0x110
  402eac:	br	x17

0000000000402eb0 <putc_unlocked@plt>:
  402eb0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402eb4:	ldr	x17, [x16, #280]
  402eb8:	add	x16, x16, #0x118
  402ebc:	br	x17

0000000000402ec0 <signal@plt>:
  402ec0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ec4:	ldr	x17, [x16, #288]
  402ec8:	add	x16, x16, #0x120
  402ecc:	br	x17

0000000000402ed0 <acl_delete_def_file@plt>:
  402ed0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ed4:	ldr	x17, [x16, #296]
  402ed8:	add	x16, x16, #0x128
  402edc:	br	x17

0000000000402ee0 <fclose@plt>:
  402ee0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ee4:	ldr	x17, [x16, #304]
  402ee8:	add	x16, x16, #0x130
  402eec:	br	x17

0000000000402ef0 <getpid@plt>:
  402ef0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ef4:	ldr	x17, [x16, #312]
  402ef8:	add	x16, x16, #0x138
  402efc:	br	x17

0000000000402f00 <nl_langinfo@plt>:
  402f00:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f04:	ldr	x17, [x16, #320]
  402f08:	add	x16, x16, #0x140
  402f0c:	br	x17

0000000000402f10 <fopen@plt>:
  402f10:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f14:	ldr	x17, [x16, #328]
  402f18:	add	x16, x16, #0x148
  402f1c:	br	x17

0000000000402f20 <malloc@plt>:
  402f20:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f24:	ldr	x17, [x16, #336]
  402f28:	add	x16, x16, #0x150
  402f2c:	br	x17

0000000000402f30 <futimesat@plt>:
  402f30:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f34:	ldr	x17, [x16, #344]
  402f38:	add	x16, x16, #0x158
  402f3c:	br	x17

0000000000402f40 <chmod@plt>:
  402f40:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f44:	ldr	x17, [x16, #352]
  402f48:	add	x16, x16, #0x160
  402f4c:	br	x17

0000000000402f50 <open@plt>:
  402f50:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f54:	ldr	x17, [x16, #360]
  402f58:	add	x16, x16, #0x168
  402f5c:	br	x17

0000000000402f60 <__vasprintf_chk@plt>:
  402f60:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f64:	ldr	x17, [x16, #368]
  402f68:	add	x16, x16, #0x170
  402f6c:	br	x17

0000000000402f70 <getppid@plt>:
  402f70:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f74:	ldr	x17, [x16, #376]
  402f78:	add	x16, x16, #0x178
  402f7c:	br	x17

0000000000402f80 <futimens@plt>:
  402f80:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f84:	ldr	x17, [x16, #384]
  402f88:	add	x16, x16, #0x180
  402f8c:	br	x17

0000000000402f90 <strncmp@plt>:
  402f90:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402f94:	ldr	x17, [x16, #392]
  402f98:	add	x16, x16, #0x188
  402f9c:	br	x17

0000000000402fa0 <bindtextdomain@plt>:
  402fa0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402fa4:	ldr	x17, [x16, #400]
  402fa8:	add	x16, x16, #0x190
  402fac:	br	x17

0000000000402fb0 <__libc_start_main@plt>:
  402fb0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402fb4:	ldr	x17, [x16, #408]
  402fb8:	add	x16, x16, #0x198
  402fbc:	br	x17

0000000000402fc0 <__printf_chk@plt>:
  402fc0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402fc4:	ldr	x17, [x16, #416]
  402fc8:	add	x16, x16, #0x1a0
  402fcc:	br	x17

0000000000402fd0 <acl_get_tag_type@plt>:
  402fd0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402fd4:	ldr	x17, [x16, #424]
  402fd8:	add	x16, x16, #0x1a8
  402fdc:	br	x17

0000000000402fe0 <memset@plt>:
  402fe0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402fe4:	ldr	x17, [x16, #432]
  402fe8:	add	x16, x16, #0x1b0
  402fec:	br	x17

0000000000402ff0 <fdopen@plt>:
  402ff0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  402ff4:	ldr	x17, [x16, #440]
  402ff8:	add	x16, x16, #0x1b8
  402ffc:	br	x17

0000000000403000 <gettimeofday@plt>:
  403000:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403004:	ldr	x17, [x16, #448]
  403008:	add	x16, x16, #0x1c0
  40300c:	br	x17

0000000000403010 <getpwnam@plt>:
  403010:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403014:	ldr	x17, [x16, #456]
  403018:	add	x16, x16, #0x1c8
  40301c:	br	x17

0000000000403020 <fchmod@plt>:
  403020:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403024:	ldr	x17, [x16, #464]
  403028:	add	x16, x16, #0x1d0
  40302c:	br	x17

0000000000403030 <putchar_unlocked@plt>:
  403030:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403034:	ldr	x17, [x16, #472]
  403038:	add	x16, x16, #0x1d8
  40303c:	br	x17

0000000000403040 <__vfprintf_chk@plt>:
  403040:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403044:	ldr	x17, [x16, #480]
  403048:	add	x16, x16, #0x1e0
  40304c:	br	x17

0000000000403050 <calloc@plt>:
  403050:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403054:	ldr	x17, [x16, #488]
  403058:	add	x16, x16, #0x1e8
  40305c:	br	x17

0000000000403060 <readdir@plt>:
  403060:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403064:	ldr	x17, [x16, #496]
  403068:	add	x16, x16, #0x1f0
  40306c:	br	x17

0000000000403070 <realloc@plt>:
  403070:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403074:	ldr	x17, [x16, #504]
  403078:	add	x16, x16, #0x1f8
  40307c:	br	x17

0000000000403080 <acl_set_file@plt>:
  403080:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403084:	ldr	x17, [x16, #512]
  403088:	add	x16, x16, #0x200
  40308c:	br	x17

0000000000403090 <getpagesize@plt>:
  403090:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403094:	ldr	x17, [x16, #520]
  403098:	add	x16, x16, #0x208
  40309c:	br	x17

00000000004030a0 <acl_from_mode@plt>:
  4030a0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4030a4:	ldr	x17, [x16, #528]
  4030a8:	add	x16, x16, #0x210
  4030ac:	br	x17

00000000004030b0 <acl_get_fd@plt>:
  4030b0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4030b4:	ldr	x17, [x16, #536]
  4030b8:	add	x16, x16, #0x218
  4030bc:	br	x17

00000000004030c0 <closedir@plt>:
  4030c0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4030c4:	ldr	x17, [x16, #544]
  4030c8:	add	x16, x16, #0x220
  4030cc:	br	x17

00000000004030d0 <close@plt>:
  4030d0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4030d4:	ldr	x17, [x16, #552]
  4030d8:	add	x16, x16, #0x228
  4030dc:	br	x17

00000000004030e0 <strrchr@plt>:
  4030e0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4030e4:	ldr	x17, [x16, #560]
  4030e8:	add	x16, x16, #0x230
  4030ec:	br	x17

00000000004030f0 <__gmon_start__@plt>:
  4030f0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4030f4:	ldr	x17, [x16, #568]
  4030f8:	add	x16, x16, #0x238
  4030fc:	br	x17

0000000000403100 <fdopendir@plt>:
  403100:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403104:	ldr	x17, [x16, #576]
  403108:	add	x16, x16, #0x240
  40310c:	br	x17

0000000000403110 <write@plt>:
  403110:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403114:	ldr	x17, [x16, #584]
  403118:	add	x16, x16, #0x248
  40311c:	br	x17

0000000000403120 <abort@plt>:
  403120:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403124:	ldr	x17, [x16, #592]
  403128:	add	x16, x16, #0x250
  40312c:	br	x17

0000000000403130 <posix_fadvise@plt>:
  403130:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403134:	ldr	x17, [x16, #600]
  403138:	add	x16, x16, #0x258
  40313c:	br	x17

0000000000403140 <mbsinit@plt>:
  403140:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403144:	ldr	x17, [x16, #608]
  403148:	add	x16, x16, #0x260
  40314c:	br	x17

0000000000403150 <fpathconf@plt>:
  403150:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403154:	ldr	x17, [x16, #616]
  403158:	add	x16, x16, #0x268
  40315c:	br	x17

0000000000403160 <fread_unlocked@plt>:
  403160:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403164:	ldr	x17, [x16, #624]
  403168:	add	x16, x16, #0x270
  40316c:	br	x17

0000000000403170 <canonicalize_file_name@plt>:
  403170:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403174:	ldr	x17, [x16, #632]
  403178:	add	x16, x16, #0x278
  40317c:	br	x17

0000000000403180 <memcmp@plt>:
  403180:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403184:	ldr	x17, [x16, #640]
  403188:	add	x16, x16, #0x280
  40318c:	br	x17

0000000000403190 <textdomain@plt>:
  403190:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403194:	ldr	x17, [x16, #648]
  403198:	add	x16, x16, #0x288
  40319c:	br	x17

00000000004031a0 <stpncpy@plt>:
  4031a0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4031a4:	ldr	x17, [x16, #656]
  4031a8:	add	x16, x16, #0x290
  4031ac:	br	x17

00000000004031b0 <getopt_long@plt>:
  4031b0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4031b4:	ldr	x17, [x16, #664]
  4031b8:	add	x16, x16, #0x298
  4031bc:	br	x17

00000000004031c0 <__fprintf_chk@plt>:
  4031c0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4031c4:	ldr	x17, [x16, #672]
  4031c8:	add	x16, x16, #0x2a0
  4031cc:	br	x17

00000000004031d0 <strcmp@plt>:
  4031d0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4031d4:	ldr	x17, [x16, #680]
  4031d8:	add	x16, x16, #0x2a8
  4031dc:	br	x17

00000000004031e0 <__ctype_b_loc@plt>:
  4031e0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4031e4:	ldr	x17, [x16, #688]
  4031e8:	add	x16, x16, #0x2b0
  4031ec:	br	x17

00000000004031f0 <rewinddir@plt>:
  4031f0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4031f4:	ldr	x17, [x16, #696]
  4031f8:	add	x16, x16, #0x2b8
  4031fc:	br	x17

0000000000403200 <rmdir@plt>:
  403200:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403204:	ldr	x17, [x16, #704]
  403208:	add	x16, x16, #0x2c0
  40320c:	br	x17

0000000000403210 <lchown@plt>:
  403210:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403214:	ldr	x17, [x16, #712]
  403218:	add	x16, x16, #0x2c8
  40321c:	br	x17

0000000000403220 <acl_get_file@plt>:
  403220:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403224:	ldr	x17, [x16, #720]
  403228:	add	x16, x16, #0x2d0
  40322c:	br	x17

0000000000403230 <fseeko@plt>:
  403230:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403234:	ldr	x17, [x16, #728]
  403238:	add	x16, x16, #0x2d8
  40323c:	br	x17

0000000000403240 <getline@plt>:
  403240:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403244:	ldr	x17, [x16, #736]
  403248:	add	x16, x16, #0x2e0
  40324c:	br	x17

0000000000403250 <chdir@plt>:
  403250:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403254:	ldr	x17, [x16, #744]
  403258:	add	x16, x16, #0x2e8
  40325c:	br	x17

0000000000403260 <free@plt>:
  403260:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403264:	ldr	x17, [x16, #752]
  403268:	add	x16, x16, #0x2f0
  40326c:	br	x17

0000000000403270 <renameat2@plt>:
  403270:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403274:	ldr	x17, [x16, #760]
  403278:	add	x16, x16, #0x2f8
  40327c:	br	x17

0000000000403280 <__ctype_get_mb_cur_max@plt>:
  403280:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403284:	ldr	x17, [x16, #768]
  403288:	add	x16, x16, #0x300
  40328c:	br	x17

0000000000403290 <getgid@plt>:
  403290:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403294:	ldr	x17, [x16, #776]
  403298:	add	x16, x16, #0x308
  40329c:	br	x17

00000000004032a0 <attr_copy_fd@plt>:
  4032a0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4032a4:	ldr	x17, [x16, #784]
  4032a8:	add	x16, x16, #0x310
  4032ac:	br	x17

00000000004032b0 <renameat@plt>:
  4032b0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4032b4:	ldr	x17, [x16, #792]
  4032b8:	add	x16, x16, #0x318
  4032bc:	br	x17

00000000004032c0 <mempcpy@plt>:
  4032c0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4032c4:	ldr	x17, [x16, #800]
  4032c8:	add	x16, x16, #0x320
  4032cc:	br	x17

00000000004032d0 <acl_get_entry@plt>:
  4032d0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4032d4:	ldr	x17, [x16, #808]
  4032d8:	add	x16, x16, #0x328
  4032dc:	br	x17

00000000004032e0 <strspn@plt>:
  4032e0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4032e4:	ldr	x17, [x16, #816]
  4032e8:	add	x16, x16, #0x330
  4032ec:	br	x17

00000000004032f0 <strchr@plt>:
  4032f0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4032f4:	ldr	x17, [x16, #824]
  4032f8:	add	x16, x16, #0x338
  4032fc:	br	x17

0000000000403300 <utimensat@plt>:
  403300:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403304:	ldr	x17, [x16, #832]
  403308:	add	x16, x16, #0x340
  40330c:	br	x17

0000000000403310 <rename@plt>:
  403310:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403314:	ldr	x17, [x16, #840]
  403318:	add	x16, x16, #0x348
  40331c:	br	x17

0000000000403320 <__read_chk@plt>:
  403320:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403324:	ldr	x17, [x16, #848]
  403328:	add	x16, x16, #0x350
  40332c:	br	x17

0000000000403330 <fcntl@plt>:
  403330:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403334:	ldr	x17, [x16, #856]
  403338:	add	x16, x16, #0x358
  40333c:	br	x17

0000000000403340 <attr_copy_file@plt>:
  403340:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403344:	ldr	x17, [x16, #864]
  403348:	add	x16, x16, #0x360
  40334c:	br	x17

0000000000403350 <fflush@plt>:
  403350:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403354:	ldr	x17, [x16, #872]
  403358:	add	x16, x16, #0x368
  40335c:	br	x17

0000000000403360 <attr_copy_check_permissions@plt>:
  403360:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403364:	ldr	x17, [x16, #880]
  403368:	add	x16, x16, #0x370
  40336c:	br	x17

0000000000403370 <strcpy@plt>:
  403370:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403374:	ldr	x17, [x16, #888]
  403378:	add	x16, x16, #0x378
  40337c:	br	x17

0000000000403380 <dirfd@plt>:
  403380:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403384:	ldr	x17, [x16, #896]
  403388:	add	x16, x16, #0x380
  40338c:	br	x17

0000000000403390 <endpwent@plt>:
  403390:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403394:	ldr	x17, [x16, #904]
  403398:	add	x16, x16, #0x388
  40339c:	br	x17

00000000004033a0 <__explicit_bzero_chk@plt>:
  4033a0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4033a4:	ldr	x17, [x16, #912]
  4033a8:	add	x16, x16, #0x390
  4033ac:	br	x17

00000000004033b0 <__lxstat@plt>:
  4033b0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4033b4:	ldr	x17, [x16, #920]
  4033b8:	add	x16, x16, #0x398
  4033bc:	br	x17

00000000004033c0 <read@plt>:
  4033c0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4033c4:	ldr	x17, [x16, #928]
  4033c8:	add	x16, x16, #0x3a0
  4033cc:	br	x17

00000000004033d0 <fputc_unlocked@plt>:
  4033d0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4033d4:	ldr	x17, [x16, #936]
  4033d8:	add	x16, x16, #0x3a8
  4033dc:	br	x17

00000000004033e0 <utimes@plt>:
  4033e0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4033e4:	ldr	x17, [x16, #944]
  4033e8:	add	x16, x16, #0x3b0
  4033ec:	br	x17

00000000004033f0 <__fxstat@plt>:
  4033f0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4033f4:	ldr	x17, [x16, #952]
  4033f8:	add	x16, x16, #0x3b8
  4033fc:	br	x17

0000000000403400 <dcgettext@plt>:
  403400:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403404:	ldr	x17, [x16, #960]
  403408:	add	x16, x16, #0x3c0
  40340c:	br	x17

0000000000403410 <fputs_unlocked@plt>:
  403410:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403414:	ldr	x17, [x16, #968]
  403418:	add	x16, x16, #0x3c8
  40341c:	br	x17

0000000000403420 <__freading@plt>:
  403420:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403424:	ldr	x17, [x16, #976]
  403428:	add	x16, x16, #0x3d0
  40342c:	br	x17

0000000000403430 <ftruncate@plt>:
  403430:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403434:	ldr	x17, [x16, #984]
  403438:	add	x16, x16, #0x3d8
  40343c:	br	x17

0000000000403440 <symlinkat@plt>:
  403440:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403444:	ldr	x17, [x16, #992]
  403448:	add	x16, x16, #0x3e0
  40344c:	br	x17

0000000000403450 <fallocate@plt>:
  403450:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403454:	ldr	x17, [x16, #1000]
  403458:	add	x16, x16, #0x3e8
  40345c:	br	x17

0000000000403460 <iswprint@plt>:
  403460:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403464:	ldr	x17, [x16, #1008]
  403468:	add	x16, x16, #0x3f0
  40346c:	br	x17

0000000000403470 <umask@plt>:
  403470:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403474:	ldr	x17, [x16, #1016]
  403478:	add	x16, x16, #0x3f8
  40347c:	br	x17

0000000000403480 <openat@plt>:
  403480:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403484:	ldr	x17, [x16, #1024]
  403488:	add	x16, x16, #0x400
  40348c:	br	x17

0000000000403490 <__assert_fail@plt>:
  403490:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403494:	ldr	x17, [x16, #1032]
  403498:	add	x16, x16, #0x408
  40349c:	br	x17

00000000004034a0 <__errno_location@plt>:
  4034a0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4034a4:	ldr	x17, [x16, #1040]
  4034a8:	add	x16, x16, #0x410
  4034ac:	br	x17

00000000004034b0 <execlp@plt>:
  4034b0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4034b4:	ldr	x17, [x16, #1048]
  4034b8:	add	x16, x16, #0x418
  4034bc:	br	x17

00000000004034c0 <getenv@plt>:
  4034c0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4034c4:	ldr	x17, [x16, #1056]
  4034c8:	add	x16, x16, #0x420
  4034cc:	br	x17

00000000004034d0 <__xstat@plt>:
  4034d0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4034d4:	ldr	x17, [x16, #1064]
  4034d8:	add	x16, x16, #0x428
  4034dc:	br	x17

00000000004034e0 <chown@plt>:
  4034e0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4034e4:	ldr	x17, [x16, #1072]
  4034e8:	add	x16, x16, #0x430
  4034ec:	br	x17

00000000004034f0 <waitpid@plt>:
  4034f0:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  4034f4:	ldr	x17, [x16, #1080]
  4034f8:	add	x16, x16, #0x438
  4034fc:	br	x17

0000000000403500 <unlink@plt>:
  403500:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403504:	ldr	x17, [x16, #1088]
  403508:	add	x16, x16, #0x440
  40350c:	br	x17

0000000000403510 <fchown@plt>:
  403510:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403514:	ldr	x17, [x16, #1096]
  403518:	add	x16, x16, #0x448
  40351c:	br	x17

0000000000403520 <mkdir@plt>:
  403520:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403524:	ldr	x17, [x16, #1104]
  403528:	add	x16, x16, #0x450
  40352c:	br	x17

0000000000403530 <error_at_line@plt>:
  403530:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403534:	ldr	x17, [x16, #1112]
  403538:	add	x16, x16, #0x458
  40353c:	br	x17

0000000000403540 <__open_2@plt>:
  403540:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403544:	ldr	x17, [x16, #1120]
  403548:	add	x16, x16, #0x460
  40354c:	br	x17

0000000000403550 <ioctl@plt>:
  403550:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403554:	ldr	x17, [x16, #1128]
  403558:	add	x16, x16, #0x468
  40355c:	br	x17

0000000000403560 <setlocale@plt>:
  403560:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403564:	ldr	x17, [x16, #1136]
  403568:	add	x16, x16, #0x470
  40356c:	br	x17

0000000000403570 <acl_free@plt>:
  403570:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403574:	ldr	x17, [x16, #1144]
  403578:	add	x16, x16, #0x478
  40357c:	br	x17

0000000000403580 <__fxstatat@plt>:
  403580:	adrp	x16, 427000 <__fxstatat@plt+0x23a80>
  403584:	ldr	x17, [x16, #1152]
  403588:	add	x16, x16, #0x480
  40358c:	br	x17

Disassembly of section .text:

0000000000403590 <.text>:
  403590:	stp	x29, x30, [sp, #-352]!
  403594:	mov	x29, sp
  403598:	str	w0, [sp, #124]
  40359c:	ldr	x0, [x1]
  4035a0:	stp	x19, x20, [sp, #16]
  4035a4:	adrp	x20, 411000 <__fxstatat@plt+0xda80>
  4035a8:	stp	x21, x22, [sp, #32]
  4035ac:	adrp	x22, 427000 <__fxstatat@plt+0x23a80>
  4035b0:	add	x19, x22, #0x578
  4035b4:	stp	x23, x24, [sp, #48]
  4035b8:	mov	x21, x1
  4035bc:	add	x20, x20, #0xc45
  4035c0:	stp	x25, x26, [sp, #64]
  4035c4:	adrp	x23, 427000 <__fxstatat@plt+0x23a80>
  4035c8:	add	x23, x23, #0x498
  4035cc:	stp	x27, x28, [sp, #80]
  4035d0:	mov	x26, #0x0                   	// #0
  4035d4:	mov	w24, #0x0                   	// #0
  4035d8:	str	wzr, [x19, #12]
  4035dc:	bl	40b690 <__fxstatat@plt+0x8110>
  4035e0:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  4035e4:	mov	w0, #0x6                   	// #6
  4035e8:	add	x1, x1, #0x3a3
  4035ec:	bl	403560 <setlocale@plt>
  4035f0:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4035f4:	add	x1, x1, #0xce8
  4035f8:	mov	x0, x20
  4035fc:	bl	402fa0 <bindtextdomain@plt>
  403600:	mov	x0, x20
  403604:	mov	x27, #0x0                   	// #0
  403608:	bl	403190 <textdomain@plt>
  40360c:	mov	w28, #0x0                   	// #0
  403610:	adrp	x0, 409000 <__fxstatat@plt+0x5a80>
  403614:	add	x0, x0, #0x78c
  403618:	bl	410e20 <__fxstatat@plt+0xd8a0>
  40361c:	mov	x25, #0x0                   	// #0
  403620:	add	x0, sp, #0x90
  403624:	bl	40594c <__fxstatat@plt+0x23cc>
  403628:	mov	x0, #0x400000000           	// #17179869184
  40362c:	str	x0, [sp, #144]
  403630:	mov	x0, #0x4                   	// #4
  403634:	strb	wzr, [x19, #16]
  403638:	movk	x0, #0x2, lsl #32
  40363c:	str	x0, [sp, #152]
  403640:	mov	x0, #0x180                 	// #384
  403644:	stp	xzr, xzr, [x19, #24]
  403648:	movk	x0, #0x101, lsl #32
  40364c:	str	x0, [sp, #160]
  403650:	mov	w0, #0x100                 	// #256
  403654:	strh	w0, [sp, #168]
  403658:	mov	x0, #0x1000000             	// #16777216
  40365c:	strb	wzr, [x19, #40]
  403660:	mov	x20, #0x0                   	// #0
  403664:	str	wzr, [sp, #172]
  403668:	stp	x0, x0, [sp, #176]
  40366c:	mov	w0, #0x0                   	// #0
  403670:	strb	wzr, [sp, #192]
  403674:	str	wzr, [sp, #200]
  403678:	stp	xzr, xzr, [sp, #208]
  40367c:	bl	403470 <umask@plt>
  403680:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  403684:	add	x0, x0, #0x178
  403688:	stp	x22, xzr, [sp, #96]
  40368c:	add	x0, x0, #0x70
  403690:	mov	w22, #0x1                   	// #1
  403694:	stp	wzr, wzr, [sp, #116]
  403698:	str	x0, [sp, #128]
  40369c:	adrp	x0, 411000 <__fxstatat@plt+0xda80>
  4036a0:	add	x0, x0, #0xdbc
  4036a4:	str	x0, [sp, #136]
  4036a8:	ldp	x3, x2, [sp, #128]
  4036ac:	mov	x1, x21
  4036b0:	ldr	w0, [sp, #124]
  4036b4:	mov	x4, #0x0                   	// #0
  4036b8:	bl	4031b0 <getopt_long@plt>
  4036bc:	cmn	w0, #0x1
  4036c0:	b.ne	4036e4 <__fxstatat@plt+0x164>  // b.any
  4036c4:	ldrb	w0, [x19, #40]
  4036c8:	cbz	w0, 40390c <__fxstatat@plt+0x38c>
  4036cc:	ldrb	w0, [x19, #16]
  4036d0:	cbz	w0, 4038f8 <__fxstatat@plt+0x378>
  4036d4:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4036d8:	mov	w2, #0x5                   	// #5
  4036dc:	add	x1, x1, #0xdd1
  4036e0:	b	40381c <__fxstatat@plt+0x29c>
  4036e4:	cmp	w0, #0x76
  4036e8:	b.gt	403758 <__fxstatat@plt+0x1d8>
  4036ec:	cmp	w0, #0x52
  4036f0:	b.gt	403718 <__fxstatat@plt+0x198>
  4036f4:	cmp	w0, #0x43
  4036f8:	b.eq	40379c <__fxstatat@plt+0x21c>  // b.none
  4036fc:	b.gt	403748 <__fxstatat@plt+0x1c8>
  403700:	cmn	w0, #0x3
  403704:	b.eq	4038b8 <__fxstatat@plt+0x338>  // b.none
  403708:	cmn	w0, #0x2
  40370c:	b.eq	4038b0 <__fxstatat@plt+0x330>  // b.none
  403710:	mov	w0, #0x1                   	// #1
  403714:	b	4038b4 <__fxstatat@plt+0x334>
  403718:	sub	w0, w0, #0x53
  40371c:	cmp	w0, #0x23
  403720:	b.hi	403710 <__fxstatat@plt+0x190>  // b.pmore
  403724:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  403728:	add	x1, x1, #0x150
  40372c:	ldrb	w0, [x1, w0, uxtw]
  403730:	adr	x1, 40373c <__fxstatat@plt+0x1bc>
  403734:	add	x0, x1, w0, sxtb #2
  403738:	br	x0
  40373c:	mov	w0, #0x1                   	// #1
  403740:	str	w0, [sp, #116]
  403744:	b	4036a8 <__fxstatat@plt+0x128>
  403748:	cmp	w0, #0x44
  40374c:	b.ne	403710 <__fxstatat@plt+0x190>  // b.any
  403750:	mov	w24, #0x1                   	// #1
  403754:	b	4036a8 <__fxstatat@plt+0x128>
  403758:	cmp	w0, #0x100
  40375c:	b.eq	403840 <__fxstatat@plt+0x2c0>  // b.none
  403760:	cmp	w0, #0x101
  403764:	b.ne	403710 <__fxstatat@plt+0x190>  // b.any
  403768:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40376c:	ldr	x0, [x0, #1352]
  403770:	bl	40ed1c <__fxstatat@plt+0xb79c>
  403774:	str	x0, [x23, #16]
  403778:	mov	w0, #0x1                   	// #1
  40377c:	str	w0, [sp, #120]
  403780:	b	4036a8 <__fxstatat@plt+0x128>
  403784:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  403788:	ldr	x0, [x0, #1352]
  40378c:	cmp	x0, #0x0
  403790:	csel	x27, x27, x0, eq  // eq = none
  403794:	mov	w28, #0x1                   	// #1
  403798:	b	4036a8 <__fxstatat@plt+0x128>
  40379c:	strb	w22, [x19, #8]
  4037a0:	b	4036a8 <__fxstatat@plt+0x128>
  4037a4:	mov	x1, #0x0                   	// #0
  4037a8:	mov	w0, #0x11                  	// #17
  4037ac:	strb	w22, [x19, #16]
  4037b0:	bl	402ec0 <signal@plt>
  4037b4:	b	4036a8 <__fxstatat@plt+0x128>
  4037b8:	strb	w22, [x19, #40]
  4037bc:	b	4036a8 <__fxstatat@plt+0x128>
  4037c0:	strb	w22, [sp, #190]
  4037c4:	b	4036a8 <__fxstatat@plt+0x128>
  4037c8:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4037cc:	ldr	x0, [x0, #1352]
  4037d0:	str	x0, [x19, #32]
  4037d4:	b	4036a8 <__fxstatat@plt+0x128>
  4037d8:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4037dc:	ldr	x25, [x0, #1352]
  4037e0:	b	4036a8 <__fxstatat@plt+0x128>
  4037e4:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4037e8:	ldr	x0, [x0, #1352]
  4037ec:	str	x0, [x19, #24]
  4037f0:	b	4036a8 <__fxstatat@plt+0x128>
  4037f4:	strb	w22, [sp, #175]
  4037f8:	b	4036a8 <__fxstatat@plt+0x128>
  4037fc:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  403800:	ldr	x0, [x0, #1352]
  403804:	str	x0, [sp, #104]
  403808:	b	403794 <__fxstatat@plt+0x214>
  40380c:	cbz	x20, 403834 <__fxstatat@plt+0x2b4>
  403810:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403814:	add	x1, x1, #0xcfa
  403818:	mov	w2, #0x5                   	// #5
  40381c:	mov	x0, #0x0                   	// #0
  403820:	bl	403400 <dcgettext@plt>
  403824:	mov	w1, #0x0                   	// #0
  403828:	mov	x2, x0
  40382c:	mov	w0, #0x1                   	// #1
  403830:	bl	402d10 <error@plt>
  403834:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  403838:	ldr	x20, [x0, #1352]
  40383c:	b	4036a8 <__fxstatat@plt+0x128>
  403840:	ldr	w0, [x19, #12]
  403844:	cbnz	w0, 403870 <__fxstatat@plt+0x2f0>
  403848:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  40384c:	add	x1, x1, #0xd20
  403850:	mov	w2, #0x5                   	// #5
  403854:	mov	x0, #0x0                   	// #0
  403858:	bl	403400 <dcgettext@plt>
  40385c:	mov	w1, #0x0                   	// #0
  403860:	mov	x2, x0
  403864:	mov	w0, #0x0                   	// #0
  403868:	bl	402d10 <error@plt>
  40386c:	b	4036a8 <__fxstatat@plt+0x128>
  403870:	strb	wzr, [x23, #24]
  403874:	strb	w22, [sp, #181]
  403878:	b	4036a8 <__fxstatat@plt+0x128>
  40387c:	ldr	w1, [x19, #12]
  403880:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  403884:	ldr	x0, [x0, #1352]
  403888:	cbz	w1, 40389c <__fxstatat@plt+0x31c>
  40388c:	strb	wzr, [x23, #24]
  403890:	cbnz	x0, 4038f0 <__fxstatat@plt+0x370>
  403894:	strb	w22, [sp, #177]
  403898:	b	4036a8 <__fxstatat@plt+0x128>
  40389c:	cbz	x0, 4036a8 <__fxstatat@plt+0x128>
  4038a0:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4038a4:	mov	w2, #0x5                   	// #5
  4038a8:	add	x1, x1, #0xd69
  4038ac:	b	403854 <__fxstatat@plt+0x2d4>
  4038b0:	mov	w0, #0x0                   	// #0
  4038b4:	bl	40492c <__fxstatat@plt+0x13ac>
  4038b8:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4038bc:	adrp	x4, 411000 <__fxstatat@plt+0xda80>
  4038c0:	adrp	x2, 411000 <__fxstatat@plt+0xda80>
  4038c4:	add	x4, x4, #0xdac
  4038c8:	ldr	x3, [x0, #1224]
  4038cc:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4038d0:	add	x2, x2, #0xc41
  4038d4:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4038d8:	ldr	x0, [x0, #1368]
  4038dc:	add	x1, x1, #0x3f
  4038e0:	mov	x5, #0x0                   	// #0
  4038e4:	bl	40ea18 <__fxstatat@plt+0xb498>
  4038e8:	mov	w0, #0x0                   	// #0
  4038ec:	bl	402cf0 <exit@plt>
  4038f0:	mov	x26, x0
  4038f4:	b	4036a8 <__fxstatat@plt+0x128>
  4038f8:	cbz	x20, 4039b4 <__fxstatat@plt+0x434>
  4038fc:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403900:	mov	w2, #0x5                   	// #5
  403904:	add	x1, x1, #0xe0e
  403908:	b	40381c <__fxstatat@plt+0x29c>
  40390c:	cbz	x20, 4039b4 <__fxstatat@plt+0x434>
  403910:	add	x1, sp, #0xe0
  403914:	mov	x0, x20
  403918:	bl	410e30 <__fxstatat@plt+0xd8b0>
  40391c:	cmp	w0, #0x0
  403920:	eor	w1, w24, #0x1
  403924:	csel	w1, w1, wzr, ne  // ne = any
  403928:	cbz	w1, 40396c <__fxstatat@plt+0x3ec>
  40392c:	bl	4034a0 <__errno_location@plt>
  403930:	ldr	w21, [x0]
  403934:	mov	w2, #0x5                   	// #5
  403938:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  40393c:	mov	x0, #0x0                   	// #0
  403940:	add	x1, x1, #0xe47
  403944:	bl	403400 <dcgettext@plt>
  403948:	mov	x19, x0
  40394c:	mov	x1, x20
  403950:	mov	w0, #0x4                   	// #4
  403954:	bl	40cab0 <__fxstatat@plt+0x9530>
  403958:	mov	x3, x0
  40395c:	mov	x2, x19
  403960:	mov	w1, w21
  403964:	mov	w0, #0x1                   	// #1
  403968:	bl	402d10 <error@plt>
  40396c:	cbnz	w0, 4039b4 <__fxstatat@plt+0x434>
  403970:	ldr	w0, [sp, #240]
  403974:	and	w0, w0, #0xf000
  403978:	cmp	w0, #0x4, lsl #12
  40397c:	b.eq	4039b4 <__fxstatat@plt+0x434>  // b.none
  403980:	mov	w2, #0x5                   	// #5
  403984:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403988:	mov	x0, #0x0                   	// #0
  40398c:	add	x1, x1, #0xe5b
  403990:	bl	403400 <dcgettext@plt>
  403994:	mov	x19, x0
  403998:	mov	x1, x20
  40399c:	mov	w0, #0x4                   	// #4
  4039a0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4039a4:	mov	x3, x0
  4039a8:	mov	x2, x19
  4039ac:	mov	w1, #0x0                   	// #0
  4039b0:	b	403964 <__fxstatat@plt+0x3e4>
  4039b4:	cbz	w28, 403a04 <__fxstatat@plt+0x484>
  4039b8:	mov	w2, #0x5                   	// #5
  4039bc:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4039c0:	mov	x0, #0x0                   	// #0
  4039c4:	add	x1, x1, #0xe78
  4039c8:	bl	403400 <dcgettext@plt>
  4039cc:	mov	x1, x27
  4039d0:	bl	4096ec <__fxstatat@plt+0x616c>
  4039d4:	str	w0, [sp, #144]
  4039d8:	ldr	x0, [sp, #104]
  4039dc:	bl	409110 <__fxstatat@plt+0x5b90>
  4039e0:	ldrb	w0, [sp, #181]
  4039e4:	cbz	w0, 403a0c <__fxstatat@plt+0x48c>
  4039e8:	ldrb	w0, [sp, #177]
  4039ec:	cbnz	w0, 4039f4 <__fxstatat@plt+0x474>
  4039f0:	cbz	x26, 403a4c <__fxstatat@plt+0x4cc>
  4039f4:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4039f8:	mov	w2, #0x5                   	// #5
  4039fc:	add	x1, x1, #0xe84
  403a00:	b	40381c <__fxstatat@plt+0x29c>
  403a04:	mov	w0, #0x0                   	// #0
  403a08:	b	4039d4 <__fxstatat@plt+0x454>
  403a0c:	cbz	x26, 403a4c <__fxstatat@plt+0x4cc>
  403a10:	bl	4034a0 <__errno_location@plt>
  403a14:	mov	w20, #0x5f                  	// #95
  403a18:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403a1c:	add	x1, x1, #0xeae
  403a20:	str	w20, [x0]
  403a24:	mov	w2, #0x5                   	// #5
  403a28:	mov	x0, #0x0                   	// #0
  403a2c:	bl	403400 <dcgettext@plt>
  403a30:	mov	x19, x0
  403a34:	mov	x0, x26
  403a38:	bl	40cc8c <__fxstatat@plt+0x970c>
  403a3c:	mov	x2, x19
  403a40:	mov	x3, x0
  403a44:	mov	w1, w20
  403a48:	b	403964 <__fxstatat@plt+0x3e4>
  403a4c:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  403a50:	ldr	w23, [x0, #1360]
  403a54:	ldr	w0, [sp, #124]
  403a58:	sub	w22, w0, w23
  403a5c:	sbfiz	x0, x23, #3, #32
  403a60:	str	x0, [sp, #104]
  403a64:	add	x23, x21, w23, sxtw #3
  403a68:	ldrb	w0, [x19, #40]
  403a6c:	cbnz	w0, 403ab0 <__fxstatat@plt+0x530>
  403a70:	cmp	x20, #0x0
  403a74:	cset	w1, eq  // eq = none
  403a78:	cmp	w1, w22
  403a7c:	b.lt	403af4 <__fxstatat@plt+0x574>  // b.tstop
  403a80:	cmp	w22, #0x1
  403a84:	mov	w2, #0x5                   	// #5
  403a88:	b.eq	403ab8 <__fxstatat@plt+0x538>  // b.none
  403a8c:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403a90:	add	x1, x1, #0xee0
  403a94:	mov	x0, #0x0                   	// #0
  403a98:	bl	403400 <dcgettext@plt>
  403a9c:	mov	w1, #0x0                   	// #0
  403aa0:	mov	x2, x0
  403aa4:	mov	w0, #0x0                   	// #0
  403aa8:	bl	402d10 <error@plt>
  403aac:	b	403710 <__fxstatat@plt+0x190>
  403ab0:	mov	w1, #0x0                   	// #0
  403ab4:	b	403a78 <__fxstatat@plt+0x4f8>
  403ab8:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403abc:	mov	x0, #0x0                   	// #0
  403ac0:	add	x1, x1, #0xef5
  403ac4:	bl	403400 <dcgettext@plt>
  403ac8:	mov	x19, x0
  403acc:	ldr	x0, [sp, #104]
  403ad0:	ldr	x1, [x21, x0]
  403ad4:	mov	w0, #0x4                   	// #4
  403ad8:	bl	40cab0 <__fxstatat@plt+0x9530>
  403adc:	mov	x3, x0
  403ae0:	mov	x2, x19
  403ae4:	mov	w1, #0x0                   	// #0
  403ae8:	mov	w0, #0x0                   	// #0
  403aec:	bl	402d10 <error@plt>
  403af0:	b	403710 <__fxstatat@plt+0x190>
  403af4:	ldr	w1, [sp, #116]
  403af8:	cbz	w1, 403b38 <__fxstatat@plt+0x5b8>
  403afc:	cbz	x20, 403b10 <__fxstatat@plt+0x590>
  403b00:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	add	x1, x1, #0xf1f
  403b0c:	b	40381c <__fxstatat@plt+0x29c>
  403b10:	cmp	w22, #0x2
  403b14:	b.le	403c20 <__fxstatat@plt+0x6a0>
  403b18:	mov	w2, #0x5                   	// #5
  403b1c:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403b20:	mov	x0, #0x0                   	// #0
  403b24:	add	x1, x1, #0xf65
  403b28:	bl	403400 <dcgettext@plt>
  403b2c:	mov	x19, x0
  403b30:	ldr	x1, [x23, #16]
  403b34:	b	403ad4 <__fxstatat@plt+0x554>
  403b38:	cbnz	w0, 403c20 <__fxstatat@plt+0x6a0>
  403b3c:	cbnz	x20, 403c20 <__fxstatat@plt+0x6a0>
  403b40:	cmp	w22, #0x1
  403b44:	b.eq	403c20 <__fxstatat@plt+0x6a0>  // b.none
  403b48:	mov	x26, #0xfffffffffffffff8    	// #-8
  403b4c:	add	x26, x26, w22, sxtw #3
  403b50:	ldr	x27, [x23, x26]
  403b54:	mov	x0, x27
  403b58:	bl	409a34 <__fxstatat@plt+0x64b4>
  403b5c:	mov	x28, x0
  403b60:	bl	402cc0 <strlen@plt>
  403b64:	cbz	x0, 403be8 <__fxstatat@plt+0x668>
  403b68:	add	x1, x28, x0
  403b6c:	ldurb	w0, [x1, #-1]
  403b70:	cmp	w0, #0x2f
  403b74:	cset	w0, eq  // eq = none
  403b78:	add	x1, sp, #0xe0
  403b7c:	str	w0, [sp, #116]
  403b80:	mov	x0, x27
  403b84:	bl	410e30 <__fxstatat@plt+0xd8b0>
  403b88:	cbz	w0, 403b98 <__fxstatat@plt+0x618>
  403b8c:	bl	4034a0 <__errno_location@plt>
  403b90:	ldr	w28, [x0]
  403b94:	cbnz	w28, 403bf0 <__fxstatat@plt+0x670>
  403b98:	ldr	w0, [sp, #240]
  403b9c:	mov	w28, #0x0                   	// #0
  403ba0:	and	w0, w0, #0xf000
  403ba4:	cmp	w0, #0x4, lsl #12
  403ba8:	cset	w0, eq  // eq = none
  403bac:	tst	w28, #0xfffffffd
  403bb0:	b.eq	403bf8 <__fxstatat@plt+0x678>  // b.none
  403bb4:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403bb8:	add	x1, x1, #0xe47
  403bbc:	mov	w2, #0x5                   	// #5
  403bc0:	mov	x0, #0x0                   	// #0
  403bc4:	bl	403400 <dcgettext@plt>
  403bc8:	mov	x1, x27
  403bcc:	mov	x19, x0
  403bd0:	mov	w0, #0x4                   	// #4
  403bd4:	bl	40cab0 <__fxstatat@plt+0x9530>
  403bd8:	mov	x2, x19
  403bdc:	mov	x3, x0
  403be0:	mov	w1, w28
  403be4:	b	403964 <__fxstatat@plt+0x3e4>
  403be8:	mov	w0, #0x1                   	// #1
  403bec:	b	403b78 <__fxstatat@plt+0x5f8>
  403bf0:	mov	w0, #0x0                   	// #0
  403bf4:	b	403bac <__fxstatat@plt+0x62c>
  403bf8:	ldr	w1, [sp, #116]
  403bfc:	cmp	w1, w0
  403c00:	b.ls	403c14 <__fxstatat@plt+0x694>  // b.plast
  403c04:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403c08:	mov	w2, #0x5                   	// #5
  403c0c:	add	x1, x1, #0xe5b
  403c10:	b	403bc0 <__fxstatat@plt+0x640>
  403c14:	cbz	w0, 403c54 <__fxstatat@plt+0x6d4>
  403c18:	sub	w22, w22, #0x1
  403c1c:	ldr	x20, [x23, w22, sxtw #3]
  403c20:	cbz	x25, 403cc4 <__fxstatat@plt+0x744>
  403c24:	mov	x0, x25
  403c28:	bl	40b1b4 <__fxstatat@plt+0x7c34>
  403c2c:	mov	x26, x0
  403c30:	cbnz	x0, 403c7c <__fxstatat@plt+0x6fc>
  403c34:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403c38:	add	x1, x1, #0xf76
  403c3c:	mov	w2, #0x5                   	// #5
  403c40:	bl	403400 <dcgettext@plt>
  403c44:	mov	x19, x0
  403c48:	mov	x0, x25
  403c4c:	bl	40cc8c <__fxstatat@plt+0x970c>
  403c50:	b	4039a4 <__fxstatat@plt+0x424>
  403c54:	cmp	w22, #0x2
  403c58:	b.eq	403c20 <__fxstatat@plt+0x6a0>  // b.none
  403c5c:	mov	w2, #0x5                   	// #5
  403c60:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403c64:	mov	x0, #0x0                   	// #0
  403c68:	add	x1, x1, #0xe5b
  403c6c:	bl	403400 <dcgettext@plt>
  403c70:	mov	x19, x0
  403c74:	ldr	x1, [x23, x26]
  403c78:	b	40399c <__fxstatat@plt+0x41c>
  403c7c:	mov	x3, x0
  403c80:	mov	x4, #0x0                   	// #0
  403c84:	mov	w2, #0x0                   	// #0
  403c88:	mov	w1, #0x0                   	// #0
  403c8c:	mov	w0, #0x0                   	// #0
  403c90:	adrp	x25, 427000 <__fxstatat@plt+0x23a80>
  403c94:	bl	40b524 <__fxstatat@plt+0x7fa4>
  403c98:	add	x25, x25, #0x498
  403c9c:	mov	x4, x25
  403ca0:	mov	x3, x26
  403ca4:	mov	w2, #0x0                   	// #0
  403ca8:	mov	w1, #0x1                   	// #1
  403cac:	str	w0, [x25, #8]
  403cb0:	mov	w0, #0x0                   	// #0
  403cb4:	bl	40b524 <__fxstatat@plt+0x7fa4>
  403cb8:	str	w0, [x25, #4]
  403cbc:	mov	x0, x26
  403cc0:	bl	403260 <free@plt>
  403cc4:	ldr	w0, [sp, #120]
  403cc8:	cbz	w0, 403cf8 <__fxstatat@plt+0x778>
  403ccc:	ldrb	w0, [x19, #16]
  403cd0:	cbnz	w0, 403cf8 <__fxstatat@plt+0x778>
  403cd4:	mov	w2, #0x5                   	// #5
  403cd8:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403cdc:	mov	x0, #0x0                   	// #0
  403ce0:	add	x1, x1, #0xf86
  403ce4:	bl	403400 <dcgettext@plt>
  403ce8:	mov	x2, x0
  403cec:	mov	w1, #0x0                   	// #0
  403cf0:	mov	w0, #0x0                   	// #0
  403cf4:	bl	402d10 <error@plt>
  403cf8:	ldrb	w0, [x19, #8]
  403cfc:	cbz	w0, 403d68 <__fxstatat@plt+0x7e8>
  403d00:	ldrb	w0, [sp, #175]
  403d04:	cbz	w0, 403d18 <__fxstatat@plt+0x798>
  403d08:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  403d0c:	mov	w2, #0x5                   	// #5
  403d10:	add	x1, x1, #0xfce
  403d14:	b	403a94 <__fxstatat@plt+0x514>
  403d18:	ldrb	w0, [x19, #16]
  403d1c:	cbz	w0, 403d30 <__fxstatat@plt+0x7b0>
  403d20:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  403d24:	mov	w2, #0x5                   	// #5
  403d28:	add	x1, x1, #0x16
  403d2c:	b	403a94 <__fxstatat@plt+0x514>
  403d30:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  403d34:	ldr	w1, [x0, #1184]
  403d38:	mov	w0, #0xffff0e00            	// #-61952
  403d3c:	tst	w1, w0
  403d40:	b.eq	403d68 <__fxstatat@plt+0x7e8>  // b.none
  403d44:	mov	w2, #0x5                   	// #5
  403d48:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  403d4c:	mov	x0, #0x0                   	// #0
  403d50:	add	x1, x1, #0x50
  403d54:	bl	403400 <dcgettext@plt>
  403d58:	mov	x2, x0
  403d5c:	mov	w1, #0x0                   	// #0
  403d60:	mov	w0, #0x0                   	// #0
  403d64:	bl	402d10 <error@plt>
  403d68:	ldr	x0, [x19, #24]
  403d6c:	cbz	x0, 403e3c <__fxstatat@plt+0x8bc>
  403d70:	bl	403010 <getpwnam@plt>
  403d74:	cbnz	x0, 403dd0 <__fxstatat@plt+0x850>
  403d78:	ldr	x0, [x19, #24]
  403d7c:	add	x3, sp, #0xe0
  403d80:	mov	x4, #0x0                   	// #0
  403d84:	mov	w2, #0x0                   	// #0
  403d88:	mov	x1, #0x0                   	// #0
  403d8c:	bl	40edcc <__fxstatat@plt+0xb84c>
  403d90:	cbnz	w0, 403da4 <__fxstatat@plt+0x824>
  403d94:	ldr	x0, [sp, #224]
  403d98:	mov	x1, #0xffffffff            	// #4294967295
  403d9c:	cmp	x0, x1
  403da0:	b.ls	403dd4 <__fxstatat@plt+0x854>  // b.plast
  403da4:	mov	w2, #0x5                   	// #5
  403da8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  403dac:	mov	x0, #0x0                   	// #0
  403db0:	add	x1, x1, #0xa6
  403db4:	bl	403400 <dcgettext@plt>
  403db8:	mov	x20, x0
  403dbc:	ldr	x0, [x19, #24]
  403dc0:	bl	40cc8c <__fxstatat@plt+0x970c>
  403dc4:	mov	x2, x20
  403dc8:	mov	x3, x0
  403dcc:	b	4039ac <__fxstatat@plt+0x42c>
  403dd0:	ldr	w0, [x0, #16]
  403dd4:	ldr	x1, [sp, #96]
  403dd8:	str	w0, [x1, #1400]
  403ddc:	bl	403390 <endpwent@plt>
  403de0:	ldr	x0, [x19, #32]
  403de4:	cbz	x0, 403e9c <__fxstatat@plt+0x91c>
  403de8:	bl	402d90 <getgrnam@plt>
  403dec:	cbnz	x0, 403e4c <__fxstatat@plt+0x8cc>
  403df0:	ldr	x0, [x19, #32]
  403df4:	add	x3, sp, #0xe0
  403df8:	mov	x4, #0x0                   	// #0
  403dfc:	mov	w2, #0x0                   	// #0
  403e00:	mov	x1, #0x0                   	// #0
  403e04:	bl	40edcc <__fxstatat@plt+0xb84c>
  403e08:	cbnz	w0, 403e1c <__fxstatat@plt+0x89c>
  403e0c:	ldr	x0, [sp, #224]
  403e10:	mov	x1, #0xffffffff            	// #4294967295
  403e14:	cmp	x0, x1
  403e18:	b.ls	403e50 <__fxstatat@plt+0x8d0>  // b.plast
  403e1c:	mov	w2, #0x5                   	// #5
  403e20:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  403e24:	mov	x0, #0x0                   	// #0
  403e28:	add	x1, x1, #0xb6
  403e2c:	bl	403400 <dcgettext@plt>
  403e30:	mov	x20, x0
  403e34:	ldr	x0, [x19, #32]
  403e38:	b	403dc0 <__fxstatat@plt+0x840>
  403e3c:	ldr	x1, [sp, #96]
  403e40:	mov	w0, #0xffffffff            	// #-1
  403e44:	str	w0, [x1, #1400]
  403e48:	b	403de0 <__fxstatat@plt+0x860>
  403e4c:	ldr	w0, [x0, #16]
  403e50:	str	w0, [x19, #4]
  403e54:	bl	402e50 <endgrent@plt>
  403e58:	ldrb	w0, [x19, #40]
  403e5c:	cbz	w0, 403ea8 <__fxstatat@plt+0x928>
  403e60:	add	x3, sp, #0x90
  403e64:	mov	x1, x23
  403e68:	mov	w0, w22
  403e6c:	adrp	x2, 404000 <__fxstatat@plt+0xa80>
  403e70:	add	x2, x2, #0x22c
  403e74:	bl	40d77c <__fxstatat@plt+0xa1fc>
  403e78:	mov	w19, w0
  403e7c:	mov	w0, w19
  403e80:	ldp	x19, x20, [sp, #16]
  403e84:	ldp	x21, x22, [sp, #32]
  403e88:	ldp	x23, x24, [sp, #48]
  403e8c:	ldp	x25, x26, [sp, #64]
  403e90:	ldp	x27, x28, [sp, #80]
  403e94:	ldp	x29, x30, [sp], #352
  403e98:	ret
  403e9c:	mov	w0, #0xffffffff            	// #-1
  403ea0:	str	w0, [x19, #4]
  403ea4:	b	403e58 <__fxstatat@plt+0x8d8>
  403ea8:	bl	4089ac <__fxstatat@plt+0x542c>
  403eac:	cbnz	x20, 403f1c <__fxstatat@plt+0x99c>
  403eb0:	ldr	x0, [sp, #104]
  403eb4:	ldr	x20, [x23, #8]
  403eb8:	ldr	x19, [x21, x0]
  403ebc:	cbz	w24, 403f04 <__fxstatat@plt+0x984>
  403ec0:	add	x2, sp, #0x90
  403ec4:	mov	x1, x20
  403ec8:	mov	x0, x19
  403ecc:	mov	w3, #0x0                   	// #0
  403ed0:	bl	4040e0 <__fxstatat@plt+0xb60>
  403ed4:	tst	w0, #0xff
  403ed8:	b.eq	403efc <__fxstatat@plt+0x97c>  // b.none
  403edc:	mov	x0, x19
  403ee0:	add	x2, sp, #0x90
  403ee4:	mov	x1, x20
  403ee8:	bl	40438c <__fxstatat@plt+0xe0c>
  403eec:	and	w19, w0, #0xff
  403ef0:	and	w19, w19, #0x1
  403ef4:	eor	w19, w19, #0x1
  403ef8:	b	403e7c <__fxstatat@plt+0x8fc>
  403efc:	mov	w19, #0x0                   	// #0
  403f00:	b	403ef0 <__fxstatat@plt+0x970>
  403f04:	mov	x0, x19
  403f08:	add	x2, sp, #0x90
  403f0c:	mov	x1, x20
  403f10:	bl	40438c <__fxstatat@plt+0xe0c>
  403f14:	and	w19, w0, #0xff
  403f18:	b	403ef4 <__fxstatat@plt+0x974>
  403f1c:	mov	x21, #0x0                   	// #0
  403f20:	mov	w19, #0x0                   	// #0
  403f24:	mov	w27, #0x1                   	// #1
  403f28:	add	x0, sp, #0x90
  403f2c:	bl	4058c4 <__fxstatat@plt+0x2344>
  403f30:	cmp	w21, #0x0
  403f34:	ldr	x26, [x23, x21, lsl #3]
  403f38:	csel	w28, w24, wzr, eq  // eq = none
  403f3c:	mov	x0, x26
  403f40:	bl	409a34 <__fxstatat@plt+0x64b4>
  403f44:	mov	x2, #0x0                   	// #0
  403f48:	mov	x1, x0
  403f4c:	mov	x0, x20
  403f50:	bl	409d80 <__fxstatat@plt+0x6800>
  403f54:	mov	x25, x0
  403f58:	cbnz	w28, 403f90 <__fxstatat@plt+0xa10>
  403f5c:	mov	x0, x26
  403f60:	add	x2, sp, #0x90
  403f64:	mov	x1, x25
  403f68:	bl	40438c <__fxstatat@plt+0xe0c>
  403f6c:	and	w26, w0, #0xff
  403f70:	mov	x0, x25
  403f74:	bl	403260 <free@plt>
  403f78:	cmp	w26, #0x0
  403f7c:	add	x21, x21, #0x1
  403f80:	csel	w19, w19, w27, ne  // ne = any
  403f84:	cmp	w22, w21
  403f88:	b.gt	403f30 <__fxstatat@plt+0x9b0>
  403f8c:	b	403e7c <__fxstatat@plt+0x8fc>
  403f90:	mov	x1, x0
  403f94:	add	x2, sp, #0x90
  403f98:	mov	x0, x26
  403f9c:	mov	w3, #0x1                   	// #1
  403fa0:	bl	4040e0 <__fxstatat@plt+0xb60>
  403fa4:	tst	w0, #0xff
  403fa8:	b.ne	403f5c <__fxstatat@plt+0x9dc>  // b.any
  403fac:	mov	w26, #0x0                   	// #0
  403fb0:	b	403f70 <__fxstatat@plt+0x9f0>
  403fb4:	mov	x29, #0x0                   	// #0
  403fb8:	mov	x30, #0x0                   	// #0
  403fbc:	mov	x5, x0
  403fc0:	ldr	x1, [sp]
  403fc4:	add	x2, sp, #0x8
  403fc8:	mov	x6, sp
  403fcc:	movz	x0, #0x0, lsl #48
  403fd0:	movk	x0, #0x0, lsl #32
  403fd4:	movk	x0, #0x40, lsl #16
  403fd8:	movk	x0, #0x3590
  403fdc:	movz	x3, #0x0, lsl #48
  403fe0:	movk	x3, #0x0, lsl #32
  403fe4:	movk	x3, #0x41, lsl #16
  403fe8:	movk	x3, #0xd98
  403fec:	movz	x4, #0x0, lsl #48
  403ff0:	movk	x4, #0x0, lsl #32
  403ff4:	movk	x4, #0x41, lsl #16
  403ff8:	movk	x4, #0xe18
  403ffc:	bl	402fb0 <__libc_start_main@plt>
  404000:	bl	403120 <abort@plt>
  404004:	adrp	x0, 426000 <__fxstatat@plt+0x22a80>
  404008:	ldr	x0, [x0, #4064]
  40400c:	cbz	x0, 404014 <__fxstatat@plt+0xa94>
  404010:	b	4030f0 <__gmon_start__@plt>
  404014:	ret
  404018:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40401c:	add	x1, x0, #0x538
  404020:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  404024:	add	x0, x0, #0x538
  404028:	cmp	x1, x0
  40402c:	b.eq	404058 <__fxstatat@plt+0xad8>  // b.none
  404030:	sub	sp, sp, #0x10
  404034:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  404038:	ldr	x1, [x1, #3784]
  40403c:	str	x1, [sp, #8]
  404040:	cbz	x1, 404050 <__fxstatat@plt+0xad0>
  404044:	mov	x16, x1
  404048:	add	sp, sp, #0x10
  40404c:	br	x16
  404050:	add	sp, sp, #0x10
  404054:	ret
  404058:	ret
  40405c:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  404060:	add	x1, x0, #0x538
  404064:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  404068:	add	x0, x0, #0x538
  40406c:	sub	x1, x1, x0
  404070:	mov	x2, #0x2                   	// #2
  404074:	asr	x1, x1, #3
  404078:	sdiv	x1, x1, x2
  40407c:	cbz	x1, 4040a8 <__fxstatat@plt+0xb28>
  404080:	sub	sp, sp, #0x10
  404084:	adrp	x2, 410000 <__fxstatat@plt+0xca80>
  404088:	ldr	x2, [x2, #3792]
  40408c:	str	x2, [sp, #8]
  404090:	cbz	x2, 4040a0 <__fxstatat@plt+0xb20>
  404094:	mov	x16, x2
  404098:	add	sp, sp, #0x10
  40409c:	br	x16
  4040a0:	add	sp, sp, #0x10
  4040a4:	ret
  4040a8:	ret
  4040ac:	stp	x29, x30, [sp, #-32]!
  4040b0:	mov	x29, sp
  4040b4:	str	x19, [sp, #16]
  4040b8:	adrp	x19, 427000 <__fxstatat@plt+0x23a80>
  4040bc:	ldrb	w0, [x19, #1392]
  4040c0:	cbnz	w0, 4040d0 <__fxstatat@plt+0xb50>
  4040c4:	bl	404018 <__fxstatat@plt+0xa98>
  4040c8:	mov	w0, #0x1                   	// #1
  4040cc:	strb	w0, [x19, #1392]
  4040d0:	ldr	x19, [sp, #16]
  4040d4:	ldp	x29, x30, [sp], #32
  4040d8:	ret
  4040dc:	b	40405c <__fxstatat@plt+0xadc>
  4040e0:	stp	x29, x30, [sp, #-64]!
  4040e4:	tst	w3, #0xff
  4040e8:	mov	x29, sp
  4040ec:	stp	x19, x20, [sp, #16]
  4040f0:	mov	x20, x1
  4040f4:	mov	x19, x2
  4040f8:	stp	x21, x22, [sp, #32]
  4040fc:	b.eq	40410c <__fxstatat@plt+0xb8c>  // b.none
  404100:	str	wzr, [sp, #56]
  404104:	mov	w21, #0x1                   	// #1
  404108:	b	404134 <__fxstatat@plt+0xbb4>
  40410c:	ldrb	w0, [x0]
  404110:	cmp	w0, #0x2f
  404114:	b.ne	404100 <__fxstatat@plt+0xb80>  // b.any
  404118:	ldrb	w0, [x1]
  40411c:	str	wzr, [sp, #56]
  404120:	cmp	w0, #0x2f
  404124:	b.ne	404104 <__fxstatat@plt+0xb84>  // b.any
  404128:	mov	w21, #0x0                   	// #0
  40412c:	add	x0, sp, #0x38
  404130:	bl	40d6dc <__fxstatat@plt+0xa15c>
  404134:	mov	x3, x19
  404138:	add	x1, sp, #0x38
  40413c:	mov	x0, x20
  404140:	adrp	x2, 404000 <__fxstatat@plt+0xa80>
  404144:	add	x2, x2, #0x328
  404148:	bl	40ad8c <__fxstatat@plt+0x780c>
  40414c:	cmn	x0, #0x1
  404150:	b.ne	404210 <__fxstatat@plt+0xc90>  // b.any
  404154:	bl	4034a0 <__errno_location@plt>
  404158:	ldr	w22, [x0]
  40415c:	mov	w2, #0x5                   	// #5
  404160:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  404164:	mov	x0, #0x0                   	// #0
  404168:	add	x1, x1, #0xf37
  40416c:	bl	403400 <dcgettext@plt>
  404170:	mov	x19, x0
  404174:	mov	x1, x20
  404178:	mov	w0, #0x4                   	// #4
  40417c:	bl	40cab0 <__fxstatat@plt+0x9530>
  404180:	mov	x3, x0
  404184:	mov	x2, x19
  404188:	mov	w19, #0x1                   	// #1
  40418c:	mov	w1, w22
  404190:	mov	w0, #0x0                   	// #0
  404194:	bl	402d10 <error@plt>
  404198:	cbz	w21, 404218 <__fxstatat@plt+0xc98>
  40419c:	mov	w1, w19
  4041a0:	add	x0, sp, #0x38
  4041a4:	bl	40d5b0 <__fxstatat@plt+0xa030>
  4041a8:	mov	w21, w0
  4041ac:	bl	4034a0 <__errno_location@plt>
  4041b0:	ldr	w22, [x0]
  4041b4:	add	x0, sp, #0x38
  4041b8:	bl	40d6dc <__fxstatat@plt+0xa15c>
  4041bc:	cmp	w21, #0x0
  4041c0:	b.gt	404208 <__fxstatat@plt+0xc88>
  4041c4:	eor	w0, w19, #0x1
  4041c8:	tst	w0, w21, lsr #31
  4041cc:	b.eq	404218 <__fxstatat@plt+0xc98>  // b.none
  4041d0:	mov	w2, #0x5                   	// #5
  4041d4:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  4041d8:	mov	x0, #0x0                   	// #0
  4041dc:	add	x1, x1, #0xf37
  4041e0:	bl	403400 <dcgettext@plt>
  4041e4:	mov	x19, x0
  4041e8:	mov	x1, x20
  4041ec:	mov	w0, #0x4                   	// #4
  4041f0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4041f4:	mov	x3, x0
  4041f8:	mov	x2, x19
  4041fc:	mov	w1, w22
  404200:	mov	w0, #0x0                   	// #0
  404204:	bl	402d10 <error@plt>
  404208:	mov	w0, #0x0                   	// #0
  40420c:	b	40421c <__fxstatat@plt+0xc9c>
  404210:	mov	w19, #0x0                   	// #0
  404214:	b	404198 <__fxstatat@plt+0xc18>
  404218:	eor	w0, w19, #0x1
  40421c:	ldp	x19, x20, [sp, #16]
  404220:	ldp	x21, x22, [sp, #32]
  404224:	ldp	x29, x30, [sp], #64
  404228:	ret
  40422c:	sub	sp, sp, #0x30
  404230:	adrp	x3, 427000 <__fxstatat@plt+0x23a80>
  404234:	add	x5, x3, #0x578
  404238:	stp	x29, x30, [sp, #16]
  40423c:	add	x29, sp, #0x10
  404240:	ldr	w7, [x3, #1400]
  404244:	strb	wzr, [sp, #8]
  404248:	stp	x19, x20, [sp, #32]
  40424c:	mov	x20, x2
  404250:	ldr	w5, [x5, #4]
  404254:	adrp	x2, 427000 <__fxstatat@plt+0x23a80>
  404258:	add	x4, x2, #0x498
  40425c:	str	w5, [sp]
  404260:	mov	x3, x20
  404264:	ldr	w6, [x2, #1176]
  404268:	adrp	x5, 404000 <__fxstatat@plt+0xa80>
  40426c:	ldr	w4, [x4, #4]
  404270:	add	x5, x5, #0x2b4
  404274:	adrp	x2, 404000 <__fxstatat@plt+0xa80>
  404278:	add	x2, x2, #0x328
  40427c:	bl	40aee4 <__fxstatat@plt+0x7964>
  404280:	and	w19, w0, #0xff
  404284:	eor	w19, w19, #0x1
  404288:	cbnz	w19, 4042a0 <__fxstatat@plt+0xd20>
  40428c:	ldrb	w0, [x20, #33]
  404290:	cbz	w0, 4042a0 <__fxstatat@plt+0xd20>
  404294:	bl	4034a0 <__errno_location@plt>
  404298:	mov	w1, #0x5f                  	// #95
  40429c:	str	w1, [x0]
  4042a0:	mov	w0, w19
  4042a4:	ldp	x29, x30, [sp, #16]
  4042a8:	ldp	x19, x20, [sp, #32]
  4042ac:	add	sp, sp, #0x30
  4042b0:	ret
  4042b4:	stp	x29, x30, [sp, #-48]!
  4042b8:	mov	x29, sp
  4042bc:	stp	x19, x20, [sp, #16]
  4042c0:	mov	x20, x0
  4042c4:	ldrb	w0, [x1, #46]
  4042c8:	str	x21, [sp, #32]
  4042cc:	cbz	w0, 404318 <__fxstatat@plt+0xd98>
  4042d0:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4042d4:	mov	w2, #0x5                   	// #5
  4042d8:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  4042dc:	add	x1, x1, #0xf52
  4042e0:	ldr	x21, [x0, #1368]
  4042e4:	mov	x0, #0x0                   	// #0
  4042e8:	bl	403400 <dcgettext@plt>
  4042ec:	mov	x19, x0
  4042f0:	mov	x1, x20
  4042f4:	mov	w0, #0x4                   	// #4
  4042f8:	bl	40cab0 <__fxstatat@plt+0x9530>
  4042fc:	mov	x2, x0
  404300:	mov	x1, x19
  404304:	mov	x0, x21
  404308:	ldp	x19, x20, [sp, #16]
  40430c:	ldr	x21, [sp, #32]
  404310:	ldp	x29, x30, [sp], #48
  404314:	b	404bf8 <__fxstatat@plt+0x1678>
  404318:	ldp	x19, x20, [sp, #16]
  40431c:	ldr	x21, [sp, #32]
  404320:	ldp	x29, x30, [sp], #48
  404324:	ret
  404328:	stp	x29, x30, [sp, #-48]!
  40432c:	mov	x29, sp
  404330:	str	x21, [sp, #32]
  404334:	mov	x21, x0
  404338:	ldrb	w0, [x2, #33]
  40433c:	stp	x19, x20, [sp, #16]
  404340:	mov	x19, x1
  404344:	mov	x20, x2
  404348:	cbz	w0, 404358 <__fxstatat@plt+0xdd8>
  40434c:	bl	4034a0 <__errno_location@plt>
  404350:	mov	w1, #0x5f                  	// #95
  404354:	str	w1, [x0]
  404358:	mov	x0, x19
  40435c:	mov	w1, #0x1ed                 	// #493
  404360:	bl	403520 <mkdir@plt>
  404364:	mov	w19, w0
  404368:	cbnz	w0, 404378 <__fxstatat@plt+0xdf8>
  40436c:	mov	x1, x20
  404370:	mov	x0, x21
  404374:	bl	4042b4 <__fxstatat@plt+0xd34>
  404378:	mov	w0, w19
  40437c:	ldp	x19, x20, [sp, #16]
  404380:	ldr	x21, [sp, #32]
  404384:	ldp	x29, x30, [sp], #48
  404388:	ret
  40438c:	stp	x29, x30, [sp, #-496]!
  404390:	mov	x29, sp
  404394:	stp	x19, x20, [sp, #16]
  404398:	mov	x19, x1
  40439c:	ldrb	w1, [x2, #31]
  4043a0:	stp	x21, x22, [sp, #32]
  4043a4:	mov	x22, x0
  4043a8:	mov	x21, x2
  4043ac:	stp	x23, x24, [sp, #48]
  4043b0:	stp	x25, x26, [sp, #64]
  4043b4:	stp	x27, x28, [sp, #80]
  4043b8:	cbz	w1, 40440c <__fxstatat@plt+0xe8c>
  4043bc:	add	x1, sp, #0x70
  4043c0:	bl	410e30 <__fxstatat@plt+0xd8b0>
  4043c4:	cbz	w0, 40440c <__fxstatat@plt+0xe8c>
  4043c8:	bl	4034a0 <__errno_location@plt>
  4043cc:	ldr	w20, [x0]
  4043d0:	mov	w2, #0x5                   	// #5
  4043d4:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  4043d8:	mov	x0, #0x0                   	// #0
  4043dc:	add	x1, x1, #0xf68
  4043e0:	bl	403400 <dcgettext@plt>
  4043e4:	mov	x19, x0
  4043e8:	mov	x1, x22
  4043ec:	mov	w0, #0x4                   	// #4
  4043f0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4043f4:	mov	x3, x0
  4043f8:	mov	x2, x19
  4043fc:	mov	w1, w20
  404400:	mov	w0, #0x0                   	// #0
  404404:	bl	402d10 <error@plt>
  404408:	b	404548 <__fxstatat@plt+0xfc8>
  40440c:	adrp	x24, 427000 <__fxstatat@plt+0x23a80>
  404410:	add	x20, x24, #0x578
  404414:	ldrb	w26, [x20, #8]
  404418:	cbz	w26, 404524 <__fxstatat@plt+0xfa4>
  40441c:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  404420:	mov	w25, #0xffff0e00            	// #-61952
  404424:	ldr	w23, [x0, #1184]
  404428:	tst	w23, w25
  40442c:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  404430:	add	x1, sp, #0xf0
  404434:	mov	x0, x22
  404438:	bl	410e50 <__fxstatat@plt+0xd8d0>
  40443c:	cbnz	w0, 404524 <__fxstatat@plt+0xfa4>
  404440:	add	x1, sp, #0x170
  404444:	mov	x0, x19
  404448:	bl	410e50 <__fxstatat@plt+0xd8d0>
  40444c:	cbnz	w0, 404524 <__fxstatat@plt+0xfa4>
  404450:	ldr	w1, [sp, #256]
  404454:	and	w0, w1, #0xf000
  404458:	cmp	w0, #0x8, lsl #12
  40445c:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  404460:	ldr	w0, [sp, #384]
  404464:	and	w2, w0, #0xf000
  404468:	cmp	w2, #0x8, lsl #12
  40446c:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  404470:	orr	w1, w1, w0
  404474:	tst	w1, w25
  404478:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  40447c:	ldr	x2, [sp, #288]
  404480:	ldr	x1, [sp, #416]
  404484:	cmp	x2, x1
  404488:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  40448c:	and	w0, w0, #0xfff
  404490:	cmp	w23, w0
  404494:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  404498:	ldr	w0, [x24, #1400]
  40449c:	cmn	w0, #0x1
  4044a0:	b.ne	4044c4 <__fxstatat@plt+0xf44>  // b.any
  4044a4:	bl	4034a0 <__errno_location@plt>
  4044a8:	str	wzr, [x0]
  4044ac:	mov	x23, x0
  4044b0:	bl	402db0 <getuid@plt>
  4044b4:	cmn	w0, #0x1
  4044b8:	b.ne	4044c4 <__fxstatat@plt+0xf44>  // b.any
  4044bc:	ldr	w1, [x23]
  4044c0:	cbnz	w1, 404524 <__fxstatat@plt+0xfa4>
  4044c4:	ldr	w1, [sp, #392]
  4044c8:	cmp	w0, w1
  4044cc:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  4044d0:	ldr	w0, [x20, #4]
  4044d4:	cmn	w0, #0x1
  4044d8:	b.ne	4044fc <__fxstatat@plt+0xf7c>  // b.any
  4044dc:	bl	4034a0 <__errno_location@plt>
  4044e0:	str	wzr, [x0]
  4044e4:	mov	x23, x0
  4044e8:	bl	403290 <getgid@plt>
  4044ec:	cmn	w0, #0x1
  4044f0:	b.ne	4044fc <__fxstatat@plt+0xf7c>  // b.any
  4044f4:	ldr	w1, [x23]
  4044f8:	cbnz	w1, 404524 <__fxstatat@plt+0xfa4>
  4044fc:	ldr	w1, [sp, #396]
  404500:	cmp	w0, w1
  404504:	b.ne	404524 <__fxstatat@plt+0xfa4>  // b.any
  404508:	ldr	w0, [x20, #12]
  40450c:	cbz	w0, 40456c <__fxstatat@plt+0xfec>
  404510:	ldrb	w0, [x21, #37]
  404514:	cbz	w0, 40456c <__fxstatat@plt+0xfec>
  404518:	bl	4034a0 <__errno_location@plt>
  40451c:	mov	w1, #0x5f                  	// #95
  404520:	str	w1, [x0]
  404524:	add	x4, sp, #0x170
  404528:	mov	x3, x21
  40452c:	mov	x1, x19
  404530:	mov	x0, x22
  404534:	mov	x5, #0x0                   	// #0
  404538:	mov	w2, #0x0                   	// #0
  40453c:	bl	408714 <__fxstatat@plt+0x5194>
  404540:	tst	w0, #0xff
  404544:	b.ne	4045d0 <__fxstatat@plt+0x1050>  // b.any
  404548:	mov	w21, #0x0                   	// #0
  40454c:	mov	w0, w21
  404550:	ldp	x19, x20, [sp, #16]
  404554:	ldp	x21, x22, [sp, #32]
  404558:	ldp	x23, x24, [sp, #48]
  40455c:	ldp	x25, x26, [sp, #64]
  404560:	ldp	x27, x28, [sp, #80]
  404564:	ldp	x29, x30, [sp], #496
  404568:	ret
  40456c:	mov	x0, x22
  404570:	mov	w1, #0x0                   	// #0
  404574:	bl	402f50 <open@plt>
  404578:	mov	w23, w0
  40457c:	tbnz	w0, #31, 404524 <__fxstatat@plt+0xfa4>
  404580:	mov	x0, x19
  404584:	mov	w1, #0x0                   	// #0
  404588:	bl	402f50 <open@plt>
  40458c:	mov	w25, w0
  404590:	tbnz	w0, #31, 404644 <__fxstatat@plt+0x10c4>
  404594:	adrp	x27, 427000 <__fxstatat@plt+0x23a80>
  404598:	adrp	x28, 428000 <__progname@@GLIBC_2.17+0xa98>
  40459c:	add	x27, x27, #0x5a1
  4045a0:	add	x28, x28, #0x5a1
  4045a4:	mov	x1, x27
  4045a8:	mov	w0, w23
  4045ac:	mov	x2, #0x1000                	// #4096
  4045b0:	bl	409e8c <__fxstatat@plt+0x690c>
  4045b4:	mov	x3, x0
  4045b8:	cbnz	x0, 404650 <__fxstatat@plt+0x10d0>
  4045bc:	mov	w0, w23
  4045c0:	bl	4030d0 <close@plt>
  4045c4:	mov	w0, w25
  4045c8:	bl	4030d0 <close@plt>
  4045cc:	cbz	w26, 404524 <__fxstatat@plt+0xfa4>
  4045d0:	ldrb	w0, [x20, #16]
  4045d4:	cbz	w0, 404758 <__fxstatat@plt+0x11d8>
  4045d8:	bl	402e40 <fork@plt>
  4045dc:	cmn	w0, #0x1
  4045e0:	b.eq	40468c <__fxstatat@plt+0x110c>  // b.none
  4045e4:	cbnz	w0, 4046fc <__fxstatat@plt+0x117c>
  4045e8:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4045ec:	mov	x2, x19
  4045f0:	mov	x3, #0x0                   	// #0
  4045f4:	ldr	x20, [x0, #1192]
  4045f8:	mov	x1, x20
  4045fc:	mov	x0, x20
  404600:	bl	4034b0 <execlp@plt>
  404604:	bl	4034a0 <__errno_location@plt>
  404608:	ldr	w21, [x0]
  40460c:	mov	w2, #0x5                   	// #5
  404610:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  404614:	mov	x0, #0x0                   	// #0
  404618:	add	x1, x1, #0xf8f
  40461c:	bl	403400 <dcgettext@plt>
  404620:	mov	x19, x0
  404624:	mov	x1, x20
  404628:	mov	w0, #0x4                   	// #4
  40462c:	bl	40cab0 <__fxstatat@plt+0x9530>
  404630:	mov	x3, x0
  404634:	mov	x2, x19
  404638:	mov	w1, w21
  40463c:	mov	w0, #0x1                   	// #1
  404640:	bl	402d10 <error@plt>
  404644:	mov	w0, w23
  404648:	bl	4030d0 <close@plt>
  40464c:	b	404524 <__fxstatat@plt+0xfa4>
  404650:	mov	x2, #0x1000                	// #4096
  404654:	mov	x1, x28
  404658:	mov	w0, w25
  40465c:	str	x3, [sp, #104]
  404660:	bl	409e8c <__fxstatat@plt+0x690c>
  404664:	mov	x2, x0
  404668:	ldr	x3, [sp, #104]
  40466c:	cmp	x0, x3
  404670:	b.ne	404684 <__fxstatat@plt+0x1104>  // b.any
  404674:	mov	x1, x28
  404678:	mov	x0, x27
  40467c:	bl	403180 <memcmp@plt>
  404680:	cbz	w0, 4045a4 <__fxstatat@plt+0x1024>
  404684:	mov	w26, #0x0                   	// #0
  404688:	b	4045bc <__fxstatat@plt+0x103c>
  40468c:	bl	4034a0 <__errno_location@plt>
  404690:	ldr	w20, [x0]
  404694:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  404698:	add	x1, x1, #0xf77
  40469c:	mov	w2, #0x5                   	// #5
  4046a0:	mov	x0, #0x0                   	// #0
  4046a4:	bl	403400 <dcgettext@plt>
  4046a8:	mov	w1, w20
  4046ac:	mov	x2, x0
  4046b0:	mov	w0, #0x0                   	// #0
  4046b4:	bl	402d10 <error@plt>
  4046b8:	mov	x0, x19
  4046bc:	bl	403500 <unlink@plt>
  4046c0:	cbz	w0, 404548 <__fxstatat@plt+0xfc8>
  4046c4:	bl	4034a0 <__errno_location@plt>
  4046c8:	ldr	w21, [x0]
  4046cc:	mov	w2, #0x5                   	// #5
  4046d0:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  4046d4:	mov	x0, #0x0                   	// #0
  4046d8:	add	x1, x1, #0xfd3
  4046dc:	bl	403400 <dcgettext@plt>
  4046e0:	mov	x20, x0
  4046e4:	mov	x1, x19
  4046e8:	mov	w0, #0x4                   	// #4
  4046ec:	bl	40cab0 <__fxstatat@plt+0x9530>
  4046f0:	mov	x3, x0
  4046f4:	mov	x2, x20
  4046f8:	b	404638 <__fxstatat@plt+0x10b8>
  4046fc:	add	x1, sp, #0x170
  404700:	mov	w2, #0x0                   	// #0
  404704:	bl	4034f0 <waitpid@plt>
  404708:	tbz	w0, #31, 404724 <__fxstatat@plt+0x11a4>
  40470c:	bl	4034a0 <__errno_location@plt>
  404710:	ldr	w20, [x0]
  404714:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  404718:	mov	w2, #0x5                   	// #5
  40471c:	add	x1, x1, #0xf9d
  404720:	b	4046a0 <__fxstatat@plt+0x1120>
  404724:	ldr	w0, [sp, #368]
  404728:	ubfx	x1, x0, #8, #8
  40472c:	and	w0, w0, #0x7f
  404730:	orr	w0, w1, w0
  404734:	cbz	w0, 404758 <__fxstatat@plt+0x11d8>
  404738:	mov	w2, #0x5                   	// #5
  40473c:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  404740:	mov	x0, #0x0                   	// #0
  404744:	add	x1, x1, #0xfaf
  404748:	bl	403400 <dcgettext@plt>
  40474c:	mov	x2, x0
  404750:	mov	w1, #0x0                   	// #0
  404754:	b	4046b0 <__fxstatat@plt+0x1130>
  404758:	ldrb	w0, [x21, #31]
  40475c:	cbz	w0, 4047e4 <__fxstatat@plt+0x1264>
  404760:	ldrb	w0, [x20, #16]
  404764:	cbnz	w0, 404778 <__fxstatat@plt+0x11f8>
  404768:	ldr	w0, [sp, #128]
  40476c:	and	w0, w0, #0xf000
  404770:	cmp	w0, #0x8, lsl #12
  404774:	b.eq	4047e4 <__fxstatat@plt+0x1264>  // b.none
  404778:	ldr	x0, [sp, #184]
  40477c:	str	x0, [sp, #368]
  404780:	ldr	x0, [sp, #192]
  404784:	str	x0, [sp, #376]
  404788:	ldr	x0, [sp, #200]
  40478c:	str	x0, [sp, #384]
  404790:	ldr	x0, [sp, #208]
  404794:	add	x1, sp, #0x170
  404798:	str	x0, [sp, #392]
  40479c:	mov	x0, x19
  4047a0:	bl	40e394 <__fxstatat@plt+0xae14>
  4047a4:	cbz	w0, 4047e4 <__fxstatat@plt+0x1264>
  4047a8:	bl	4034a0 <__errno_location@plt>
  4047ac:	ldr	w21, [x0]
  4047b0:	mov	w2, #0x5                   	// #5
  4047b4:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  4047b8:	mov	x0, #0x0                   	// #0
  4047bc:	add	x1, x1, #0xfe4
  4047c0:	bl	403400 <dcgettext@plt>
  4047c4:	mov	x20, x0
  4047c8:	mov	x1, x19
  4047cc:	mov	w0, #0x4                   	// #4
  4047d0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4047d4:	mov	x3, x0
  4047d8:	mov	x2, x20
  4047dc:	mov	w1, w21
  4047e0:	b	404400 <__fxstatat@plt+0xe80>
  4047e4:	ldr	w1, [x24, #1400]
  4047e8:	adrp	x22, 427000 <__fxstatat@plt+0x23a80>
  4047ec:	ldr	w2, [x20, #4]
  4047f0:	add	x22, x22, #0x498
  4047f4:	and	w0, w1, w2
  4047f8:	cmn	w0, #0x1
  4047fc:	b.eq	4048fc <__fxstatat@plt+0x137c>  // b.none
  404800:	mov	x0, x19
  404804:	bl	403210 <lchown@plt>
  404808:	cbz	w0, 4048fc <__fxstatat@plt+0x137c>
  40480c:	bl	4034a0 <__errno_location@plt>
  404810:	ldr	w23, [x0]
  404814:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404818:	add	x1, x1, #0x1
  40481c:	mov	w2, #0x5                   	// #5
  404820:	mov	x0, #0x0                   	// #0
  404824:	bl	403400 <dcgettext@plt>
  404828:	mov	x1, x19
  40482c:	mov	x21, x0
  404830:	mov	w0, #0x4                   	// #4
  404834:	bl	40cab0 <__fxstatat@plt+0x9530>
  404838:	mov	x2, x21
  40483c:	mov	w21, #0x0                   	// #0
  404840:	mov	x3, x0
  404844:	mov	w1, w23
  404848:	mov	w0, #0x0                   	// #0
  40484c:	bl	402d10 <error@plt>
  404850:	ldrb	w0, [x22, #24]
  404854:	cbz	w0, 40454c <__fxstatat@plt+0xfcc>
  404858:	ldr	w0, [x20, #12]
  40485c:	cmp	w0, #0x1
  404860:	b.ne	40454c <__fxstatat@plt+0xfcc>  // b.any
  404864:	add	x1, sp, #0x170
  404868:	mov	x0, x19
  40486c:	bl	410e50 <__fxstatat@plt+0xd8d0>
  404870:	cbnz	w0, 40454c <__fxstatat@plt+0xfcc>
  404874:	ldrb	w0, [x22, #25]
  404878:	cbz	w0, 4048e8 <__fxstatat@plt+0x1368>
  40487c:	ldrb	w0, [x19]
  404880:	cmp	w0, #0x2f
  404884:	b.ne	4048e8 <__fxstatat@plt+0x1368>  // b.any
  404888:	ldrb	w0, [x19, #1]
  40488c:	add	x19, x19, #0x1
  404890:	cmp	w0, #0x2f
  404894:	b.eq	404888 <__fxstatat@plt+0x1308>  // b.none
  404898:	cbz	w0, 4048e8 <__fxstatat@plt+0x1368>
  40489c:	mov	x2, x19
  4048a0:	ldrb	w0, [x2, #1]!
  4048a4:	cmp	w0, #0x2f
  4048a8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4048ac:	b.ne	4048a0 <__fxstatat@plt+0x1320>  // b.any
  4048b0:	sub	x19, x19, #0x1
  4048b4:	sub	x20, x2, x19
  4048b8:	add	x0, x20, #0x2
  4048bc:	bl	402f20 <malloc@plt>
  4048c0:	mov	x23, x0
  4048c4:	cbz	x0, 4048e8 <__fxstatat@plt+0x1368>
  4048c8:	mov	x2, x20
  4048cc:	mov	x1, x19
  4048d0:	bl	4031a0 <stpncpy@plt>
  4048d4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4048d8:	add	x1, x1, #0xf69
  4048dc:	bl	403370 <strcpy@plt>
  4048e0:	mov	x0, x23
  4048e4:	bl	403260 <free@plt>
  4048e8:	strb	wzr, [x22, #25]
  4048ec:	bl	4034a0 <__errno_location@plt>
  4048f0:	mov	w1, #0x5f                  	// #95
  4048f4:	str	w1, [x0]
  4048f8:	b	40454c <__fxstatat@plt+0xfcc>
  4048fc:	ldr	w1, [x22, #8]
  404900:	mov	x0, x19
  404904:	bl	402f40 <chmod@plt>
  404908:	cbz	w0, 404924 <__fxstatat@plt+0x13a4>
  40490c:	bl	4034a0 <__errno_location@plt>
  404910:	ldr	w23, [x0]
  404914:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404918:	mov	w2, #0x5                   	// #5
  40491c:	add	x1, x1, #0x1f
  404920:	b	404820 <__fxstatat@plt+0x12a0>
  404924:	mov	w21, #0x1                   	// #1
  404928:	b	404850 <__fxstatat@plt+0x12d0>
  40492c:	stp	x29, x30, [sp, #-176]!
  404930:	mov	x29, sp
  404934:	stp	x19, x20, [sp, #16]
  404938:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40493c:	stp	x21, x22, [sp, #32]
  404940:	mov	w22, w0
  404944:	str	x23, [sp, #48]
  404948:	cbz	w0, 404984 <__fxstatat@plt+0x1404>
  40494c:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  404950:	mov	w2, #0x5                   	// #5
  404954:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404958:	add	x1, x1, #0x47
  40495c:	ldr	x20, [x0, #1344]
  404960:	mov	x0, #0x0                   	// #0
  404964:	bl	403400 <dcgettext@plt>
  404968:	mov	x2, x0
  40496c:	ldr	x3, [x19, #2536]
  404970:	mov	x0, x20
  404974:	mov	w1, #0x1                   	// #1
  404978:	bl	4031c0 <__fprintf_chk@plt>
  40497c:	mov	w0, w22
  404980:	bl	402cf0 <exit@plt>
  404984:	mov	w2, #0x5                   	// #5
  404988:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  40498c:	mov	x0, #0x0                   	// #0
  404990:	add	x1, x1, #0x6e
  404994:	bl	403400 <dcgettext@plt>
  404998:	mov	x1, x0
  40499c:	ldr	x5, [x19, #2536]
  4049a0:	mov	w0, #0x1                   	// #1
  4049a4:	adrp	x19, 427000 <__fxstatat@plt+0x23a80>
  4049a8:	adrp	x21, 411000 <__fxstatat@plt+0xda80>
  4049ac:	mov	x4, x5
  4049b0:	mov	x3, x5
  4049b4:	mov	x2, x5
  4049b8:	bl	402fc0 <__printf_chk@plt>
  4049bc:	mov	w2, #0x5                   	// #5
  4049c0:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4049c4:	mov	x0, #0x0                   	// #0
  4049c8:	add	x1, x1, #0x113
  4049cc:	bl	403400 <dcgettext@plt>
  4049d0:	add	x20, sp, #0x40
  4049d4:	ldr	x1, [x19, #1368]
  4049d8:	add	x21, x21, #0x3f
  4049dc:	bl	403410 <fputs_unlocked@plt>
  4049e0:	mov	w2, #0x5                   	// #5
  4049e4:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  4049e8:	mov	x0, #0x0                   	// #0
  4049ec:	add	x1, x1, #0x2e4
  4049f0:	bl	403400 <dcgettext@plt>
  4049f4:	ldr	x1, [x19, #1368]
  4049f8:	bl	403410 <fputs_unlocked@plt>
  4049fc:	mov	w2, #0x5                   	// #5
  404a00:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404a04:	mov	x0, #0x0                   	// #0
  404a08:	add	x1, x1, #0x32f
  404a0c:	bl	403400 <dcgettext@plt>
  404a10:	ldr	x1, [x19, #1368]
  404a14:	bl	403410 <fputs_unlocked@plt>
  404a18:	mov	w2, #0x5                   	// #5
  404a1c:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404a20:	mov	x0, #0x0                   	// #0
  404a24:	add	x1, x1, #0x500
  404a28:	bl	403400 <dcgettext@plt>
  404a2c:	ldr	x1, [x19, #1368]
  404a30:	bl	403410 <fputs_unlocked@plt>
  404a34:	mov	w2, #0x5                   	// #5
  404a38:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404a3c:	mov	x0, #0x0                   	// #0
  404a40:	add	x1, x1, #0x691
  404a44:	bl	403400 <dcgettext@plt>
  404a48:	ldr	x1, [x19, #1368]
  404a4c:	bl	403410 <fputs_unlocked@plt>
  404a50:	mov	w2, #0x5                   	// #5
  404a54:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404a58:	mov	x0, #0x0                   	// #0
  404a5c:	add	x1, x1, #0x889
  404a60:	bl	403400 <dcgettext@plt>
  404a64:	ldr	x1, [x19, #1368]
  404a68:	bl	403410 <fputs_unlocked@plt>
  404a6c:	mov	w2, #0x5                   	// #5
  404a70:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404a74:	mov	x0, #0x0                   	// #0
  404a78:	add	x1, x1, #0x9e4
  404a7c:	bl	403400 <dcgettext@plt>
  404a80:	ldr	x1, [x19, #1368]
  404a84:	bl	403410 <fputs_unlocked@plt>
  404a88:	mov	w2, #0x5                   	// #5
  404a8c:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404a90:	mov	x0, #0x0                   	// #0
  404a94:	add	x1, x1, #0xa11
  404a98:	bl	403400 <dcgettext@plt>
  404a9c:	ldr	x1, [x19, #1368]
  404aa0:	bl	403410 <fputs_unlocked@plt>
  404aa4:	mov	w2, #0x5                   	// #5
  404aa8:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404aac:	mov	x0, #0x0                   	// #0
  404ab0:	add	x1, x1, #0xa47
  404ab4:	bl	403400 <dcgettext@plt>
  404ab8:	ldr	x1, [x19, #1368]
  404abc:	bl	403410 <fputs_unlocked@plt>
  404ac0:	mov	w2, #0x5                   	// #5
  404ac4:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404ac8:	mov	x0, #0x0                   	// #0
  404acc:	add	x1, x1, #0xb24
  404ad0:	bl	403400 <dcgettext@plt>
  404ad4:	ldr	x1, [x19, #1368]
  404ad8:	bl	403410 <fputs_unlocked@plt>
  404adc:	add	x0, sp, #0x40
  404ae0:	mov	x2, #0x70                  	// #112
  404ae4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  404ae8:	add	x1, x1, #0x178
  404aec:	bl	402c90 <memcpy@plt>
  404af0:	ldr	x1, [x20]
  404af4:	cbnz	x1, 404bb0 <__fxstatat@plt+0x1630>
  404af8:	ldr	x20, [x20, #8]
  404afc:	mov	w2, #0x5                   	// #5
  404b00:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404b04:	mov	x0, #0x0                   	// #0
  404b08:	cmp	x20, #0x0
  404b0c:	add	x1, x1, #0xc02
  404b10:	csel	x20, x20, x21, ne  // ne = any
  404b14:	adrp	x23, 411000 <__fxstatat@plt+0xda80>
  404b18:	add	x23, x23, #0xc19
  404b1c:	bl	403400 <dcgettext@plt>
  404b20:	mov	x1, x0
  404b24:	mov	x3, x23
  404b28:	adrp	x2, 411000 <__fxstatat@plt+0xda80>
  404b2c:	add	x2, x2, #0xc41
  404b30:	mov	w0, #0x1                   	// #1
  404b34:	bl	402fc0 <__printf_chk@plt>
  404b38:	mov	x1, #0x0                   	// #0
  404b3c:	mov	w0, #0x5                   	// #5
  404b40:	bl	403560 <setlocale@plt>
  404b44:	cbnz	x0, 404bc4 <__fxstatat@plt+0x1644>
  404b48:	mov	w2, #0x5                   	// #5
  404b4c:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404b50:	mov	x0, #0x0                   	// #0
  404b54:	add	x1, x1, #0xc9a
  404b58:	bl	403400 <dcgettext@plt>
  404b5c:	mov	x1, x0
  404b60:	mov	x3, x21
  404b64:	mov	x2, x23
  404b68:	mov	w0, #0x1                   	// #1
  404b6c:	bl	402fc0 <__printf_chk@plt>
  404b70:	mov	w2, #0x5                   	// #5
  404b74:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404b78:	mov	x0, #0x0                   	// #0
  404b7c:	add	x1, x1, #0xcb5
  404b80:	bl	403400 <dcgettext@plt>
  404b84:	mov	x1, x0
  404b88:	cmp	x20, x21
  404b8c:	adrp	x2, 413000 <__fxstatat@plt+0xfa80>
  404b90:	adrp	x3, 410000 <__fxstatat@plt+0xca80>
  404b94:	add	x2, x2, #0x3a3
  404b98:	add	x3, x3, #0xef4
  404b9c:	mov	w0, #0x1                   	// #1
  404ba0:	csel	x3, x3, x2, eq  // eq = none
  404ba4:	mov	x2, x20
  404ba8:	bl	402fc0 <__printf_chk@plt>
  404bac:	b	40497c <__fxstatat@plt+0x13fc>
  404bb0:	mov	x0, x21
  404bb4:	bl	4031d0 <strcmp@plt>
  404bb8:	cbz	w0, 404af8 <__fxstatat@plt+0x1578>
  404bbc:	add	x20, x20, #0x10
  404bc0:	b	404af0 <__fxstatat@plt+0x1570>
  404bc4:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404bc8:	mov	x2, #0x3                   	// #3
  404bcc:	add	x1, x1, #0xc4f
  404bd0:	bl	402f90 <strncmp@plt>
  404bd4:	cbz	w0, 404b48 <__fxstatat@plt+0x15c8>
  404bd8:	mov	w2, #0x5                   	// #5
  404bdc:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  404be0:	mov	x0, #0x0                   	// #0
  404be4:	add	x1, x1, #0xc53
  404be8:	bl	403400 <dcgettext@plt>
  404bec:	ldr	x1, [x19, #1368]
  404bf0:	bl	403410 <fputs_unlocked@plt>
  404bf4:	b	404b48 <__fxstatat@plt+0x15c8>
  404bf8:	stp	x29, x30, [sp, #-304]!
  404bfc:	mov	x29, sp
  404c00:	stp	x19, x20, [sp, #16]
  404c04:	mov	x19, x0
  404c08:	mov	x20, x1
  404c0c:	mov	x1, x0
  404c10:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  404c14:	str	q0, [sp, #128]
  404c18:	ldr	x0, [x0, #2536]
  404c1c:	str	q1, [sp, #144]
  404c20:	str	q2, [sp, #160]
  404c24:	str	q3, [sp, #176]
  404c28:	str	q4, [sp, #192]
  404c2c:	str	q5, [sp, #208]
  404c30:	str	q6, [sp, #224]
  404c34:	str	q7, [sp, #240]
  404c38:	stp	x2, x3, [sp, #256]
  404c3c:	stp	x4, x5, [sp, #272]
  404c40:	stp	x6, x7, [sp, #288]
  404c44:	bl	403410 <fputs_unlocked@plt>
  404c48:	mov	x1, x19
  404c4c:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  404c50:	add	x0, x0, #0x428
  404c54:	bl	403410 <fputs_unlocked@plt>
  404c58:	add	x0, sp, #0x130
  404c5c:	stp	x0, x0, [sp, #64]
  404c60:	add	x0, sp, #0x100
  404c64:	str	x0, [sp, #80]
  404c68:	mov	w0, #0xffffffd0            	// #-48
  404c6c:	str	w0, [sp, #88]
  404c70:	mov	w0, #0xffffff80            	// #-128
  404c74:	str	w0, [sp, #92]
  404c78:	ldp	x2, x3, [sp, #64]
  404c7c:	stp	x2, x3, [sp, #32]
  404c80:	ldp	x0, x1, [sp, #80]
  404c84:	stp	x2, x3, [sp, #96]
  404c88:	add	x3, sp, #0x20
  404c8c:	mov	x2, x20
  404c90:	stp	x0, x1, [sp, #48]
  404c94:	stp	x0, x1, [sp, #112]
  404c98:	mov	x0, x19
  404c9c:	mov	w1, #0x1                   	// #1
  404ca0:	bl	403040 <__vfprintf_chk@plt>
  404ca4:	mov	x1, x19
  404ca8:	mov	w0, #0xa                   	// #10
  404cac:	bl	4033d0 <fputc_unlocked@plt>
  404cb0:	ldp	x19, x20, [sp, #16]
  404cb4:	ldp	x29, x30, [sp], #304
  404cb8:	ret
  404cbc:	ret
  404cc0:	mov	w0, #0x4                   	// #4
  404cc4:	b	40cab0 <__fxstatat@plt+0x9530>
  404cc8:	and	w1, w1, #0xf000
  404ccc:	cmp	w1, #0xa, lsl #12
  404cd0:	b.ne	404cec <__fxstatat@plt+0x176c>  // b.any
  404cd4:	mov	w0, #0x1                   	// #1
  404cd8:	ret
  404cdc:	mov	w0, #0x1                   	// #1
  404ce0:	ldr	x19, [sp, #16]
  404ce4:	ldp	x29, x30, [sp], #32
  404ce8:	ret
  404cec:	stp	x29, x30, [sp, #-32]!
  404cf0:	mov	x29, sp
  404cf4:	str	x19, [sp, #16]
  404cf8:	mov	x19, x0
  404cfc:	bl	40eb0c <__fxstatat@plt+0xb58c>
  404d00:	tst	w0, #0xff
  404d04:	b.ne	404cdc <__fxstatat@plt+0x175c>  // b.any
  404d08:	mov	x0, x19
  404d0c:	mov	w1, #0x2                   	// #2
  404d10:	bl	402e30 <euidaccess@plt>
  404d14:	cmp	w0, #0x0
  404d18:	cset	w0, eq  // eq = none
  404d1c:	b	404ce0 <__fxstatat@plt+0x1760>
  404d20:	stp	x29, x30, [sp, #-64]!
  404d24:	mov	x29, sp
  404d28:	stp	x19, x20, [sp, #16]
  404d2c:	adrp	x20, 429000 <__progname@@GLIBC_2.17+0x1a98>
  404d30:	mov	x19, x1
  404d34:	stp	x21, x22, [sp, #32]
  404d38:	mov	w21, w0
  404d3c:	add	x22, x20, #0x5a8
  404d40:	ldr	x0, [x20, #1448]
  404d44:	str	x23, [sp, #48]
  404d48:	cbnz	x0, 404d74 <__fxstatat@plt+0x17f4>
  404d4c:	adrp	x23, 427000 <__fxstatat@plt+0x23a80>
  404d50:	mov	x1, #0x1                   	// #1
  404d54:	ldr	x0, [x23, #1208]
  404d58:	bl	403050 <calloc@plt>
  404d5c:	str	x0, [x20, #1448]
  404d60:	cbnz	x0, 404d74 <__fxstatat@plt+0x17f4>
  404d64:	add	x0, x22, #0x8
  404d68:	str	x0, [x20, #1448]
  404d6c:	mov	x0, #0x400                 	// #1024
  404d70:	str	x0, [x23, #1208]
  404d74:	adrp	x23, 427000 <__fxstatat@plt+0x23a80>
  404d78:	cbnz	x19, 404d94 <__fxstatat@plt+0x1814>
  404d7c:	mov	w0, #0x1                   	// #1
  404d80:	ldp	x19, x20, [sp, #16]
  404d84:	ldp	x21, x22, [sp, #32]
  404d88:	ldr	x23, [sp, #48]
  404d8c:	ldp	x29, x30, [sp], #64
  404d90:	ret
  404d94:	ldr	x20, [x23, #1208]
  404d98:	mov	w0, w21
  404d9c:	ldr	x1, [x22]
  404da0:	cmp	x20, x19
  404da4:	csel	x20, x20, x19, ls  // ls = plast
  404da8:	mov	x2, x20
  404dac:	bl	409ef8 <__fxstatat@plt+0x6978>
  404db0:	cmp	x0, x20
  404db4:	b.ne	404dc0 <__fxstatat@plt+0x1840>  // b.any
  404db8:	sub	x19, x19, x0
  404dbc:	b	404d78 <__fxstatat@plt+0x17f8>
  404dc0:	mov	w0, #0x0                   	// #0
  404dc4:	b	404d80 <__fxstatat@plt+0x1800>
  404dc8:	stp	x29, x30, [sp, #-32]!
  404dcc:	mov	x3, x2
  404dd0:	mov	x2, x1
  404dd4:	mov	x29, sp
  404dd8:	mov	w1, #0x3                   	// #3
  404ddc:	str	x19, [sp, #16]
  404de0:	bl	403450 <fallocate@plt>
  404de4:	mov	w19, w0
  404de8:	tbz	w0, #31, 404e04 <__fxstatat@plt+0x1884>
  404dec:	bl	4034a0 <__errno_location@plt>
  404df0:	ldr	w0, [x0]
  404df4:	cmp	w0, #0x5f
  404df8:	b.eq	404e14 <__fxstatat@plt+0x1894>  // b.none
  404dfc:	cmp	w0, #0x26
  404e00:	csel	w19, w19, wzr, ne  // ne = any
  404e04:	mov	w0, w19
  404e08:	ldr	x19, [sp, #16]
  404e0c:	ldp	x29, x30, [sp], #32
  404e10:	ret
  404e14:	mov	w19, #0x0                   	// #0
  404e18:	b	404e04 <__fxstatat@plt+0x1884>
  404e1c:	mov	x3, x1
  404e20:	mov	w1, w2
  404e24:	tbnz	w0, #31, 404e2c <__fxstatat@plt+0x18ac>
  404e28:	b	403020 <fchmod@plt>
  404e2c:	mov	x0, x3
  404e30:	b	402f40 <chmod@plt>
  404e34:	stp	x29, x30, [sp, #-48]!
  404e38:	mov	x7, x2
  404e3c:	mov	x29, sp
  404e40:	ldrb	w2, [x4, #35]
  404e44:	cbz	w2, 404ee0 <__fxstatat@plt+0x1960>
  404e48:	ldrb	w2, [x4, #40]
  404e4c:	cbnz	w2, 404ee0 <__fxstatat@plt+0x1960>
  404e50:	ldrb	w2, [x4, #41]
  404e54:	mov	w6, #0x0                   	// #0
  404e58:	cbz	w2, 404ee8 <__fxstatat@plt+0x1968>
  404e5c:	mov	w5, #0x0                   	// #0
  404e60:	cmp	w6, #0x0
  404e64:	adrp	x8, 404000 <__fxstatat@plt+0xa80>
  404e68:	add	x8, x8, #0xf18
  404e6c:	orr	w5, w5, w6
  404e70:	ldr	x2, [x4, #32]
  404e74:	adrp	x4, 404000 <__fxstatat@plt+0xa80>
  404e78:	add	x4, x4, #0xfb8
  404e7c:	csel	x4, x4, x8, ne  // ne = any
  404e80:	str	x4, [sp, #24]
  404e84:	adrp	x4, 404000 <__fxstatat@plt+0xa80>
  404e88:	add	x4, x4, #0xcc0
  404e8c:	str	x4, [sp, #32]
  404e90:	adrp	x4, 404000 <__fxstatat@plt+0xa80>
  404e94:	add	x4, x4, #0xcbc
  404e98:	str	x4, [sp, #40]
  404e9c:	cmp	w1, #0x0
  404ea0:	and	x2, x2, #0xff000000ff00
  404ea4:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  404ea8:	b.lt	404ef0 <__fxstatat@plt+0x1970>  // b.tstop
  404eac:	cmp	x2, #0x0
  404eb0:	adrp	x4, 405000 <__fxstatat@plt+0x1a80>
  404eb4:	add	x4, x4, #0x6f8
  404eb8:	mov	x2, x7
  404ebc:	csel	x4, x4, xzr, ne  // ne = any
  404ec0:	cmp	w5, #0x0
  404ec4:	add	x5, sp, #0x18
  404ec8:	csel	x5, x5, xzr, ne  // ne = any
  404ecc:	bl	4032a0 <attr_copy_fd@plt>
  404ed0:	cmp	w0, #0x0
  404ed4:	cset	w0, eq  // eq = none
  404ed8:	ldp	x29, x30, [sp], #48
  404edc:	ret
  404ee0:	mov	w6, #0x1                   	// #1
  404ee4:	b	404e5c <__fxstatat@plt+0x18dc>
  404ee8:	mov	w5, #0x1                   	// #1
  404eec:	b	404e60 <__fxstatat@plt+0x18e0>
  404ef0:	cmp	x2, #0x0
  404ef4:	adrp	x3, 405000 <__fxstatat@plt+0x1a80>
  404ef8:	add	x3, x3, #0x6f8
  404efc:	mov	x1, x7
  404f00:	csel	x2, x3, xzr, ne  // ne = any
  404f04:	cmp	w5, #0x0
  404f08:	add	x3, sp, #0x18
  404f0c:	csel	x3, x3, xzr, ne  // ne = any
  404f10:	bl	403340 <attr_copy_file@plt>
  404f14:	b	404ed0 <__fxstatat@plt+0x1950>
  404f18:	stp	x29, x30, [sp, #-272]!
  404f1c:	mov	x29, sp
  404f20:	str	x19, [sp, #16]
  404f24:	mov	x19, x1
  404f28:	str	q0, [sp, #96]
  404f2c:	str	q1, [sp, #112]
  404f30:	str	q2, [sp, #128]
  404f34:	str	q3, [sp, #144]
  404f38:	str	q4, [sp, #160]
  404f3c:	str	q5, [sp, #176]
  404f40:	str	q6, [sp, #192]
  404f44:	str	q7, [sp, #208]
  404f48:	stp	x2, x3, [sp, #224]
  404f4c:	stp	x4, x5, [sp, #240]
  404f50:	stp	x6, x7, [sp, #256]
  404f54:	bl	4034a0 <__errno_location@plt>
  404f58:	ldr	w1, [x0]
  404f5c:	mov	w0, #0x3d                  	// #61
  404f60:	cmp	w1, #0x5f
  404f64:	ccmp	w1, w0, #0x4, ne  // ne = any
  404f68:	b.eq	404fac <__fxstatat@plt+0x1a2c>  // b.none
  404f6c:	add	x0, sp, #0x110
  404f70:	stp	x0, x0, [sp, #64]
  404f74:	add	x0, sp, #0xe0
  404f78:	str	x0, [sp, #80]
  404f7c:	mov	w0, #0xffffffd0            	// #-48
  404f80:	str	w0, [sp, #88]
  404f84:	mov	w0, #0xffffff80            	// #-128
  404f88:	str	w0, [sp, #92]
  404f8c:	mov	w0, #0x0                   	// #0
  404f90:	ldp	x2, x3, [sp, #64]
  404f94:	stp	x2, x3, [sp, #32]
  404f98:	ldp	x2, x3, [sp, #80]
  404f9c:	stp	x2, x3, [sp, #48]
  404fa0:	add	x3, sp, #0x20
  404fa4:	mov	x2, x19
  404fa8:	bl	40e620 <__fxstatat@plt+0xb0a0>
  404fac:	ldr	x19, [sp, #16]
  404fb0:	ldp	x29, x30, [sp], #272
  404fb4:	ret
  404fb8:	stp	x29, x30, [sp, #-272]!
  404fbc:	mov	x29, sp
  404fc0:	str	x19, [sp, #16]
  404fc4:	mov	x19, x1
  404fc8:	str	q0, [sp, #96]
  404fcc:	str	q1, [sp, #112]
  404fd0:	str	q2, [sp, #128]
  404fd4:	str	q3, [sp, #144]
  404fd8:	str	q4, [sp, #160]
  404fdc:	str	q5, [sp, #176]
  404fe0:	str	q6, [sp, #192]
  404fe4:	str	q7, [sp, #208]
  404fe8:	stp	x2, x3, [sp, #224]
  404fec:	stp	x4, x5, [sp, #240]
  404ff0:	stp	x6, x7, [sp, #256]
  404ff4:	bl	4034a0 <__errno_location@plt>
  404ff8:	ldr	w1, [x0]
  404ffc:	add	x0, sp, #0x110
  405000:	stp	x0, x0, [sp, #64]
  405004:	add	x0, sp, #0xe0
  405008:	str	x0, [sp, #80]
  40500c:	mov	w0, #0xffffffd0            	// #-48
  405010:	str	w0, [sp, #88]
  405014:	mov	w0, #0xffffff80            	// #-128
  405018:	str	w0, [sp, #92]
  40501c:	mov	w0, #0x0                   	// #0
  405020:	ldp	x2, x3, [sp, #64]
  405024:	stp	x2, x3, [sp, #32]
  405028:	ldp	x2, x3, [sp, #80]
  40502c:	stp	x2, x3, [sp, #48]
  405030:	add	x3, sp, #0x20
  405034:	mov	x2, x19
  405038:	bl	40e620 <__fxstatat@plt+0xb0a0>
  40503c:	ldr	x19, [sp, #16]
  405040:	ldp	x29, x30, [sp], #272
  405044:	ret
  405048:	stp	x29, x30, [sp, #-48]!
  40504c:	mov	x29, sp
  405050:	stp	x19, x20, [sp, #16]
  405054:	mov	x19, x2
  405058:	mov	x2, x0
  40505c:	mov	w0, #0x0                   	// #0
  405060:	str	x21, [sp, #32]
  405064:	mov	x21, x1
  405068:	mov	w1, #0x4                   	// #4
  40506c:	bl	40ca24 <__fxstatat@plt+0x94a4>
  405070:	mov	x20, x0
  405074:	mov	x2, x21
  405078:	mov	w1, #0x4                   	// #4
  40507c:	mov	w0, #0x1                   	// #1
  405080:	bl	40ca24 <__fxstatat@plt+0x94a4>
  405084:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405088:	mov	x3, x0
  40508c:	mov	x2, x20
  405090:	add	x1, x1, #0x735
  405094:	mov	w0, #0x1                   	// #1
  405098:	bl	402fc0 <__printf_chk@plt>
  40509c:	cbz	x19, 4050d4 <__fxstatat@plt+0x1b54>
  4050a0:	mov	w2, #0x5                   	// #5
  4050a4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4050a8:	mov	x0, #0x0                   	// #0
  4050ac:	add	x1, x1, #0x42b
  4050b0:	bl	403400 <dcgettext@plt>
  4050b4:	mov	x20, x0
  4050b8:	mov	x1, x19
  4050bc:	mov	w0, #0x4                   	// #4
  4050c0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4050c4:	mov	x2, x0
  4050c8:	mov	x1, x20
  4050cc:	mov	w0, #0x1                   	// #1
  4050d0:	bl	402fc0 <__printf_chk@plt>
  4050d4:	ldp	x19, x20, [sp, #16]
  4050d8:	mov	w0, #0xa                   	// #10
  4050dc:	ldr	x21, [sp, #32]
  4050e0:	ldp	x29, x30, [sp], #48
  4050e4:	b	403030 <putchar_unlocked@plt>
  4050e8:	stp	x29, x30, [sp, #-48]!
  4050ec:	tst	w4, #0xff
  4050f0:	cset	w4, ne  // ne = any
  4050f4:	mov	x29, sp
  4050f8:	mov	w5, w2
  4050fc:	lsl	w4, w4, #10
  405100:	mov	w2, #0xffffff9c            	// #-100
  405104:	mov	w6, #0xffffffff            	// #-1
  405108:	stp	x19, x20, [sp, #16]
  40510c:	mov	x20, x1
  405110:	stp	x21, x22, [sp, #32]
  405114:	mov	x21, x0
  405118:	and	w22, w3, #0xff
  40511c:	mov	x3, x1
  405120:	mov	x1, x0
  405124:	mov	w0, w2
  405128:	bl	408d04 <__fxstatat@plt+0x5784>
  40512c:	mov	w19, w0
  405130:	cmp	w0, #0x0
  405134:	b.le	4051a4 <__fxstatat@plt+0x1c24>
  405138:	mov	w2, #0x5                   	// #5
  40513c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405140:	mov	x0, #0x0                   	// #0
  405144:	add	x1, x1, #0x439
  405148:	bl	403400 <dcgettext@plt>
  40514c:	mov	x22, x0
  405150:	mov	x2, x20
  405154:	mov	w1, #0x4                   	// #4
  405158:	mov	w0, #0x0                   	// #0
  40515c:	bl	40ca24 <__fxstatat@plt+0x94a4>
  405160:	mov	x2, x21
  405164:	mov	x20, x0
  405168:	mov	w1, #0x4                   	// #4
  40516c:	mov	w0, #0x1                   	// #1
  405170:	bl	40ca24 <__fxstatat@plt+0x94a4>
  405174:	mov	x4, x0
  405178:	mov	w1, w19
  40517c:	mov	w19, #0x0                   	// #0
  405180:	mov	x3, x20
  405184:	mov	x2, x22
  405188:	mov	w0, #0x0                   	// #0
  40518c:	bl	402d10 <error@plt>
  405190:	mov	w0, w19
  405194:	ldp	x19, x20, [sp, #16]
  405198:	ldp	x21, x22, [sp, #32]
  40519c:	ldp	x29, x30, [sp], #48
  4051a0:	ret
  4051a4:	ands	w19, w22, w0, lsr #31
  4051a8:	b.eq	4051e4 <__fxstatat@plt+0x1c64>  // b.none
  4051ac:	mov	w2, #0x5                   	// #5
  4051b0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4051b4:	mov	x0, #0x0                   	// #0
  4051b8:	add	x1, x1, #0x45a
  4051bc:	bl	403400 <dcgettext@plt>
  4051c0:	mov	x21, x0
  4051c4:	mov	x1, x20
  4051c8:	mov	w0, #0x4                   	// #4
  4051cc:	bl	40cab0 <__fxstatat@plt+0x9530>
  4051d0:	mov	x2, x0
  4051d4:	mov	x1, x21
  4051d8:	mov	w0, #0x1                   	// #1
  4051dc:	bl	402fc0 <__printf_chk@plt>
  4051e0:	b	405190 <__fxstatat@plt+0x1c10>
  4051e4:	mov	w19, #0x1                   	// #1
  4051e8:	b	405190 <__fxstatat@plt+0x1c10>
  4051ec:	stp	x29, x30, [sp, #-80]!
  4051f0:	mov	x29, sp
  4051f4:	stp	x19, x20, [sp, #16]
  4051f8:	mov	x19, x0
  4051fc:	mov	x20, x1
  405200:	mov	x0, x1
  405204:	ldr	w1, [x2]
  405208:	stp	x21, x22, [sp, #32]
  40520c:	mov	x21, x2
  405210:	adrp	x22, 429000 <__progname@@GLIBC_2.17+0x1a98>
  405214:	str	x23, [sp, #48]
  405218:	adrp	x23, 427000 <__fxstatat@plt+0x23a80>
  40521c:	bl	404cc8 <__fxstatat@plt+0x1748>
  405220:	tst	w0, #0xff
  405224:	b.ne	4052c0 <__fxstatat@plt+0x1d40>  // b.any
  405228:	ldr	w0, [x21]
  40522c:	add	x1, sp, #0x40
  405230:	bl	409c10 <__fxstatat@plt+0x6690>
  405234:	strb	wzr, [sp, #74]
  405238:	ldrb	w0, [x19, #24]
  40523c:	mov	w2, #0x5                   	// #5
  405240:	ldr	x23, [x23, #1344]
  405244:	cbnz	w0, 405254 <__fxstatat@plt+0x1cd4>
  405248:	ldr	w0, [x19, #20]
  40524c:	tst	w0, #0xffff00
  405250:	b.eq	4052b4 <__fxstatat@plt+0x1d34>  // b.none
  405254:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405258:	add	x1, x1, #0x466
  40525c:	mov	x0, #0x0                   	// #0
  405260:	bl	403400 <dcgettext@plt>
  405264:	mov	x1, x20
  405268:	mov	x19, x0
  40526c:	ldr	x22, [x22, #2536]
  405270:	mov	w0, #0x4                   	// #4
  405274:	bl	40cab0 <__fxstatat@plt+0x9530>
  405278:	mov	x4, x0
  40527c:	ldr	w5, [x21]
  405280:	add	x6, sp, #0x41
  405284:	mov	x3, x22
  405288:	mov	x2, x19
  40528c:	mov	x0, x23
  405290:	and	x5, x5, #0xfff
  405294:	mov	w1, #0x1                   	// #1
  405298:	bl	4031c0 <__fprintf_chk@plt>
  40529c:	bl	40f310 <__fxstatat@plt+0xbd90>
  4052a0:	ldp	x19, x20, [sp, #16]
  4052a4:	ldp	x21, x22, [sp, #32]
  4052a8:	ldr	x23, [sp, #48]
  4052ac:	ldp	x29, x30, [sp], #80
  4052b0:	ret
  4052b4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4052b8:	add	x1, x1, #0x493
  4052bc:	b	40525c <__fxstatat@plt+0x1cdc>
  4052c0:	ldr	x21, [x23, #1344]
  4052c4:	mov	w2, #0x5                   	// #5
  4052c8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4052cc:	mov	x0, #0x0                   	// #0
  4052d0:	add	x1, x1, #0x4c4
  4052d4:	bl	403400 <dcgettext@plt>
  4052d8:	ldr	x22, [x22, #2536]
  4052dc:	mov	x19, x0
  4052e0:	mov	x1, x20
  4052e4:	mov	w0, #0x4                   	// #4
  4052e8:	bl	40cab0 <__fxstatat@plt+0x9530>
  4052ec:	mov	x4, x0
  4052f0:	mov	x3, x22
  4052f4:	mov	x2, x19
  4052f8:	mov	x0, x21
  4052fc:	mov	w1, #0x1                   	// #1
  405300:	bl	4031c0 <__fprintf_chk@plt>
  405304:	b	40529c <__fxstatat@plt+0x1d1c>
  405308:	stp	x29, x30, [sp, #-48]!
  40530c:	mov	x29, sp
  405310:	stp	x19, x20, [sp, #16]
  405314:	mov	x19, x1
  405318:	mov	x20, x3
  40531c:	mov	x1, x3
  405320:	stp	x21, x22, [sp, #32]
  405324:	and	w22, w2, #0xff
  405328:	mov	w21, w0
  40532c:	mov	w2, #0x1                   	// #1
  405330:	bl	402e60 <lseek@plt>
  405334:	tbz	x0, #63, 405380 <__fxstatat@plt+0x1e00>
  405338:	bl	4034a0 <__errno_location@plt>
  40533c:	ldr	w21, [x0]
  405340:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405344:	add	x1, x1, #0x4d7
  405348:	mov	w2, #0x5                   	// #5
  40534c:	mov	x0, #0x0                   	// #0
  405350:	bl	403400 <dcgettext@plt>
  405354:	mov	x1, x19
  405358:	mov	x20, x0
  40535c:	mov	w0, #0x4                   	// #4
  405360:	bl	40cab0 <__fxstatat@plt+0x9530>
  405364:	mov	x2, x20
  405368:	mov	x3, x0
  40536c:	mov	w1, w21
  405370:	mov	w0, #0x0                   	// #0
  405374:	bl	402d10 <error@plt>
  405378:	mov	w0, #0x0                   	// #0
  40537c:	b	405388 <__fxstatat@plt+0x1e08>
  405380:	cbnz	w22, 405398 <__fxstatat@plt+0x1e18>
  405384:	mov	w0, #0x1                   	// #1
  405388:	ldp	x19, x20, [sp, #16]
  40538c:	ldp	x21, x22, [sp, #32]
  405390:	ldp	x29, x30, [sp], #48
  405394:	ret
  405398:	sub	x1, x0, x20
  40539c:	mov	x2, x20
  4053a0:	mov	w0, w21
  4053a4:	bl	404dc8 <__fxstatat@plt+0x1848>
  4053a8:	tbz	w0, #31, 405384 <__fxstatat@plt+0x1e04>
  4053ac:	bl	4034a0 <__errno_location@plt>
  4053b0:	ldr	w21, [x0]
  4053b4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4053b8:	mov	w2, #0x5                   	// #5
  4053bc:	add	x1, x1, #0x4e7
  4053c0:	b	40534c <__fxstatat@plt+0x1dcc>
  4053c4:	stp	x29, x30, [sp, #-176]!
  4053c8:	cmp	x4, #0x0
  4053cc:	mov	x29, sp
  4053d0:	stp	x23, x24, [sp, #48]
  4053d4:	stp	x27, x28, [sp, #80]
  4053d8:	str	w0, [sp, #168]
  4053dc:	and	w0, w5, #0xff
  4053e0:	ldp	x23, x28, [sp, #176]
  4053e4:	str	w0, [sp, #132]
  4053e8:	ldr	x0, [sp, #192]
  4053ec:	stp	x19, x20, [sp, #16]
  4053f0:	mov	x19, #0x0                   	// #0
  4053f4:	stp	x21, x22, [sp, #32]
  4053f8:	mov	w21, w1
  4053fc:	mov	x22, x7
  405400:	stp	x25, x26, [sp, #64]
  405404:	mov	w25, #0x0                   	// #0
  405408:	strb	wzr, [x0]
  40540c:	str	xzr, [x28]
  405410:	stp	x2, x3, [sp, #96]
  405414:	str	x4, [sp, #112]
  405418:	str	x6, [sp, #136]
  40541c:	str	x0, [sp, #144]
  405420:	csel	x0, x3, x4, eq  // eq = none
  405424:	str	x0, [sp, #152]
  405428:	cbz	x23, 4054a0 <__fxstatat@plt+0x1f20>
  40542c:	ldp	x1, x0, [sp, #96]
  405430:	cmp	x23, x0
  405434:	csel	x2, x23, x0, ls  // ls = plast
  405438:	ldr	w0, [sp, #168]
  40543c:	bl	4033c0 <read@plt>
  405440:	mov	x20, x0
  405444:	cmp	x0, #0x0
  405448:	b.ge	40549c <__fxstatat@plt+0x1f1c>  // b.tcont
  40544c:	bl	4034a0 <__errno_location@plt>
  405450:	ldr	w20, [x0]
  405454:	cmp	w20, #0x4
  405458:	b.eq	405428 <__fxstatat@plt+0x1ea8>  // b.none
  40545c:	mov	w2, #0x5                   	// #5
  405460:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405464:	mov	x0, #0x0                   	// #0
  405468:	add	x1, x1, #0x4fd
  40546c:	bl	403400 <dcgettext@plt>
  405470:	mov	x19, x0
  405474:	ldr	x1, [sp, #136]
  405478:	mov	w0, #0x4                   	// #4
  40547c:	bl	40cab0 <__fxstatat@plt+0x9530>
  405480:	mov	x3, x0
  405484:	mov	x2, x19
  405488:	mov	w1, w20
  40548c:	mov	w0, #0x0                   	// #0
  405490:	bl	402d10 <error@plt>
  405494:	mov	w6, #0x0                   	// #0
  405498:	b	4054a8 <__fxstatat@plt+0x1f28>
  40549c:	b.ne	4054c8 <__fxstatat@plt+0x1f48>  // b.any
  4054a0:	cbnz	w25, 4056cc <__fxstatat@plt+0x214c>
  4054a4:	mov	w6, #0x1                   	// #1
  4054a8:	mov	w0, w6
  4054ac:	ldp	x19, x20, [sp, #16]
  4054b0:	ldp	x21, x22, [sp, #32]
  4054b4:	ldp	x23, x24, [sp, #48]
  4054b8:	ldp	x25, x26, [sp, #64]
  4054bc:	ldp	x27, x28, [sp, #80]
  4054c0:	ldp	x29, x30, [sp], #176
  4054c4:	ret
  4054c8:	ldr	x11, [sp, #96]
  4054cc:	mov	x27, x0
  4054d0:	ldr	x0, [x28]
  4054d4:	mov	x24, x11
  4054d8:	ldr	x26, [sp, #152]
  4054dc:	add	x0, x0, x20
  4054e0:	str	x0, [x28]
  4054e4:	ldr	x0, [sp, #112]
  4054e8:	cmp	x26, x27
  4054ec:	csel	x26, x26, x27, ls  // ls = plast
  4054f0:	mov	w10, w25
  4054f4:	cmp	x0, #0x0
  4054f8:	mov	x3, x19
  4054fc:	cset	w5, ne  // ne = any
  405500:	cmp	x26, #0x0
  405504:	csel	w25, w5, wzr, ne  // ne = any
  405508:	cbz	w25, 4055f0 <__fxstatat@plt+0x2070>
  40550c:	mov	x1, x24
  405510:	mov	x2, x26
  405514:	ldrb	w0, [x1]
  405518:	cbnz	w0, 4055f8 <__fxstatat@plt+0x2078>
  40551c:	add	x1, x1, #0x1
  405520:	subs	x2, x2, #0x1
  405524:	b.eq	405558 <__fxstatat@plt+0x1fd8>  // b.none
  405528:	tst	x2, #0xf
  40552c:	b.ne	405514 <__fxstatat@plt+0x1f94>  // b.any
  405530:	mov	x0, x24
  405534:	str	x3, [sp, #120]
  405538:	str	x11, [sp, #160]
  40553c:	str	w10, [sp, #172]
  405540:	bl	403180 <memcmp@plt>
  405544:	ldr	w10, [sp, #172]
  405548:	cmp	w0, #0x0
  40554c:	ldr	x3, [sp, #120]
  405550:	cset	w25, eq  // eq = none
  405554:	ldr	x11, [sp, #160]
  405558:	cmp	x19, #0x0
  40555c:	cset	w0, ne  // ne = any
  405560:	eor	w9, w25, w10
  405564:	cmp	x26, x27
  405568:	and	w9, w0, w9
  40556c:	cset	w1, eq  // eq = none
  405570:	eor	w0, w25, #0x1
  405574:	mov	x19, x26
  405578:	tst	w1, w0
  40557c:	b.ne	405600 <__fxstatat@plt+0x2080>  // b.any
  405580:	cmp	x26, #0x0
  405584:	cset	w0, eq  // eq = none
  405588:	orr	w6, w9, w0
  40558c:	cbz	w6, 405670 <__fxstatat@plt+0x20f0>
  405590:	str	w0, [sp, #120]
  405594:	cbnz	w9, 40559c <__fxstatat@plt+0x201c>
  405598:	add	x3, x3, x26
  40559c:	cbnz	w10, 405630 <__fxstatat@plt+0x20b0>
  4055a0:	mov	x2, x3
  4055a4:	mov	x1, x11
  4055a8:	mov	w0, w21
  4055ac:	str	x3, [sp, #160]
  4055b0:	str	w9, [sp, #172]
  4055b4:	bl	409ef8 <__fxstatat@plt+0x6978>
  4055b8:	ldr	x3, [sp, #160]
  4055bc:	ldr	w9, [sp, #172]
  4055c0:	cmp	x3, x0
  4055c4:	b.ne	405608 <__fxstatat@plt+0x2088>  // b.any
  4055c8:	ldr	w0, [sp, #120]
  4055cc:	cbnz	w0, 405654 <__fxstatat@plt+0x20d4>
  4055d0:	mov	x11, x24
  4055d4:	add	x24, x24, x26
  4055d8:	subs	x27, x27, x26
  4055dc:	b.ne	4054e4 <__fxstatat@plt+0x1f64>  // b.any
  4055e0:	ldr	x0, [sp, #144]
  4055e4:	sub	x23, x23, x20
  4055e8:	strb	w25, [x0]
  4055ec:	b	405428 <__fxstatat@plt+0x1ea8>
  4055f0:	mov	w25, w10
  4055f4:	b	405558 <__fxstatat@plt+0x1fd8>
  4055f8:	mov	w25, #0x0                   	// #0
  4055fc:	b	405558 <__fxstatat@plt+0x1fd8>
  405600:	mov	w0, #0x1                   	// #1
  405604:	b	405590 <__fxstatat@plt+0x2010>
  405608:	bl	4034a0 <__errno_location@plt>
  40560c:	ldr	w20, [x0]
  405610:	mov	w2, #0x5                   	// #5
  405614:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405618:	mov	x0, #0x0                   	// #0
  40561c:	add	x1, x1, #0x50e
  405620:	bl	403400 <dcgettext@plt>
  405624:	mov	x19, x0
  405628:	mov	x1, x22
  40562c:	b	405478 <__fxstatat@plt+0x1ef8>
  405630:	ldrb	w2, [sp, #132]
  405634:	mov	x1, x22
  405638:	mov	w0, w21
  40563c:	str	w9, [sp, #160]
  405640:	bl	405308 <__fxstatat@plt+0x1d88>
  405644:	ands	w6, w0, #0xff
  405648:	ldr	w9, [sp, #160]
  40564c:	b.ne	4055c8 <__fxstatat@plt+0x2048>  // b.any
  405650:	b	4054a8 <__fxstatat@plt+0x1f28>
  405654:	cmp	x26, #0x0
  405658:	mov	x11, x24
  40565c:	csel	x27, x27, xzr, ne  // ne = any
  405660:	cmp	w9, #0x0
  405664:	csel	x19, x26, xzr, ne  // ne = any
  405668:	csel	x26, x26, xzr, eq  // eq = none
  40566c:	b	4055d4 <__fxstatat@plt+0x2054>
  405670:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405674:	sub	x0, x0, x26
  405678:	cmp	x0, x3
  40567c:	b.cc	405688 <__fxstatat@plt+0x2108>  // b.lo, b.ul, b.last
  405680:	add	x19, x3, x26
  405684:	b	4055d4 <__fxstatat@plt+0x2054>
  405688:	mov	w2, #0x5                   	// #5
  40568c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405690:	mov	x0, #0x0                   	// #0
  405694:	add	x1, x1, #0x51f
  405698:	str	w6, [sp, #96]
  40569c:	bl	403400 <dcgettext@plt>
  4056a0:	ldr	x1, [sp, #136]
  4056a4:	mov	x19, x0
  4056a8:	mov	w0, #0x4                   	// #4
  4056ac:	bl	40cab0 <__fxstatat@plt+0x9530>
  4056b0:	mov	x3, x0
  4056b4:	mov	x2, x19
  4056b8:	mov	w1, #0x0                   	// #0
  4056bc:	mov	w0, #0x0                   	// #0
  4056c0:	bl	402d10 <error@plt>
  4056c4:	ldr	w6, [sp, #96]
  4056c8:	b	4054a8 <__fxstatat@plt+0x1f28>
  4056cc:	ldrb	w2, [sp, #132]
  4056d0:	mov	x3, x19
  4056d4:	mov	x1, x22
  4056d8:	mov	w0, w21
  4056dc:	ldp	x19, x20, [sp, #16]
  4056e0:	ldp	x21, x22, [sp, #32]
  4056e4:	ldp	x23, x24, [sp, #48]
  4056e8:	ldp	x25, x26, [sp, #64]
  4056ec:	ldp	x27, x28, [sp, #80]
  4056f0:	ldp	x29, x30, [sp], #176
  4056f4:	b	405308 <__fxstatat@plt+0x1d88>
  4056f8:	stp	x29, x30, [sp, #-32]!
  4056fc:	mov	x2, #0x10                  	// #16
  405700:	mov	x29, sp
  405704:	stp	x19, x20, [sp, #16]
  405708:	mov	x20, x1
  40570c:	mov	x19, x0
  405710:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405714:	add	x1, x1, #0x533
  405718:	bl	402f90 <strncmp@plt>
  40571c:	cbz	w0, 405734 <__fxstatat@plt+0x21b4>
  405720:	mov	x1, x20
  405724:	mov	x0, x19
  405728:	bl	403360 <attr_copy_check_permissions@plt>
  40572c:	cmp	w0, #0x0
  405730:	cset	w0, ne  // ne = any
  405734:	ldp	x19, x20, [sp, #16]
  405738:	ldp	x29, x30, [sp], #32
  40573c:	ret
  405740:	stp	x29, x30, [sp, #-32]!
  405744:	mov	x29, sp
  405748:	str	x19, [sp, #16]
  40574c:	bl	4034a0 <__errno_location@plt>
  405750:	mov	w19, #0x5f                  	// #95
  405754:	str	w19, [x0]
  405758:	mov	w2, #0x5                   	// #5
  40575c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405760:	mov	x0, #0x0                   	// #0
  405764:	add	x1, x1, #0x544
  405768:	bl	403400 <dcgettext@plt>
  40576c:	mov	x2, x0
  405770:	mov	w1, w19
  405774:	mov	w0, #0x1                   	// #1
  405778:	bl	402d10 <error@plt>
  40577c:	stp	x29, x30, [sp, #-48]!
  405780:	mov	x29, sp
  405784:	stp	x21, x22, [sp, #32]
  405788:	mov	x21, x0
  40578c:	ldrb	w0, [x4, #37]
  405790:	stp	x19, x20, [sp, #16]
  405794:	mov	x19, x4
  405798:	cbz	w0, 405810 <__fxstatat@plt+0x2290>
  40579c:	ldrb	w0, [x4, #35]
  4057a0:	cbz	w0, 405808 <__fxstatat@plt+0x2288>
  4057a4:	ldrb	w20, [x4, #38]
  4057a8:	mov	w22, #0x5f                  	// #95
  4057ac:	bl	4034a0 <__errno_location@plt>
  4057b0:	str	w22, [x0]
  4057b4:	cbz	w20, 4057f0 <__fxstatat@plt+0x2270>
  4057b8:	mov	w2, #0x5                   	// #5
  4057bc:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4057c0:	mov	x0, #0x0                   	// #0
  4057c4:	add	x1, x1, #0x578
  4057c8:	bl	403400 <dcgettext@plt>
  4057cc:	mov	x20, x0
  4057d0:	mov	x1, x21
  4057d4:	mov	w0, #0x4                   	// #4
  4057d8:	bl	40cab0 <__fxstatat@plt+0x9530>
  4057dc:	mov	x3, x0
  4057e0:	mov	x2, x20
  4057e4:	mov	w1, w22
  4057e8:	mov	w0, #0x0                   	// #0
  4057ec:	bl	402d10 <error@plt>
  4057f0:	ldrb	w0, [x19, #38]
  4057f4:	eor	w0, w0, #0x1
  4057f8:	ldp	x19, x20, [sp, #16]
  4057fc:	ldp	x21, x22, [sp, #32]
  405800:	ldp	x29, x30, [sp], #48
  405804:	ret
  405808:	mov	w20, #0x1                   	// #1
  40580c:	b	4057a8 <__fxstatat@plt+0x2228>
  405810:	ldrb	w0, [x4, #33]
  405814:	cbz	w0, 405834 <__fxstatat@plt+0x22b4>
  405818:	and	w20, w3, #0xff
  40581c:	cbz	w20, 4057f8 <__fxstatat@plt+0x2278>
  405820:	bl	4034a0 <__errno_location@plt>
  405824:	mov	w1, #0x5f                  	// #95
  405828:	str	w1, [x0]
  40582c:	mov	w0, w20
  405830:	b	4057f8 <__fxstatat@plt+0x2278>
  405834:	mov	w0, #0x1                   	// #1
  405838:	b	4057f8 <__fxstatat@plt+0x2278>
  40583c:	stp	x29, x30, [sp, #-48]!
  405840:	mov	x29, sp
  405844:	stp	x19, x20, [sp, #16]
  405848:	mov	x20, x0
  40584c:	ldrb	w0, [x3, #35]
  405850:	str	x21, [sp, #32]
  405854:	cbz	w0, 4058bc <__fxstatat@plt+0x233c>
  405858:	ldrb	w19, [x3, #38]
  40585c:	mov	w21, #0x5f                  	// #95
  405860:	bl	4034a0 <__errno_location@plt>
  405864:	str	w21, [x0]
  405868:	cbz	w19, 4058a8 <__fxstatat@plt+0x2328>
  40586c:	mov	w2, #0x5                   	// #5
  405870:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405874:	mov	x0, #0x0                   	// #0
  405878:	add	x1, x1, #0x59d
  40587c:	bl	403400 <dcgettext@plt>
  405880:	mov	x19, x0
  405884:	mov	x2, x20
  405888:	mov	w1, #0x4                   	// #4
  40588c:	mov	w0, #0x0                   	// #0
  405890:	bl	40ca24 <__fxstatat@plt+0x94a4>
  405894:	mov	x2, x19
  405898:	mov	x3, x0
  40589c:	mov	w1, w21
  4058a0:	mov	w0, #0x0                   	// #0
  4058a4:	bl	402d10 <error@plt>
  4058a8:	mov	w0, #0x0                   	// #0
  4058ac:	ldp	x19, x20, [sp, #16]
  4058b0:	ldr	x21, [sp, #32]
  4058b4:	ldp	x29, x30, [sp], #48
  4058b8:	ret
  4058bc:	mov	w19, #0x1                   	// #1
  4058c0:	b	40585c <__fxstatat@plt+0x22dc>
  4058c4:	stp	x29, x30, [sp, #-32]!
  4058c8:	mov	x1, #0x0                   	// #0
  4058cc:	adrp	x4, 40a000 <__fxstatat@plt+0x6a80>
  4058d0:	mov	x29, sp
  4058d4:	str	x19, [sp, #16]
  4058d8:	mov	x19, x0
  4058dc:	add	x4, x4, #0xd64
  4058e0:	adrp	x3, 40a000 <__fxstatat@plt+0x6a80>
  4058e4:	adrp	x2, 40a000 <__fxstatat@plt+0x6a80>
  4058e8:	add	x3, x3, #0xcc8
  4058ec:	add	x2, x2, #0xc80
  4058f0:	mov	x0, #0x3d                  	// #61
  4058f4:	bl	40a694 <__fxstatat@plt+0x7114>
  4058f8:	str	x0, [x19, #64]
  4058fc:	ldr	x19, [sp, #16]
  405900:	ldp	x29, x30, [sp], #32
  405904:	ret
  405908:	stp	x29, x30, [sp, #-32]!
  40590c:	mov	x1, #0x0                   	// #0
  405910:	adrp	x4, 40a000 <__fxstatat@plt+0x6a80>
  405914:	mov	x29, sp
  405918:	str	x19, [sp, #16]
  40591c:	mov	x19, x0
  405920:	add	x4, x4, #0xd64
  405924:	adrp	x3, 40a000 <__fxstatat@plt+0x6a80>
  405928:	adrp	x2, 40a000 <__fxstatat@plt+0x6a80>
  40592c:	add	x3, x3, #0xcc8
  405930:	add	x2, x2, #0xcb8
  405934:	mov	x0, #0x3d                  	// #61
  405938:	bl	40a694 <__fxstatat@plt+0x7114>
  40593c:	str	x0, [x19, #72]
  405940:	ldr	x19, [sp, #16]
  405944:	ldp	x29, x30, [sp], #32
  405948:	ret
  40594c:	stp	x29, x30, [sp, #-32]!
  405950:	mov	x29, sp
  405954:	str	x19, [sp, #16]
  405958:	mov	x19, x0
  40595c:	stp	xzr, xzr, [x0]
  405960:	stp	xzr, xzr, [x0, #16]
  405964:	stp	xzr, xzr, [x0, #32]
  405968:	stp	xzr, xzr, [x0, #48]
  40596c:	stp	xzr, xzr, [x0, #64]
  405970:	bl	402d50 <geteuid@plt>
  405974:	cmp	w0, #0x0
  405978:	cset	w0, eq  // eq = none
  40597c:	strb	w0, [x19, #26]
  405980:	strb	w0, [x19, #27]
  405984:	mov	w0, #0xffffffff            	// #-1
  405988:	str	w0, [x19, #52]
  40598c:	ldr	x19, [sp, #16]
  405990:	ldp	x29, x30, [sp], #32
  405994:	ret
  405998:	stp	x29, x30, [sp, #-32]!
  40599c:	mov	x29, sp
  4059a0:	str	x19, [sp, #16]
  4059a4:	mov	x19, x0
  4059a8:	bl	4034a0 <__errno_location@plt>
  4059ac:	ldr	w0, [x0]
  4059b0:	cmp	w0, #0x1
  4059b4:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  4059b8:	b.ne	4059d4 <__fxstatat@plt+0x2454>  // b.any
  4059bc:	ldrb	w0, [x19, #26]
  4059c0:	eor	w0, w0, #0x1
  4059c4:	and	w0, w0, #0x1
  4059c8:	ldr	x19, [sp, #16]
  4059cc:	ldp	x29, x30, [sp], #32
  4059d0:	ret
  4059d4:	mov	w0, #0x0                   	// #0
  4059d8:	b	4059c4 <__fxstatat@plt+0x2444>
  4059dc:	stp	x29, x30, [sp, #-64]!
  4059e0:	tst	w4, #0xff
  4059e4:	mov	x29, sp
  4059e8:	stp	x19, x20, [sp, #16]
  4059ec:	mov	x19, x0
  4059f0:	mov	x20, x1
  4059f4:	stp	x21, x22, [sp, #32]
  4059f8:	mov	w21, w2
  4059fc:	stp	x23, x24, [sp, #48]
  405a00:	ldp	w22, w23, [x3, #24]
  405a04:	b.ne	405abc <__fxstatat@plt+0x253c>  // b.any
  405a08:	ldr	x0, [x0, #24]
  405a0c:	and	x0, x0, #0xffffffffffffff
  405a10:	and	x0, x0, #0xffff0000000000ff
  405a14:	cbnz	x0, 405a20 <__fxstatat@plt+0x24a0>
  405a18:	ldrb	w1, [x19, #43]
  405a1c:	cbz	w1, 405abc <__fxstatat@plt+0x253c>
  405a20:	ldr	w2, [x5]
  405a24:	cbz	x0, 405ab4 <__fxstatat@plt+0x2534>
  405a28:	ldr	w0, [x3, #16]
  405a2c:	and	w2, w2, w0
  405a30:	mov	w1, w21
  405a34:	and	w2, w2, #0x1c0
  405a38:	mov	x0, x20
  405a3c:	bl	40b79c <__fxstatat@plt+0x821c>
  405a40:	cbz	w0, 405abc <__fxstatat@plt+0x253c>
  405a44:	bl	4034a0 <__errno_location@plt>
  405a48:	ldr	w21, [x0]
  405a4c:	cmp	w21, #0x1
  405a50:	ccmp	w21, #0x16, #0x4, ne  // ne = any
  405a54:	b.ne	405a60 <__fxstatat@plt+0x24e0>  // b.any
  405a58:	ldrb	w0, [x19, #27]
  405a5c:	cbz	w0, 405a98 <__fxstatat@plt+0x2518>
  405a60:	mov	w2, #0x5                   	// #5
  405a64:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405a68:	mov	x0, #0x0                   	// #0
  405a6c:	add	x1, x1, #0x5c6
  405a70:	bl	403400 <dcgettext@plt>
  405a74:	mov	x22, x0
  405a78:	mov	x1, x20
  405a7c:	mov	w0, #0x4                   	// #4
  405a80:	bl	40cab0 <__fxstatat@plt+0x9530>
  405a84:	mov	x3, x0
  405a88:	mov	x2, x22
  405a8c:	mov	w1, w21
  405a90:	mov	w0, #0x0                   	// #0
  405a94:	bl	402d10 <error@plt>
  405a98:	ldrb	w0, [x19, #36]
  405a9c:	neg	w0, w0
  405aa0:	ldp	x19, x20, [sp, #16]
  405aa4:	ldp	x21, x22, [sp, #32]
  405aa8:	ldp	x23, x24, [sp, #48]
  405aac:	ldp	x29, x30, [sp], #64
  405ab0:	ret
  405ab4:	ldr	w0, [x19, #16]
  405ab8:	b	405a2c <__fxstatat@plt+0x24ac>
  405abc:	mov	w2, w23
  405ac0:	mov	w1, w22
  405ac4:	cmn	w21, #0x1
  405ac8:	b.eq	405b58 <__fxstatat@plt+0x25d8>  // b.none
  405acc:	mov	w0, w21
  405ad0:	bl	403510 <fchown@plt>
  405ad4:	cbnz	w0, 405ae0 <__fxstatat@plt+0x2560>
  405ad8:	mov	w0, #0x1                   	// #1
  405adc:	b	405aa0 <__fxstatat@plt+0x2520>
  405ae0:	bl	4034a0 <__errno_location@plt>
  405ae4:	ldr	w24, [x0]
  405ae8:	mov	x22, x0
  405aec:	cmp	w24, #0x1
  405af0:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405af4:	b.ne	405b0c <__fxstatat@plt+0x258c>  // b.any
  405af8:	mov	w2, w23
  405afc:	mov	w0, w21
  405b00:	mov	w1, #0xffffffff            	// #-1
  405b04:	bl	403510 <fchown@plt>
  405b08:	str	w24, [x22]
  405b0c:	mov	x0, x19
  405b10:	bl	405998 <__fxstatat@plt+0x2418>
  405b14:	tst	w0, #0xff
  405b18:	b.ne	405b90 <__fxstatat@plt+0x2610>  // b.any
  405b1c:	bl	4034a0 <__errno_location@plt>
  405b20:	ldr	w22, [x0]
  405b24:	mov	w2, #0x5                   	// #5
  405b28:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405b2c:	mov	x0, #0x0                   	// #0
  405b30:	add	x1, x1, #0x5e2
  405b34:	bl	403400 <dcgettext@plt>
  405b38:	mov	x21, x0
  405b3c:	mov	x1, x20
  405b40:	mov	w0, #0x4                   	// #4
  405b44:	bl	40cab0 <__fxstatat@plt+0x9530>
  405b48:	mov	x3, x0
  405b4c:	mov	x2, x21
  405b50:	mov	w1, w22
  405b54:	b	405a90 <__fxstatat@plt+0x2510>
  405b58:	mov	x0, x20
  405b5c:	bl	403210 <lchown@plt>
  405b60:	cbz	w0, 405ad8 <__fxstatat@plt+0x2558>
  405b64:	bl	4034a0 <__errno_location@plt>
  405b68:	ldr	w24, [x0]
  405b6c:	mov	x22, x0
  405b70:	cmp	w24, #0x1
  405b74:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405b78:	b.ne	405b0c <__fxstatat@plt+0x258c>  // b.any
  405b7c:	mov	w2, w23
  405b80:	mov	w1, w21
  405b84:	mov	x0, x20
  405b88:	bl	403210 <lchown@plt>
  405b8c:	b	405b08 <__fxstatat@plt+0x2588>
  405b90:	mov	w0, #0x0                   	// #0
  405b94:	b	405aa0 <__fxstatat@plt+0x2520>
  405b98:	stp	x29, x30, [sp, #-32]!
  405b9c:	mov	x29, sp
  405ba0:	str	x19, [sp, #16]
  405ba4:	adrp	x19, 427000 <__fxstatat@plt+0x23a80>
  405ba8:	add	x19, x19, #0x4b8
  405bac:	ldr	w0, [x19, #8]
  405bb0:	cmn	w0, #0x1
  405bb4:	b.ne	405bc8 <__fxstatat@plt+0x2648>  // b.any
  405bb8:	mov	w0, #0x0                   	// #0
  405bbc:	bl	403470 <umask@plt>
  405bc0:	str	w0, [x19, #8]
  405bc4:	bl	403470 <umask@plt>
  405bc8:	ldr	w0, [x19, #8]
  405bcc:	ldr	x19, [sp, #16]
  405bd0:	ldp	x29, x30, [sp], #32
  405bd4:	ret
  405bd8:	sub	sp, sp, #0x350
  405bdc:	stp	x29, x30, [sp, #32]
  405be0:	add	x29, sp, #0x20
  405be4:	stp	x27, x28, [sp, #112]
  405be8:	mov	x28, x0
  405bec:	and	w0, w6, #0xff
  405bf0:	str	w0, [x29, #216]
  405bf4:	and	w27, w2, #0xff
  405bf8:	ldr	x0, [x29, #816]
  405bfc:	stp	x19, x20, [sp, #48]
  405c00:	mov	x19, x1
  405c04:	stp	x21, x22, [sp, #64]
  405c08:	stp	x23, x24, [sp, #80]
  405c0c:	mov	x23, x7
  405c10:	ldr	w24, [x5, #52]
  405c14:	stp	x25, x26, [sp, #96]
  405c18:	mov	x25, x5
  405c1c:	strb	wzr, [x0]
  405c20:	str	x4, [x29, #176]
  405c24:	ldrb	w0, [x5, #24]
  405c28:	str	x3, [x29, #192]
  405c2c:	ldr	x21, [x29, #824]
  405c30:	cbz	w0, 405c70 <__fxstatat@plt+0x26f0>
  405c34:	tbz	w24, #31, 405c60 <__fxstatat@plt+0x26e0>
  405c38:	mov	x3, x1
  405c3c:	mov	w2, #0xffffff9c            	// #-100
  405c40:	mov	x1, x28
  405c44:	mov	w0, w2
  405c48:	mov	w4, #0x1                   	// #1
  405c4c:	bl	40cc98 <__fxstatat@plt+0x9718>
  405c50:	mov	w24, w0
  405c54:	cbz	w0, 405c60 <__fxstatat@plt+0x26e0>
  405c58:	bl	4034a0 <__errno_location@plt>
  405c5c:	ldr	w24, [x0]
  405c60:	cmp	w24, #0x0
  405c64:	cset	w27, eq  // eq = none
  405c68:	cbz	x21, 405c70 <__fxstatat@plt+0x26f0>
  405c6c:	strb	w27, [x21]
  405c70:	cbnz	w24, 405ce0 <__fxstatat@plt+0x2760>
  405c74:	ldrb	w0, [x25, #49]
  405c78:	cbnz	w0, 405d9c <__fxstatat@plt+0x281c>
  405c7c:	mov	x20, x19
  405c80:	ldr	w0, [x25, #4]
  405c84:	add	x1, x29, #0x130
  405c88:	cmp	w0, #0x2
  405c8c:	mov	x0, x20
  405c90:	b.ne	405cfc <__fxstatat@plt+0x277c>  // b.any
  405c94:	bl	410e50 <__fxstatat@plt+0xd8d0>
  405c98:	cmp	w0, #0x0
  405c9c:	cset	w0, ne  // ne = any
  405ca0:	cbz	w0, 405d04 <__fxstatat@plt+0x2784>
  405ca4:	bl	4034a0 <__errno_location@plt>
  405ca8:	ldr	w21, [x0]
  405cac:	mov	w2, #0x5                   	// #5
  405cb0:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  405cb4:	mov	x0, #0x0                   	// #0
  405cb8:	add	x1, x1, #0xf68
  405cbc:	bl	403400 <dcgettext@plt>
  405cc0:	mov	x19, x0
  405cc4:	mov	x1, x20
  405cc8:	mov	w0, #0x4                   	// #4
  405ccc:	bl	40cab0 <__fxstatat@plt+0x9530>
  405cd0:	mov	x3, x0
  405cd4:	mov	x2, x19
  405cd8:	mov	w1, w21
  405cdc:	b	405d5c <__fxstatat@plt+0x27dc>
  405ce0:	cmp	w24, #0x11
  405ce4:	b.ne	405cf4 <__fxstatat@plt+0x2774>  // b.any
  405ce8:	ldr	w0, [x25, #8]
  405cec:	cmp	w0, #0x2
  405cf0:	b.eq	405d9c <__fxstatat@plt+0x281c>  // b.none
  405cf4:	mov	x20, x28
  405cf8:	b	405c80 <__fxstatat@plt+0x2700>
  405cfc:	bl	410e30 <__fxstatat@plt+0xd8b0>
  405d00:	b	405c98 <__fxstatat@plt+0x2718>
  405d04:	ldr	w0, [x29, #320]
  405d08:	str	w0, [x29, #220]
  405d0c:	mov	w0, w0
  405d10:	and	w0, w0, #0xf000
  405d14:	cmp	w0, #0x4, lsl #12
  405d18:	b.ne	405d9c <__fxstatat@plt+0x281c>  // b.any
  405d1c:	ldrb	w0, [x25, #42]
  405d20:	cbnz	w0, 405d9c <__fxstatat@plt+0x281c>
  405d24:	ldrb	w0, [x25, #25]
  405d28:	mov	w2, #0x5                   	// #5
  405d2c:	cbnz	w0, 405d90 <__fxstatat@plt+0x2810>
  405d30:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405d34:	add	x1, x1, #0x606
  405d38:	mov	x0, #0x0                   	// #0
  405d3c:	bl	403400 <dcgettext@plt>
  405d40:	mov	x1, x28
  405d44:	mov	x19, x0
  405d48:	mov	w0, #0x4                   	// #4
  405d4c:	bl	40cab0 <__fxstatat@plt+0x9530>
  405d50:	mov	x2, x19
  405d54:	mov	x3, x0
  405d58:	mov	w1, #0x0                   	// #0
  405d5c:	mov	w0, #0x0                   	// #0
  405d60:	bl	402d10 <error@plt>
  405d64:	mov	w27, #0x0                   	// #0
  405d68:	sub	sp, x29, #0x20
  405d6c:	mov	w0, w27
  405d70:	ldp	x29, x30, [sp, #32]
  405d74:	ldp	x19, x20, [sp, #48]
  405d78:	ldp	x21, x22, [sp, #64]
  405d7c:	ldp	x23, x24, [sp, #80]
  405d80:	ldp	x25, x26, [sp, #96]
  405d84:	ldp	x27, x28, [sp, #112]
  405d88:	add	sp, sp, #0x350
  405d8c:	ret
  405d90:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405d94:	add	x1, x1, #0x618
  405d98:	b	405d38 <__fxstatat@plt+0x27b8>
  405d9c:	ldr	w0, [x29, #216]
  405da0:	cbz	w0, 405e28 <__fxstatat@plt+0x28a8>
  405da4:	ldr	x0, [x25, #72]
  405da8:	cbz	x0, 405e28 <__fxstatat@plt+0x28a8>
  405dac:	ldr	w1, [x29, #220]
  405db0:	and	w1, w1, #0xf000
  405db4:	cmp	w1, #0x4, lsl #12
  405db8:	b.eq	405e18 <__fxstatat@plt+0x2898>  // b.none
  405dbc:	ldr	w1, [x25]
  405dc0:	cbnz	w1, 405e18 <__fxstatat@plt+0x2898>
  405dc4:	add	x2, x29, #0x130
  405dc8:	mov	x1, x28
  405dcc:	bl	409bd0 <__fxstatat@plt+0x6650>
  405dd0:	ands	w20, w0, #0xff
  405dd4:	b.eq	405e18 <__fxstatat@plt+0x2898>  // b.none
  405dd8:	mov	w2, #0x5                   	// #5
  405ddc:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  405de0:	mov	x0, #0x0                   	// #0
  405de4:	add	x1, x1, #0x62e
  405de8:	bl	403400 <dcgettext@plt>
  405dec:	mov	x19, x0
  405df0:	mov	x1, x28
  405df4:	mov	w0, #0x4                   	// #4
  405df8:	bl	40cab0 <__fxstatat@plt+0x9530>
  405dfc:	mov	w27, w20
  405e00:	mov	x3, x0
  405e04:	mov	x2, x19
  405e08:	mov	w1, #0x0                   	// #0
  405e0c:	mov	w0, #0x0                   	// #0
  405e10:	bl	402d10 <error@plt>
  405e14:	b	405d68 <__fxstatat@plt+0x27e8>
  405e18:	ldr	x0, [x25, #72]
  405e1c:	add	x2, x29, #0x130
  405e20:	mov	x1, x28
  405e24:	bl	409b44 <__fxstatat@plt+0x65c4>
  405e28:	ldr	w0, [x25, #4]
  405e2c:	cmp	w0, #0x4
  405e30:	b.eq	405f18 <__fxstatat@plt+0x2998>  // b.none
  405e34:	cmp	w0, #0x3
  405e38:	ldr	w0, [x29, #216]
  405e3c:	csel	w22, w0, wzr, eq  // eq = none
  405e40:	and	w22, w22, #0x1
  405e44:	cbnz	w27, 40698c <__fxstatat@plt+0x340c>
  405e48:	cmp	w24, #0x11
  405e4c:	b.ne	405e5c <__fxstatat@plt+0x28dc>  // b.any
  405e50:	ldr	w0, [x25, #8]
  405e54:	cmp	w0, #0x2
  405e58:	b.eq	405ffc <__fxstatat@plt+0x2a7c>  // b.none
  405e5c:	ldr	w0, [x29, #220]
  405e60:	and	w0, w0, #0xf000
  405e64:	cmp	w0, #0x8, lsl #12
  405e68:	b.eq	405e84 <__fxstatat@plt+0x2904>  // b.none
  405e6c:	ldrb	w1, [x25, #20]
  405e70:	cbz	w1, 405f20 <__fxstatat@plt+0x29a0>
  405e74:	cmp	w0, #0x4, lsl #12
  405e78:	b.eq	405f20 <__fxstatat@plt+0x29a0>  // b.none
  405e7c:	cmp	w0, #0xa, lsl #12
  405e80:	b.eq	405f20 <__fxstatat@plt+0x29a0>  // b.none
  405e84:	ldrb	w0, [x25, #24]
  405e88:	cbnz	w0, 405f20 <__fxstatat@plt+0x29a0>
  405e8c:	ldrb	w0, [x25, #44]
  405e90:	cbnz	w0, 405f20 <__fxstatat@plt+0x29a0>
  405e94:	ldrb	w0, [x25, #23]
  405e98:	cbnz	w0, 405f20 <__fxstatat@plt+0x29a0>
  405e9c:	ldr	w0, [x25]
  405ea0:	cbnz	w0, 405f20 <__fxstatat@plt+0x29a0>
  405ea4:	ldrb	w20, [x25, #21]
  405ea8:	cbnz	w20, 405f20 <__fxstatat@plt+0x29a0>
  405eac:	mov	w3, #0x0                   	// #0
  405eb0:	add	x2, x29, #0x1b0
  405eb4:	mov	x1, x19
  405eb8:	mov	w0, #0xffffff9c            	// #-100
  405ebc:	bl	410e60 <__fxstatat@plt+0xd8e0>
  405ec0:	cbz	w0, 406008 <__fxstatat@plt+0x2a88>
  405ec4:	bl	4034a0 <__errno_location@plt>
  405ec8:	ldr	w20, [x0]
  405ecc:	cmp	w20, #0x28
  405ed0:	b.ne	405f2c <__fxstatat@plt+0x29ac>  // b.any
  405ed4:	ldrb	w0, [x25, #22]
  405ed8:	cbnz	w0, 405f40 <__fxstatat@plt+0x29c0>
  405edc:	mov	w2, #0x5                   	// #5
  405ee0:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  405ee4:	mov	x0, #0x0                   	// #0
  405ee8:	add	x1, x1, #0xf68
  405eec:	bl	403400 <dcgettext@plt>
  405ef0:	mov	x21, x0
  405ef4:	mov	x1, x19
  405ef8:	mov	w0, #0x4                   	// #4
  405efc:	bl	40cab0 <__fxstatat@plt+0x9530>
  405f00:	mov	x3, x0
  405f04:	mov	x2, x21
  405f08:	mov	w1, w20
  405f0c:	mov	w0, #0x0                   	// #0
  405f10:	bl	402d10 <error@plt>
  405f14:	b	405d68 <__fxstatat@plt+0x27e8>
  405f18:	mov	w22, #0x1                   	// #1
  405f1c:	b	405e40 <__fxstatat@plt+0x28c0>
  405f20:	mov	w20, #0x1                   	// #1
  405f24:	mov	w3, #0x100                 	// #256
  405f28:	b	405eb0 <__fxstatat@plt+0x2930>
  405f2c:	cmp	w20, #0x2
  405f30:	b.ne	405edc <__fxstatat@plt+0x295c>  // b.any
  405f34:	mov	w0, #0x1                   	// #1
  405f38:	str	w0, [x29, #232]
  405f3c:	b	405f44 <__fxstatat@plt+0x29c4>
  405f40:	str	wzr, [x29, #232]
  405f44:	cmp	w24, #0x11
  405f48:	mov	w20, #0x0                   	// #0
  405f4c:	b.ne	406994 <__fxstatat@plt+0x3414>  // b.any
  405f50:	ldr	w0, [x25, #8]
  405f54:	cmp	w0, #0x2
  405f58:	b.eq	405f88 <__fxstatat@plt+0x2a08>  // b.none
  405f5c:	ldr	x1, [x29, #312]
  405f60:	ldr	x0, [x29, #440]
  405f64:	cmp	x1, x0
  405f68:	b.ne	406010 <__fxstatat@plt+0x2a90>  // b.any
  405f6c:	ldr	x1, [x29, #304]
  405f70:	ldr	x0, [x29, #432]
  405f74:	cmp	x1, x0
  405f78:	b.ne	406010 <__fxstatat@plt+0x2a90>  // b.any
  405f7c:	ldrb	w0, [x25, #23]
  405f80:	cbz	w0, 40607c <__fxstatat@plt+0x2afc>
  405f84:	mov	w27, #0x1                   	// #1
  405f88:	ldrb	w0, [x25, #45]
  405f8c:	cbz	w0, 4063f4 <__fxstatat@plt+0x2e74>
  405f90:	ldr	w0, [x29, #220]
  405f94:	and	w0, w0, #0xf000
  405f98:	cmp	w0, #0x4, lsl #12
  405f9c:	b.eq	4063f4 <__fxstatat@plt+0x2e74>  // b.none
  405fa0:	ldrb	w0, [x25, #31]
  405fa4:	cbz	w0, 40635c <__fxstatat@plt+0x2ddc>
  405fa8:	ldrb	w0, [x25, #24]
  405fac:	cbz	w0, 406364 <__fxstatat@plt+0x2de4>
  405fb0:	ldr	x0, [x29, #304]
  405fb4:	ldr	x1, [x29, #432]
  405fb8:	cmp	x1, x0
  405fbc:	cset	w3, ne  // ne = any
  405fc0:	add	x2, x29, #0x130
  405fc4:	add	x1, x29, #0x1b0
  405fc8:	mov	x0, x19
  405fcc:	bl	40df20 <__fxstatat@plt+0xa9a0>
  405fd0:	tbnz	w0, #31, 4063f4 <__fxstatat@plt+0x2e74>
  405fd4:	cbz	x21, 405fe0 <__fxstatat@plt+0x2a60>
  405fd8:	mov	w0, #0x1                   	// #1
  405fdc:	strb	w0, [x21]
  405fe0:	ldp	x2, x1, [x29, #304]
  405fe4:	mov	x0, x19
  405fe8:	bl	40892c <__fxstatat@plt+0x53ac>
  405fec:	str	x0, [x29, #208]
  405ff0:	cbnz	x0, 40636c <__fxstatat@plt+0x2dec>
  405ff4:	mov	w27, #0x1                   	// #1
  405ff8:	b	405d68 <__fxstatat@plt+0x27e8>
  405ffc:	mov	w20, #0x0                   	// #0
  406000:	str	wzr, [x29, #232]
  406004:	b	405f50 <__fxstatat@plt+0x29d0>
  406008:	str	wzr, [x29, #232]
  40600c:	b	405f50 <__fxstatat@plt+0x29d0>
  406010:	mov	w0, #0x0                   	// #0
  406014:	mov	w24, #0x0                   	// #0
  406018:	ldr	w1, [x25, #4]
  40601c:	cmp	w1, #0x2
  406020:	b.ne	406088 <__fxstatat@plt+0x2b08>  // b.any
  406024:	ldr	w1, [x29, #320]
  406028:	and	w1, w1, #0xf000
  40602c:	cmp	w1, #0xa, lsl #12
  406030:	b.ne	406104 <__fxstatat@plt+0x2b84>  // b.any
  406034:	ldr	w1, [x29, #448]
  406038:	and	w1, w1, #0xf000
  40603c:	cmp	w1, #0xa, lsl #12
  406040:	b.ne	406104 <__fxstatat@plt+0x2b84>  // b.any
  406044:	mov	x1, x19
  406048:	mov	x0, x28
  40604c:	bl	40d098 <__fxstatat@plt+0x9b18>
  406050:	tst	w0, #0xff
  406054:	b.ne	40614c <__fxstatat@plt+0x2bcc>  // b.any
  406058:	ldr	w0, [x25]
  40605c:	cbnz	w0, 405f88 <__fxstatat@plt+0x2a08>
  406060:	cbz	w24, 405f88 <__fxstatat@plt+0x2a08>
  406064:	ldrb	w24, [x25, #24]
  406068:	mov	w0, #0x1                   	// #1
  40606c:	eor	w24, w24, #0x1
  406070:	cbz	w24, 40614c <__fxstatat@plt+0x2bcc>
  406074:	mov	w27, w0
  406078:	b	405f88 <__fxstatat@plt+0x2a08>
  40607c:	mov	w0, #0x1                   	// #1
  406080:	mov	w24, w0
  406084:	b	406018 <__fxstatat@plt+0x2a98>
  406088:	cbz	w24, 405f88 <__fxstatat@plt+0x2a08>
  40608c:	add	x1, x29, #0x230
  406090:	mov	x0, x19
  406094:	bl	410e50 <__fxstatat@plt+0xd8d0>
  406098:	cbnz	w0, 405f88 <__fxstatat@plt+0x2a08>
  40609c:	add	x1, x29, #0x2b0
  4060a0:	mov	x0, x28
  4060a4:	bl	410e50 <__fxstatat@plt+0xd8d0>
  4060a8:	cbnz	w0, 405f88 <__fxstatat@plt+0x2a08>
  4060ac:	ldr	x1, [x29, #568]
  4060b0:	ldr	x2, [x29, #696]
  4060b4:	cmp	x2, x1
  4060b8:	b.ne	4060cc <__fxstatat@plt+0x2b4c>  // b.any
  4060bc:	ldr	x0, [x29, #560]
  4060c0:	ldr	x1, [x29, #688]
  4060c4:	cmp	x1, x0
  4060c8:	cset	w0, eq  // eq = none
  4060cc:	ldr	w1, [x29, #704]
  4060d0:	and	w0, w0, #0x1
  4060d4:	and	w1, w1, #0xf000
  4060d8:	cmp	w1, #0xa, lsl #12
  4060dc:	b.ne	4060f8 <__fxstatat@plt+0x2b78>  // b.any
  4060e0:	ldr	w1, [x29, #576]
  4060e4:	and	w1, w1, #0xf000
  4060e8:	cmp	w1, #0xa, lsl #12
  4060ec:	b.ne	4060f8 <__fxstatat@plt+0x2b78>  // b.any
  4060f0:	ldrb	w1, [x25, #21]
  4060f4:	cbnz	w1, 405f88 <__fxstatat@plt+0x2a08>
  4060f8:	add	x24, x29, #0x230
  4060fc:	add	x26, x29, #0x2b0
  406100:	b	40610c <__fxstatat@plt+0x2b8c>
  406104:	add	x24, x29, #0x1b0
  406108:	add	x26, x29, #0x130
  40610c:	ldr	w1, [x25]
  406110:	cbz	w1, 4061a8 <__fxstatat@plt+0x2c28>
  406114:	cbnz	w0, 40618c <__fxstatat@plt+0x2c0c>
  406118:	ldrb	w0, [x25, #24]
  40611c:	cbnz	w0, 405f88 <__fxstatat@plt+0x2a08>
  406120:	ldr	w0, [x25, #4]
  406124:	cmp	w0, #0x2
  406128:	b.eq	405f88 <__fxstatat@plt+0x2a08>  // b.none
  40612c:	ldr	w0, [x26, #16]
  406130:	and	w0, w0, #0xf000
  406134:	cmp	w0, #0xa, lsl #12
  406138:	b.ne	405f88 <__fxstatat@plt+0x2a08>  // b.any
  40613c:	ldr	w0, [x24, #16]
  406140:	and	w0, w0, #0xf000
  406144:	cmp	w0, #0xa, lsl #12
  406148:	b.eq	405f88 <__fxstatat@plt+0x2a08>  // b.none
  40614c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406150:	add	x1, x1, #0x65f
  406154:	mov	w2, #0x5                   	// #5
  406158:	mov	x0, #0x0                   	// #0
  40615c:	bl	403400 <dcgettext@plt>
  406160:	mov	x2, x28
  406164:	mov	x20, x0
  406168:	mov	w1, #0x4                   	// #4
  40616c:	mov	w0, #0x0                   	// #0
  406170:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406174:	mov	x21, x0
  406178:	mov	x2, x19
  40617c:	mov	w1, #0x4                   	// #4
  406180:	mov	w0, #0x1                   	// #1
  406184:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406188:	b	40662c <__fxstatat@plt+0x30ac>
  40618c:	mov	x1, x19
  406190:	mov	x0, x28
  406194:	bl	40d098 <__fxstatat@plt+0x9b18>
  406198:	and	w24, w0, #0xff
  40619c:	eor	w24, w24, #0x1
  4061a0:	mov	w0, #0x0                   	// #0
  4061a4:	b	406070 <__fxstatat@plt+0x2af0>
  4061a8:	ldrb	w1, [x25, #24]
  4061ac:	cbnz	w1, 4061b8 <__fxstatat@plt+0x2c38>
  4061b0:	ldrb	w1, [x25, #21]
  4061b4:	cbz	w1, 4061f8 <__fxstatat@plt+0x2c78>
  4061b8:	ldr	w1, [x24, #16]
  4061bc:	and	w1, w1, #0xf000
  4061c0:	cmp	w1, #0xa, lsl #12
  4061c4:	b.eq	405f88 <__fxstatat@plt+0x2a08>  // b.none
  4061c8:	cbz	w0, 4061f8 <__fxstatat@plt+0x2c78>
  4061cc:	ldr	w0, [x24, #20]
  4061d0:	cmp	w0, #0x1
  4061d4:	b.ls	4061f8 <__fxstatat@plt+0x2c78>  // b.plast
  4061d8:	mov	x1, x19
  4061dc:	mov	x0, x28
  4061e0:	bl	40d098 <__fxstatat@plt+0x9b18>
  4061e4:	ands	w0, w0, #0xff
  4061e8:	b.ne	4061f8 <__fxstatat@plt+0x2c78>  // b.any
  4061ec:	ldrb	w24, [x25, #24]
  4061f0:	eor	w24, w24, #0x1
  4061f4:	b	406070 <__fxstatat@plt+0x2af0>
  4061f8:	ldr	w0, [x26, #16]
  4061fc:	and	w0, w0, #0xf000
  406200:	cmp	w0, #0xa, lsl #12
  406204:	b.eq	406240 <__fxstatat@plt+0x2cc0>  // b.none
  406208:	ldr	w0, [x24, #16]
  40620c:	and	w0, w0, #0xf000
  406210:	cmp	w0, #0xa, lsl #12
  406214:	b.eq	406240 <__fxstatat@plt+0x2cc0>  // b.none
  406218:	ldr	x0, [x24, #8]
  40621c:	ldr	x1, [x26, #8]
  406220:	cmp	x1, x0
  406224:	b.ne	405f88 <__fxstatat@plt+0x2a08>  // b.any
  406228:	ldr	x0, [x24]
  40622c:	ldr	x1, [x26]
  406230:	cmp	x1, x0
  406234:	b.ne	405f88 <__fxstatat@plt+0x2a08>  // b.any
  406238:	ldrb	w0, [x25, #23]
  40623c:	cbnz	w0, 405f84 <__fxstatat@plt+0x2a04>
  406240:	ldrb	w0, [x25, #24]
  406244:	cbz	w0, 406294 <__fxstatat@plt+0x2d14>
  406248:	ldr	w0, [x29, #320]
  40624c:	and	w0, w0, #0xf000
  406250:	cmp	w0, #0xa, lsl #12
  406254:	b.ne	406294 <__fxstatat@plt+0x2d14>  // b.any
  406258:	ldr	w0, [x24, #20]
  40625c:	cmp	w0, #0x1
  406260:	b.ls	406294 <__fxstatat@plt+0x2d14>  // b.plast
  406264:	mov	x0, x28
  406268:	bl	403170 <canonicalize_file_name@plt>
  40626c:	cbz	x0, 406294 <__fxstatat@plt+0x2d14>
  406270:	mov	x1, x19
  406274:	str	x0, [x29, #224]
  406278:	bl	40d098 <__fxstatat@plt+0x9b18>
  40627c:	and	w24, w0, #0xff
  406280:	ldr	x2, [x29, #224]
  406284:	eor	w24, w24, #0x1
  406288:	mov	x0, x2
  40628c:	bl	403260 <free@plt>
  406290:	b	4061a0 <__fxstatat@plt+0x2c20>
  406294:	ldrb	w0, [x25, #44]
  406298:	cbz	w0, 4062ac <__fxstatat@plt+0x2d2c>
  40629c:	ldr	w0, [x24, #16]
  4062a0:	and	w0, w0, #0xf000
  4062a4:	cmp	w0, #0xa, lsl #12
  4062a8:	b.eq	405f88 <__fxstatat@plt+0x2a08>  // b.none
  4062ac:	ldr	w0, [x25, #4]
  4062b0:	cmp	w0, #0x2
  4062b4:	b.ne	40614c <__fxstatat@plt+0x2bcc>  // b.any
  4062b8:	ldr	w0, [x26, #16]
  4062bc:	and	w0, w0, #0xf000
  4062c0:	cmp	w0, #0xa, lsl #12
  4062c4:	b.eq	406334 <__fxstatat@plt+0x2db4>  // b.none
  4062c8:	mov	x1, x26
  4062cc:	add	x0, x29, #0x2b0
  4062d0:	mov	x2, #0x80                  	// #128
  4062d4:	bl	402c90 <memcpy@plt>
  4062d8:	ldr	w0, [x24, #16]
  4062dc:	and	w0, w0, #0xf000
  4062e0:	cmp	w0, #0xa, lsl #12
  4062e4:	b.eq	406348 <__fxstatat@plt+0x2dc8>  // b.none
  4062e8:	mov	x1, x24
  4062ec:	add	x0, x29, #0x230
  4062f0:	mov	x2, #0x80                  	// #128
  4062f4:	bl	402c90 <memcpy@plt>
  4062f8:	ldr	x0, [x29, #568]
  4062fc:	ldr	x1, [x29, #696]
  406300:	cmp	x1, x0
  406304:	b.ne	405f88 <__fxstatat@plt+0x2a08>  // b.any
  406308:	ldr	x0, [x29, #560]
  40630c:	ldr	x1, [x29, #688]
  406310:	cmp	x1, x0
  406314:	b.ne	405f88 <__fxstatat@plt+0x2a08>  // b.any
  406318:	ldrb	w0, [x25, #23]
  40631c:	cbz	w0, 40614c <__fxstatat@plt+0x2bcc>
  406320:	ldr	w0, [x24, #16]
  406324:	and	w0, w0, #0xf000
  406328:	cmp	w0, #0xa, lsl #12
  40632c:	cset	w27, ne  // ne = any
  406330:	b	405f88 <__fxstatat@plt+0x2a08>
  406334:	add	x1, x29, #0x2b0
  406338:	mov	x0, x28
  40633c:	bl	410e30 <__fxstatat@plt+0xd8b0>
  406340:	cbz	w0, 4062d8 <__fxstatat@plt+0x2d58>
  406344:	b	405f88 <__fxstatat@plt+0x2a08>
  406348:	add	x1, x29, #0x230
  40634c:	mov	x0, x19
  406350:	bl	410e30 <__fxstatat@plt+0xd8b0>
  406354:	cbz	w0, 4062f8 <__fxstatat@plt+0x2d78>
  406358:	b	405f88 <__fxstatat@plt+0x2a08>
  40635c:	mov	w3, #0x0                   	// #0
  406360:	b	405fc0 <__fxstatat@plt+0x2a40>
  406364:	mov	w3, #0x1                   	// #1
  406368:	b	405fc0 <__fxstatat@plt+0x2a40>
  40636c:	ldrb	w3, [x25, #46]
  406370:	mov	w4, w22
  406374:	mov	x1, x19
  406378:	mov	w2, #0x1                   	// #1
  40637c:	bl	4050e8 <__fxstatat@plt+0x1b68>
  406380:	tst	w0, #0xff
  406384:	b.ne	405ff4 <__fxstatat@plt+0x2a74>  // b.any
  406388:	str	xzr, [x29, #224]
  40638c:	ldrb	w27, [x25, #37]
  406390:	cbnz	w27, 4081bc <__fxstatat@plt+0x4c3c>
  406394:	ldr	x0, [x29, #208]
  406398:	cbnz	x0, 4063a4 <__fxstatat@plt+0x2e24>
  40639c:	ldp	x1, x0, [x29, #304]
  4063a0:	bl	4088d0 <__fxstatat@plt+0x5350>
  4063a4:	ldr	x0, [x29, #224]
  4063a8:	cbz	x0, 405d64 <__fxstatat@plt+0x27e4>
  4063ac:	mov	x1, x19
  4063b0:	bl	403310 <rename@plt>
  4063b4:	cbz	w0, 408478 <__fxstatat@plt+0x4ef8>
  4063b8:	bl	4034a0 <__errno_location@plt>
  4063bc:	ldr	w21, [x0]
  4063c0:	mov	w2, #0x5                   	// #5
  4063c4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4063c8:	mov	x0, #0x0                   	// #0
  4063cc:	add	x1, x1, #0xb99
  4063d0:	bl	403400 <dcgettext@plt>
  4063d4:	mov	x20, x0
  4063d8:	mov	x1, x19
  4063dc:	mov	w0, #0x4                   	// #4
  4063e0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4063e4:	mov	x3, x0
  4063e8:	mov	x2, x20
  4063ec:	mov	w1, w21
  4063f0:	b	405f0c <__fxstatat@plt+0x298c>
  4063f4:	ldrb	w0, [x25, #24]
  4063f8:	cbz	w0, 4064ec <__fxstatat@plt+0x2f6c>
  4063fc:	ldr	w0, [x25, #8]
  406400:	cmp	w0, #0x2
  406404:	b.eq	406428 <__fxstatat@plt+0x2ea8>  // b.none
  406408:	cmp	w0, #0x3
  40640c:	b.ne	406438 <__fxstatat@plt+0x2eb8>  // b.any
  406410:	add	x2, x29, #0x1c0
  406414:	mov	x1, x19
  406418:	mov	x0, x25
  40641c:	bl	4051ec <__fxstatat@plt+0x1c6c>
  406420:	tst	w0, #0xff
  406424:	b.ne	406440 <__fxstatat@plt+0x2ec0>  // b.any
  406428:	cbz	x21, 405ff4 <__fxstatat@plt+0x2a74>
  40642c:	mov	w0, #0x1                   	// #1
  406430:	strb	w0, [x21]
  406434:	b	405ff4 <__fxstatat@plt+0x2a74>
  406438:	cmp	w0, #0x4
  40643c:	b.eq	4064cc <__fxstatat@plt+0x2f4c>  // b.none
  406440:	cbnz	w27, 405ff4 <__fxstatat@plt+0x2a74>
  406444:	ldr	w0, [x29, #220]
  406448:	and	w24, w0, #0xf000
  40644c:	ldr	w0, [x29, #448]
  406450:	and	w0, w0, #0xf000
  406454:	cmp	w0, #0x4, lsl #12
  406458:	b.eq	406568 <__fxstatat@plt+0x2fe8>  // b.none
  40645c:	cmp	w24, #0x4, lsl #12
  406460:	b.ne	40652c <__fxstatat@plt+0x2fac>  // b.any
  406464:	ldrb	w0, [x25, #24]
  406468:	cbz	w0, 406474 <__fxstatat@plt+0x2ef4>
  40646c:	ldr	w0, [x25]
  406470:	cbnz	w0, 40652c <__fxstatat@plt+0x2fac>
  406474:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406478:	add	x1, x1, #0x67b
  40647c:	mov	w2, #0x5                   	// #5
  406480:	mov	x0, #0x0                   	// #0
  406484:	bl	403400 <dcgettext@plt>
  406488:	mov	x2, x19
  40648c:	mov	w1, #0x4                   	// #4
  406490:	mov	x20, x0
  406494:	mov	w0, #0x0                   	// #0
  406498:	bl	40ca24 <__fxstatat@plt+0x94a4>
  40649c:	mov	x19, x0
  4064a0:	mov	x2, x28
  4064a4:	mov	w1, #0x4                   	// #4
  4064a8:	mov	w0, #0x1                   	// #1
  4064ac:	bl	40ca24 <__fxstatat@plt+0x94a4>
  4064b0:	mov	x3, x19
  4064b4:	mov	x4, x0
  4064b8:	mov	x2, x20
  4064bc:	mov	w1, #0x0                   	// #0
  4064c0:	mov	w0, #0x0                   	// #0
  4064c4:	bl	402d10 <error@plt>
  4064c8:	b	405d68 <__fxstatat@plt+0x27e8>
  4064cc:	ldrb	w0, [x25, #47]
  4064d0:	cbz	w0, 406440 <__fxstatat@plt+0x2ec0>
  4064d4:	ldr	w1, [x29, #448]
  4064d8:	mov	x0, x19
  4064dc:	bl	404cc8 <__fxstatat@plt+0x1748>
  4064e0:	tst	w0, #0xff
  4064e4:	b.ne	406440 <__fxstatat@plt+0x2ec0>  // b.any
  4064e8:	b	406410 <__fxstatat@plt+0x2e90>
  4064ec:	ldr	w0, [x29, #220]
  4064f0:	and	w0, w0, #0xf000
  4064f4:	cmp	w0, #0x4, lsl #12
  4064f8:	b.eq	406440 <__fxstatat@plt+0x2ec0>  // b.none
  4064fc:	ldr	w0, [x25, #8]
  406500:	cmp	w0, #0x2
  406504:	b.eq	405ff4 <__fxstatat@plt+0x2a74>  // b.none
  406508:	cmp	w0, #0x3
  40650c:	b.ne	406440 <__fxstatat@plt+0x2ec0>  // b.any
  406510:	add	x2, x29, #0x1c0
  406514:	mov	x1, x19
  406518:	mov	x0, x25
  40651c:	bl	4051ec <__fxstatat@plt+0x1c6c>
  406520:	tst	w0, #0xff
  406524:	b.ne	406440 <__fxstatat@plt+0x2ec0>  // b.any
  406528:	b	405ff4 <__fxstatat@plt+0x2a74>
  40652c:	ldr	w0, [x29, #216]
  406530:	cbz	w0, 406568 <__fxstatat@plt+0x2fe8>
  406534:	ldr	w0, [x25]
  406538:	cmp	w0, #0x3
  40653c:	b.eq	406568 <__fxstatat@plt+0x2fe8>  // b.none
  406540:	ldr	x0, [x25, #64]
  406544:	add	x2, x29, #0x1b0
  406548:	mov	x1, x19
  40654c:	bl	409bd0 <__fxstatat@plt+0x6650>
  406550:	tst	w0, #0xff
  406554:	b.eq	406568 <__fxstatat@plt+0x2fe8>  // b.none
  406558:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40655c:	mov	w2, #0x5                   	// #5
  406560:	add	x1, x1, #0x6af
  406564:	b	406480 <__fxstatat@plt+0x2f00>
  406568:	ldrb	w1, [x25, #24]
  40656c:	cmp	w24, #0x4, lsl #12
  406570:	b.eq	4065c4 <__fxstatat@plt+0x3044>  // b.none
  406574:	ldr	w0, [x29, #448]
  406578:	and	w0, w0, #0xf000
  40657c:	cmp	w0, #0x4, lsl #12
  406580:	b.ne	4065c4 <__fxstatat@plt+0x3044>  // b.any
  406584:	cbz	w1, 406590 <__fxstatat@plt+0x3010>
  406588:	ldr	w0, [x25]
  40658c:	cbnz	w0, 4065c4 <__fxstatat@plt+0x3044>
  406590:	mov	w2, #0x5                   	// #5
  406594:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406598:	mov	x0, #0x0                   	// #0
  40659c:	add	x1, x1, #0x6da
  4065a0:	bl	403400 <dcgettext@plt>
  4065a4:	mov	x20, x0
  4065a8:	mov	x1, x19
  4065ac:	mov	w0, #0x4                   	// #4
  4065b0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4065b4:	mov	x3, x0
  4065b8:	mov	x2, x20
  4065bc:	mov	w1, #0x0                   	// #0
  4065c0:	b	405f0c <__fxstatat@plt+0x298c>
  4065c4:	ldr	w24, [x25]
  4065c8:	cbz	w1, 406638 <__fxstatat@plt+0x30b8>
  4065cc:	ldr	w0, [x29, #320]
  4065d0:	and	w0, w0, #0xf000
  4065d4:	cmp	w0, #0x4, lsl #12
  4065d8:	b.ne	406638 <__fxstatat@plt+0x30b8>  // b.any
  4065dc:	ldr	w0, [x29, #448]
  4065e0:	and	w0, w0, #0xf000
  4065e4:	cmp	w0, #0x4, lsl #12
  4065e8:	b.eq	40870c <__fxstatat@plt+0x518c>  // b.none
  4065ec:	cbnz	w24, 40663c <__fxstatat@plt+0x30bc>
  4065f0:	mov	w2, #0x5                   	// #5
  4065f4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4065f8:	mov	x0, #0x0                   	// #0
  4065fc:	add	x1, x1, #0x70b
  406600:	bl	403400 <dcgettext@plt>
  406604:	mov	x20, x0
  406608:	mov	x2, x28
  40660c:	mov	w1, #0x3                   	// #3
  406610:	mov	w0, #0x0                   	// #0
  406614:	bl	40cb58 <__fxstatat@plt+0x95d8>
  406618:	mov	x2, x19
  40661c:	mov	x21, x0
  406620:	mov	w1, #0x3                   	// #3
  406624:	mov	w0, #0x0                   	// #0
  406628:	bl	40cb58 <__fxstatat@plt+0x95d8>
  40662c:	mov	x4, x0
  406630:	mov	x3, x21
  406634:	b	4064b8 <__fxstatat@plt+0x2f38>
  406638:	cbz	w24, 4068a8 <__fxstatat@plt+0x3328>
  40663c:	mov	x0, x28
  406640:	str	w1, [x29, #224]
  406644:	bl	409a34 <__fxstatat@plt+0x64b4>
  406648:	mov	x26, x0
  40664c:	ldrb	w0, [x0]
  406650:	ldr	w1, [x29, #224]
  406654:	cmp	w0, #0x2e
  406658:	b.ne	406678 <__fxstatat@plt+0x30f8>  // b.any
  40665c:	ldrb	w0, [x26, #1]
  406660:	cmp	w0, #0x2e
  406664:	cinc	x0, x26, eq  // eq = none
  406668:	ldrb	w0, [x0, #1]
  40666c:	cmp	w0, #0x2f
  406670:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406674:	b.eq	4068a8 <__fxstatat@plt+0x3328>  // b.none
  406678:	cbnz	w1, 40668c <__fxstatat@plt+0x310c>
  40667c:	ldr	w0, [x29, #448]
  406680:	and	w0, w0, #0xf000
  406684:	cmp	w0, #0x4, lsl #12
  406688:	b.eq	406984 <__fxstatat@plt+0x3404>  // b.none
  40668c:	cmp	w24, #0x3
  406690:	b.eq	4067a4 <__fxstatat@plt+0x3224>  // b.none
  406694:	mov	x0, x26
  406698:	bl	402cc0 <strlen@plt>
  40669c:	mov	x4, x0
  4066a0:	mov	x0, x19
  4066a4:	str	x4, [x29, #200]
  4066a8:	bl	409a34 <__fxstatat@plt+0x64b4>
  4066ac:	str	x0, [x29, #208]
  4066b0:	bl	402cc0 <strlen@plt>
  4066b4:	mov	x24, x0
  4066b8:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  4066bc:	ldr	x5, [x0, #2504]
  4066c0:	str	x5, [x29, #224]
  4066c4:	mov	x0, x5
  4066c8:	bl	402cc0 <strlen@plt>
  4066cc:	str	x0, [x29, #232]
  4066d0:	ldr	x4, [x29, #200]
  4066d4:	add	x0, x24, x0
  4066d8:	cmp	x4, x0
  4066dc:	b.ne	4067a4 <__fxstatat@plt+0x3224>  // b.any
  4066e0:	ldr	x1, [x29, #208]
  4066e4:	mov	x2, x24
  4066e8:	mov	x0, x26
  4066ec:	bl	403180 <memcmp@plt>
  4066f0:	cbnz	w0, 4067a4 <__fxstatat@plt+0x3224>
  4066f4:	ldr	x5, [x29, #224]
  4066f8:	add	x0, x26, x24
  4066fc:	mov	x1, x5
  406700:	bl	4031d0 <strcmp@plt>
  406704:	cbnz	w0, 4067a4 <__fxstatat@plt+0x3224>
  406708:	mov	x0, x19
  40670c:	bl	402cc0 <strlen@plt>
  406710:	mov	x2, x0
  406714:	ldr	x0, [x29, #232]
  406718:	str	x2, [x29, #232]
  40671c:	add	x0, x0, #0x1
  406720:	add	x0, x0, x2
  406724:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  406728:	ldr	x2, [x29, #232]
  40672c:	mov	x24, x0
  406730:	mov	x1, x19
  406734:	bl	4032c0 <mempcpy@plt>
  406738:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40673c:	ldr	x1, [x1, #2504]
  406740:	bl	403370 <strcpy@plt>
  406744:	add	x1, x29, #0x2b0
  406748:	mov	x0, x24
  40674c:	bl	410e30 <__fxstatat@plt+0xd8b0>
  406750:	mov	w26, w0
  406754:	mov	x0, x24
  406758:	bl	403260 <free@plt>
  40675c:	cbnz	w26, 4067a4 <__fxstatat@plt+0x3224>
  406760:	ldr	x1, [x29, #312]
  406764:	ldr	x0, [x29, #696]
  406768:	cmp	x1, x0
  40676c:	b.ne	4067a4 <__fxstatat@plt+0x3224>  // b.any
  406770:	ldr	x1, [x29, #304]
  406774:	ldr	x0, [x29, #688]
  406778:	cmp	x1, x0
  40677c:	b.ne	4067a4 <__fxstatat@plt+0x3224>  // b.any
  406780:	ldrb	w0, [x25, #24]
  406784:	mov	w2, #0x5                   	// #5
  406788:	cbz	w0, 406798 <__fxstatat@plt+0x3218>
  40678c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406790:	add	x1, x1, #0x73e
  406794:	b	406480 <__fxstatat@plt+0x2f00>
  406798:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40679c:	add	x1, x1, #0x770
  4067a0:	b	406480 <__fxstatat@plt+0x2f00>
  4067a4:	ldr	w2, [x25]
  4067a8:	mov	x1, x19
  4067ac:	mov	w0, #0xffffff9c            	// #-100
  4067b0:	bl	409674 <__fxstatat@plt+0x60f4>
  4067b4:	str	x0, [x29, #224]
  4067b8:	cbz	x0, 406864 <__fxstatat@plt+0x32e4>
  4067bc:	bl	402cc0 <strlen@plt>
  4067c0:	add	x1, x0, #0x10
  4067c4:	and	x1, x1, #0xfffffffffffffff0
  4067c8:	add	x2, x0, #0x1
  4067cc:	sub	sp, sp, x1
  4067d0:	ldr	x1, [x29, #224]
  4067d4:	add	x0, sp, #0x20
  4067d8:	bl	402c90 <memcpy@plt>
  4067dc:	mov	x24, x0
  4067e0:	ldr	x0, [x29, #224]
  4067e4:	bl	403260 <free@plt>
  4067e8:	str	x24, [x29, #224]
  4067ec:	mov	w0, #0x1                   	// #1
  4067f0:	mov	w24, #0x11                  	// #17
  4067f4:	str	w0, [x29, #232]
  4067f8:	ldr	w0, [x29, #216]
  4067fc:	cbz	w0, 4069b8 <__fxstatat@plt+0x3438>
  406800:	ldr	x0, [x25, #64]
  406804:	cbz	x0, 4069b8 <__fxstatat@plt+0x3438>
  406808:	ldrb	w27, [x25, #24]
  40680c:	cbnz	w27, 4069b8 <__fxstatat@plt+0x3438>
  406810:	ldr	w0, [x25]
  406814:	cbnz	w0, 4069b8 <__fxstatat@plt+0x3438>
  406818:	cbnz	w20, 4069b0 <__fxstatat@plt+0x3430>
  40681c:	add	x1, x29, #0x2b0
  406820:	mov	x0, x19
  406824:	bl	410e50 <__fxstatat@plt+0xd8d0>
  406828:	cbnz	w0, 4069b8 <__fxstatat@plt+0x3438>
  40682c:	add	x2, x29, #0x2b0
  406830:	ldr	w0, [x2, #16]
  406834:	and	w0, w0, #0xf000
  406838:	cmp	w0, #0xa, lsl #12
  40683c:	b.ne	4069b8 <__fxstatat@plt+0x3438>  // b.any
  406840:	ldr	x0, [x25, #64]
  406844:	mov	x1, x19
  406848:	bl	409bd0 <__fxstatat@plt+0x6650>
  40684c:	tst	w0, #0xff
  406850:	b.eq	4069b8 <__fxstatat@plt+0x3438>  // b.none
  406854:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406858:	mov	w2, #0x5                   	// #5
  40685c:	add	x1, x1, #0x7c5
  406860:	b	406158 <__fxstatat@plt+0x2bd8>
  406864:	bl	4034a0 <__errno_location@plt>
  406868:	ldr	w24, [x0]
  40686c:	cmp	w24, #0x2
  406870:	b.eq	4067ec <__fxstatat@plt+0x326c>  // b.none
  406874:	mov	w2, #0x5                   	// #5
  406878:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40687c:	mov	x0, #0x0                   	// #0
  406880:	add	x1, x1, #0x7a3
  406884:	bl	403400 <dcgettext@plt>
  406888:	mov	x20, x0
  40688c:	mov	x1, x19
  406890:	mov	w0, #0x4                   	// #4
  406894:	bl	40cab0 <__fxstatat@plt+0x9530>
  406898:	mov	x3, x0
  40689c:	mov	x2, x20
  4068a0:	mov	w1, w24
  4068a4:	b	405f0c <__fxstatat@plt+0x298c>
  4068a8:	ldr	w0, [x29, #448]
  4068ac:	and	w0, w0, #0xf000
  4068b0:	cmp	w0, #0x4, lsl #12
  4068b4:	b.eq	406984 <__fxstatat@plt+0x3404>  // b.none
  4068b8:	cbnz	w1, 406984 <__fxstatat@plt+0x3404>
  4068bc:	ldrb	w0, [x25, #21]
  4068c0:	cbnz	w0, 4068f4 <__fxstatat@plt+0x3374>
  4068c4:	ldrb	w0, [x25, #34]
  4068c8:	cbz	w0, 4068d8 <__fxstatat@plt+0x3358>
  4068cc:	ldr	w0, [x29, #452]
  4068d0:	cmp	w0, #0x1
  4068d4:	b.hi	4068f4 <__fxstatat@plt+0x3374>  // b.pmore
  4068d8:	ldr	w0, [x25, #4]
  4068dc:	cmp	w0, #0x2
  4068e0:	b.ne	406984 <__fxstatat@plt+0x3404>  // b.any
  4068e4:	ldr	w0, [x29, #320]
  4068e8:	and	w0, w0, #0xf000
  4068ec:	cmp	w0, #0x8, lsl #12
  4068f0:	b.eq	406984 <__fxstatat@plt+0x3404>  // b.none
  4068f4:	mov	x0, x19
  4068f8:	bl	403500 <unlink@plt>
  4068fc:	cbz	w0, 406944 <__fxstatat@plt+0x33c4>
  406900:	bl	4034a0 <__errno_location@plt>
  406904:	ldr	w24, [x0]
  406908:	cmp	w24, #0x2
  40690c:	b.eq	406944 <__fxstatat@plt+0x33c4>  // b.none
  406910:	mov	w2, #0x5                   	// #5
  406914:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406918:	mov	x0, #0x0                   	// #0
  40691c:	add	x1, x1, #0x7b4
  406920:	bl	403400 <dcgettext@plt>
  406924:	mov	x20, x0
  406928:	mov	x1, x19
  40692c:	mov	w0, #0x4                   	// #4
  406930:	bl	40cab0 <__fxstatat@plt+0x9530>
  406934:	mov	x3, x0
  406938:	mov	x2, x20
  40693c:	mov	w1, w24
  406940:	b	405d5c <__fxstatat@plt+0x27dc>
  406944:	ldrb	w0, [x25, #46]
  406948:	str	w0, [x29, #232]
  40694c:	cbz	w0, 4086f0 <__fxstatat@plt+0x5170>
  406950:	mov	w2, #0x5                   	// #5
  406954:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406958:	mov	x0, #0x0                   	// #0
  40695c:	add	x1, x1, #0x45a
  406960:	bl	403400 <dcgettext@plt>
  406964:	mov	x24, x0
  406968:	mov	x1, x19
  40696c:	mov	w0, #0x4                   	// #4
  406970:	bl	40cab0 <__fxstatat@plt+0x9530>
  406974:	mov	x2, x0
  406978:	mov	x1, x24
  40697c:	mov	w0, #0x1                   	// #1
  406980:	bl	402fc0 <__printf_chk@plt>
  406984:	mov	w24, #0x11                  	// #17
  406988:	b	406994 <__fxstatat@plt+0x3414>
  40698c:	mov	w20, #0x0                   	// #0
  406990:	str	w27, [x29, #232]
  406994:	str	xzr, [x29, #224]
  406998:	b	4067f8 <__fxstatat@plt+0x3278>
  40699c:	ldr	w0, [x29, #216]
  4069a0:	mov	w24, #0x11                  	// #17
  4069a4:	str	xzr, [x29, #224]
  4069a8:	str	w0, [x29, #232]
  4069ac:	b	406800 <__fxstatat@plt+0x3280>
  4069b0:	add	x2, x29, #0x1b0
  4069b4:	b	406830 <__fxstatat@plt+0x32b0>
  4069b8:	ldrb	w0, [x25, #46]
  4069bc:	cbz	w0, 4069e8 <__fxstatat@plt+0x3468>
  4069c0:	ldrb	w0, [x25, #24]
  4069c4:	cbnz	w0, 4069e8 <__fxstatat@plt+0x3468>
  4069c8:	ldr	w0, [x29, #220]
  4069cc:	and	w0, w0, #0xf000
  4069d0:	cmp	w0, #0x4, lsl #12
  4069d4:	b.eq	4069e8 <__fxstatat@plt+0x3468>  // b.none
  4069d8:	ldr	x2, [x29, #224]
  4069dc:	mov	x1, x19
  4069e0:	mov	x0, x28
  4069e4:	bl	405048 <__fxstatat@plt+0x1ac8>
  4069e8:	cbz	w24, 406a2c <__fxstatat@plt+0x34ac>
  4069ec:	ldrb	w0, [x25, #42]
  4069f0:	cbz	w0, 406ae0 <__fxstatat@plt+0x3560>
  4069f4:	ldr	w0, [x29, #220]
  4069f8:	and	w0, w0, #0xf000
  4069fc:	cmp	w0, #0x4, lsl #12
  406a00:	b.ne	406ae0 <__fxstatat@plt+0x3560>  // b.any
  406a04:	ldr	w2, [x29, #216]
  406a08:	ldp	x1, x0, [x29, #304]
  406a0c:	cbz	w2, 406ad8 <__fxstatat@plt+0x3558>
  406a10:	mov	x2, x1
  406a14:	mov	x1, x0
  406a18:	mov	x0, x19
  406a1c:	bl	40892c <__fxstatat@plt+0x53ac>
  406a20:	str	x0, [x29, #208]
  406a24:	ldr	x0, [x29, #208]
  406a28:	cbnz	x0, 406b18 <__fxstatat@plt+0x3598>
  406a2c:	str	xzr, [x29, #208]
  406a30:	ldrb	w27, [x25, #24]
  406a34:	cbz	w27, 406e4c <__fxstatat@plt+0x38cc>
  406a38:	cmp	w24, #0x11
  406a3c:	b.ne	406cdc <__fxstatat@plt+0x375c>  // b.any
  406a40:	mov	x1, x19
  406a44:	mov	x0, x28
  406a48:	bl	403310 <rename@plt>
  406a4c:	cbnz	w0, 406cd4 <__fxstatat@plt+0x3754>
  406a50:	ldrb	w0, [x25, #46]
  406a54:	cbz	w0, 406a88 <__fxstatat@plt+0x3508>
  406a58:	mov	w2, #0x5                   	// #5
  406a5c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406a60:	mov	x0, #0x0                   	// #0
  406a64:	add	x1, x1, #0x886
  406a68:	bl	403400 <dcgettext@plt>
  406a6c:	mov	x1, x0
  406a70:	mov	w0, #0x1                   	// #1
  406a74:	bl	402fc0 <__printf_chk@plt>
  406a78:	ldr	x2, [x29, #224]
  406a7c:	mov	x1, x19
  406a80:	mov	x0, x28
  406a84:	bl	405048 <__fxstatat@plt+0x1ac8>
  406a88:	ldrb	w0, [x25, #33]
  406a8c:	cbz	w0, 406aa4 <__fxstatat@plt+0x3524>
  406a90:	mov	x3, x25
  406a94:	mov	x0, x19
  406a98:	mov	w2, #0x1                   	// #1
  406a9c:	mov	w1, #0x0                   	// #0
  406aa0:	bl	40583c <__fxstatat@plt+0x22bc>
  406aa4:	cbz	x21, 406ab0 <__fxstatat@plt+0x3530>
  406aa8:	mov	w0, #0x1                   	// #1
  406aac:	strb	w0, [x21]
  406ab0:	ldr	w0, [x29, #216]
  406ab4:	cbz	w0, 405ff4 <__fxstatat@plt+0x2a74>
  406ab8:	ldrb	w0, [x25, #49]
  406abc:	cbnz	w0, 405ff4 <__fxstatat@plt+0x2a74>
  406ac0:	ldr	x0, [x25, #64]
  406ac4:	add	x2, x29, #0x130
  406ac8:	mov	x1, x19
  406acc:	bl	409b44 <__fxstatat@plt+0x65c4>
  406ad0:	ldr	w27, [x29, #216]
  406ad4:	b	405d68 <__fxstatat@plt+0x27e8>
  406ad8:	bl	408900 <__fxstatat@plt+0x5380>
  406adc:	b	406a20 <__fxstatat@plt+0x34a0>
  406ae0:	ldrb	w0, [x25, #24]
  406ae4:	cbz	w0, 406b98 <__fxstatat@plt+0x3618>
  406ae8:	ldr	w0, [x29, #324]
  406aec:	cmp	w0, #0x1
  406af0:	b.ne	406b98 <__fxstatat@plt+0x3618>  // b.any
  406af4:	ldp	x1, x0, [x29, #304]
  406af8:	bl	408900 <__fxstatat@plt+0x5380>
  406afc:	str	x0, [x29, #208]
  406b00:	ldr	x0, [x29, #208]
  406b04:	cbz	x0, 406a2c <__fxstatat@plt+0x34ac>
  406b08:	ldr	w0, [x29, #220]
  406b0c:	and	w0, w0, #0xf000
  406b10:	cmp	w0, #0x4, lsl #12
  406b14:	b.ne	406cb0 <__fxstatat@plt+0x3730>  // b.any
  406b18:	ldr	x1, [x29, #208]
  406b1c:	mov	x0, x28
  406b20:	bl	40d098 <__fxstatat@plt+0x9b18>
  406b24:	tst	w0, #0xff
  406b28:	b.eq	406be0 <__fxstatat@plt+0x3660>  // b.none
  406b2c:	adrp	x20, 429000 <__progname@@GLIBC_2.17+0x1a98>
  406b30:	add	x20, x20, #0x5a8
  406b34:	mov	w2, #0x5                   	// #5
  406b38:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406b3c:	mov	x0, #0x0                   	// #0
  406b40:	add	x1, x1, #0x7f6
  406b44:	bl	403400 <dcgettext@plt>
  406b48:	mov	x21, x0
  406b4c:	ldr	x2, [x20, #1032]
  406b50:	mov	w1, #0x4                   	// #4
  406b54:	mov	w0, #0x0                   	// #0
  406b58:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406b5c:	mov	x22, x0
  406b60:	ldr	x2, [x20, #1040]
  406b64:	mov	w1, #0x4                   	// #4
  406b68:	mov	w0, #0x1                   	// #1
  406b6c:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406b70:	mov	x4, x0
  406b74:	mov	w1, #0x0                   	// #0
  406b78:	mov	w0, #0x0                   	// #0
  406b7c:	mov	x3, x22
  406b80:	mov	x2, x21
  406b84:	bl	402d10 <error@plt>
  406b88:	ldr	x1, [x29, #816]
  406b8c:	mov	w0, #0x1                   	// #1
  406b90:	strb	w0, [x1]
  406b94:	b	40638c <__fxstatat@plt+0x2e0c>
  406b98:	ldrb	w0, [x25, #34]
  406b9c:	cbz	w0, 406a2c <__fxstatat@plt+0x34ac>
  406ba0:	ldrb	w0, [x25, #23]
  406ba4:	cbnz	w0, 406a2c <__fxstatat@plt+0x34ac>
  406ba8:	ldr	w0, [x29, #324]
  406bac:	cmp	w0, #0x1
  406bb0:	b.hi	406bd0 <__fxstatat@plt+0x3650>  // b.pmore
  406bb4:	ldr	w1, [x29, #216]
  406bb8:	ldr	w0, [x25, #4]
  406bbc:	cbz	w1, 406bc8 <__fxstatat@plt+0x3648>
  406bc0:	cmp	w0, #0x3
  406bc4:	b.eq	406bd0 <__fxstatat@plt+0x3650>  // b.none
  406bc8:	cmp	w0, #0x4
  406bcc:	b.ne	406a2c <__fxstatat@plt+0x34ac>  // b.any
  406bd0:	ldp	x2, x1, [x29, #304]
  406bd4:	mov	x0, x19
  406bd8:	bl	40892c <__fxstatat@plt+0x53ac>
  406bdc:	b	406afc <__fxstatat@plt+0x357c>
  406be0:	ldr	x1, [x29, #208]
  406be4:	mov	x0, x19
  406be8:	bl	40d098 <__fxstatat@plt+0x9b18>
  406bec:	tst	w0, #0xff
  406bf0:	b.eq	406c3c <__fxstatat@plt+0x36bc>  // b.none
  406bf4:	mov	w2, #0x5                   	// #5
  406bf8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406bfc:	mov	x0, #0x0                   	// #0
  406c00:	add	x1, x1, #0x823
  406c04:	bl	403400 <dcgettext@plt>
  406c08:	mov	x19, x0
  406c0c:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  406c10:	ldr	x1, [x0, #2480]
  406c14:	mov	w0, #0x4                   	// #4
  406c18:	bl	40cab0 <__fxstatat@plt+0x9530>
  406c1c:	mov	x3, x0
  406c20:	mov	x2, x19
  406c24:	mov	w0, #0x0                   	// #0
  406c28:	mov	w1, #0x0                   	// #0
  406c2c:	bl	402d10 <error@plt>
  406c30:	ldrb	w0, [x25, #24]
  406c34:	cbnz	w0, 406428 <__fxstatat@plt+0x2ea8>
  406c38:	b	405ff4 <__fxstatat@plt+0x2a74>
  406c3c:	ldr	w0, [x25, #4]
  406c40:	cmp	w0, #0x4
  406c44:	b.eq	406a30 <__fxstatat@plt+0x34b0>  // b.none
  406c48:	ldr	w1, [x29, #216]
  406c4c:	cbz	w1, 406c58 <__fxstatat@plt+0x36d8>
  406c50:	cmp	w0, #0x3
  406c54:	b.eq	406a30 <__fxstatat@plt+0x34b0>  // b.none
  406c58:	mov	w2, #0x5                   	// #5
  406c5c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406c60:	mov	x0, #0x0                   	// #0
  406c64:	add	x1, x1, #0x859
  406c68:	bl	403400 <dcgettext@plt>
  406c6c:	mov	x20, x0
  406c70:	mov	x2, x19
  406c74:	mov	w1, #0x4                   	// #4
  406c78:	mov	w0, #0x0                   	// #0
  406c7c:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406c80:	ldr	x2, [x29, #208]
  406c84:	mov	x21, x0
  406c88:	mov	w1, #0x4                   	// #4
  406c8c:	mov	w0, #0x1                   	// #1
  406c90:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406c94:	mov	x4, x0
  406c98:	mov	x3, x21
  406c9c:	mov	x2, x20
  406ca0:	mov	w1, #0x0                   	// #0
  406ca4:	mov	w0, #0x0                   	// #0
  406ca8:	bl	402d10 <error@plt>
  406cac:	b	40638c <__fxstatat@plt+0x2e0c>
  406cb0:	ldrb	w3, [x25, #46]
  406cb4:	mov	w4, w22
  406cb8:	ldr	x0, [x29, #208]
  406cbc:	mov	x1, x19
  406cc0:	mov	w2, #0x1                   	// #1
  406cc4:	bl	4050e8 <__fxstatat@plt+0x1b68>
  406cc8:	tst	w0, #0xff
  406ccc:	b.ne	405ff4 <__fxstatat@plt+0x2a74>  // b.any
  406cd0:	b	40638c <__fxstatat@plt+0x2e0c>
  406cd4:	bl	4034a0 <__errno_location@plt>
  406cd8:	ldr	w24, [x0]
  406cdc:	cbz	w24, 406a50 <__fxstatat@plt+0x34d0>
  406ce0:	cmp	w24, #0x16
  406ce4:	b.ne	406d54 <__fxstatat@plt+0x37d4>  // b.any
  406ce8:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1a98>
  406cec:	add	x19, x19, #0x5a8
  406cf0:	mov	w2, #0x5                   	// #5
  406cf4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406cf8:	mov	x0, #0x0                   	// #0
  406cfc:	add	x1, x1, #0x88f
  406d00:	bl	403400 <dcgettext@plt>
  406d04:	mov	x20, x0
  406d08:	ldr	x2, [x19, #1032]
  406d0c:	mov	w1, #0x4                   	// #4
  406d10:	mov	w0, #0x0                   	// #0
  406d14:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406d18:	mov	x21, x0
  406d1c:	ldr	x2, [x19, #1040]
  406d20:	mov	w1, #0x4                   	// #4
  406d24:	mov	w0, #0x1                   	// #1
  406d28:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406d2c:	mov	x4, x0
  406d30:	mov	w1, #0x0                   	// #0
  406d34:	mov	w0, #0x0                   	// #0
  406d38:	mov	x3, x21
  406d3c:	mov	x2, x20
  406d40:	bl	402d10 <error@plt>
  406d44:	ldr	x1, [x29, #816]
  406d48:	mov	w0, #0x1                   	// #1
  406d4c:	strb	w0, [x1]
  406d50:	b	405d68 <__fxstatat@plt+0x27e8>
  406d54:	cmp	w24, #0x12
  406d58:	b.eq	406dbc <__fxstatat@plt+0x383c>  // b.none
  406d5c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406d60:	add	x1, x1, #0x8be
  406d64:	mov	w2, #0x5                   	// #5
  406d68:	mov	x0, #0x0                   	// #0
  406d6c:	bl	403400 <dcgettext@plt>
  406d70:	mov	x2, x28
  406d74:	mov	x20, x0
  406d78:	mov	w1, #0x4                   	// #4
  406d7c:	mov	w0, #0x0                   	// #0
  406d80:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406d84:	mov	x21, x0
  406d88:	mov	x2, x19
  406d8c:	mov	w1, #0x4                   	// #4
  406d90:	mov	w0, #0x1                   	// #1
  406d94:	bl	40ca24 <__fxstatat@plt+0x94a4>
  406d98:	mov	w1, w24
  406d9c:	mov	x4, x0
  406da0:	mov	x3, x21
  406da4:	mov	x2, x20
  406da8:	mov	w0, #0x0                   	// #0
  406dac:	bl	402d10 <error@plt>
  406db0:	ldp	x1, x0, [x29, #304]
  406db4:	bl	4088d0 <__fxstatat@plt+0x5350>
  406db8:	b	405d64 <__fxstatat@plt+0x27e4>
  406dbc:	ldr	w0, [x29, #220]
  406dc0:	and	w20, w0, #0xf000
  406dc4:	mov	x0, x19
  406dc8:	cmp	w20, #0x4, lsl #12
  406dcc:	b.ne	406e00 <__fxstatat@plt+0x3880>  // b.any
  406dd0:	bl	403200 <rmdir@plt>
  406dd4:	cmp	w0, #0x0
  406dd8:	cset	w0, ne  // ne = any
  406ddc:	cbz	w0, 406e08 <__fxstatat@plt+0x3888>
  406de0:	bl	4034a0 <__errno_location@plt>
  406de4:	ldr	w24, [x0]
  406de8:	cmp	w24, #0x2
  406dec:	b.eq	406e08 <__fxstatat@plt+0x3888>  // b.none
  406df0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406df4:	mov	w2, #0x5                   	// #5
  406df8:	add	x1, x1, #0x8d3
  406dfc:	b	406d68 <__fxstatat@plt+0x37e8>
  406e00:	bl	403500 <unlink@plt>
  406e04:	b	406dd4 <__fxstatat@plt+0x3854>
  406e08:	ldrb	w0, [x25, #46]
  406e0c:	str	w0, [x29, #232]
  406e10:	cbz	w0, 406f44 <__fxstatat@plt+0x39c4>
  406e14:	cmp	w20, #0x4, lsl #12
  406e18:	b.eq	406e4c <__fxstatat@plt+0x38cc>  // b.none
  406e1c:	mov	w2, #0x5                   	// #5
  406e20:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406e24:	mov	x0, #0x0                   	// #0
  406e28:	add	x1, x1, #0x90f
  406e2c:	bl	403400 <dcgettext@plt>
  406e30:	mov	x1, x0
  406e34:	mov	w0, #0x1                   	// #1
  406e38:	bl	402fc0 <__printf_chk@plt>
  406e3c:	ldr	x2, [x29, #224]
  406e40:	mov	x1, x19
  406e44:	mov	x0, x28
  406e48:	bl	405048 <__fxstatat@plt+0x1ac8>
  406e4c:	ldrb	w0, [x25, #43]
  406e50:	cbz	w0, 406f4c <__fxstatat@plt+0x39cc>
  406e54:	ldr	w20, [x25, #16]
  406e58:	and	w20, w20, #0xfff
  406e5c:	ldrb	w0, [x25, #29]
  406e60:	cbnz	w0, 406f58 <__fxstatat@plt+0x39d8>
  406e64:	ldr	w0, [x29, #220]
  406e68:	mov	w21, #0x12                  	// #18
  406e6c:	and	w0, w0, #0xf000
  406e70:	cmp	w0, #0x4, lsl #12
  406e74:	csel	w21, w21, wzr, eq  // eq = none
  406e78:	ldrb	w3, [x29, #232]
  406e7c:	mov	x4, x25
  406e80:	ldr	w2, [x29, #220]
  406e84:	mov	x1, x19
  406e88:	mov	x0, x28
  406e8c:	bl	40577c <__fxstatat@plt+0x21fc>
  406e90:	ands	w27, w0, #0xff
  406e94:	b.eq	405d64 <__fxstatat@plt+0x27e4>  // b.none
  406e98:	and	w0, w20, w21
  406e9c:	str	w0, [x29, #200]
  406ea0:	ldr	w0, [x29, #220]
  406ea4:	and	w0, w0, #0xf000
  406ea8:	str	w0, [x29, #188]
  406eac:	cmp	w0, #0x4, lsl #12
  406eb0:	b.ne	40722c <__fxstatat@plt+0x3cac>  // b.any
  406eb4:	ldp	x1, x2, [x29, #304]
  406eb8:	ldr	x0, [x29, #176]
  406ebc:	cbnz	x0, 406f60 <__fxstatat@plt+0x39e0>
  406ec0:	sub	sp, sp, #0x20
  406ec4:	add	x21, sp, #0x20
  406ec8:	ldr	x0, [x29, #176]
  406ecc:	str	x1, [x21, #16]
  406ed0:	stp	x0, x2, [x21]
  406ed4:	ldr	w0, [x29, #232]
  406ed8:	cbnz	w0, 406eec <__fxstatat@plt+0x396c>
  406edc:	ldr	w0, [x29, #448]
  406ee0:	and	w0, w0, #0xf000
  406ee4:	cmp	w0, #0x4, lsl #12
  406ee8:	b.eq	4070f8 <__fxstatat@plt+0x3b78>  // b.none
  406eec:	ldr	w0, [x29, #200]
  406ef0:	bic	w1, w20, w0
  406ef4:	mov	x0, x19
  406ef8:	bl	403520 <mkdir@plt>
  406efc:	cbz	w0, 406f80 <__fxstatat@plt+0x3a00>
  406f00:	bl	4034a0 <__errno_location@plt>
  406f04:	ldr	w21, [x0]
  406f08:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  406f0c:	add	x1, x1, #0xf37
  406f10:	mov	w2, #0x5                   	// #5
  406f14:	mov	x0, #0x0                   	// #0
  406f18:	bl	403400 <dcgettext@plt>
  406f1c:	mov	x1, x19
  406f20:	mov	x20, x0
  406f24:	mov	w0, #0x4                   	// #4
  406f28:	bl	40cab0 <__fxstatat@plt+0x9530>
  406f2c:	mov	x2, x20
  406f30:	mov	x3, x0
  406f34:	mov	w1, w21
  406f38:	mov	w0, #0x0                   	// #0
  406f3c:	bl	402d10 <error@plt>
  406f40:	b	40638c <__fxstatat@plt+0x2e0c>
  406f44:	str	w27, [x29, #232]
  406f48:	b	406e4c <__fxstatat@plt+0x38cc>
  406f4c:	ldr	w0, [x29, #220]
  406f50:	and	w20, w0, #0xfff
  406f54:	b	406e5c <__fxstatat@plt+0x38dc>
  406f58:	mov	w21, #0x3f                  	// #63
  406f5c:	b	406e78 <__fxstatat@plt+0x38f8>
  406f60:	ldr	x3, [x0, #8]
  406f64:	cmp	x3, x2
  406f68:	b.ne	406f78 <__fxstatat@plt+0x39f8>  // b.any
  406f6c:	ldr	x3, [x0, #16]
  406f70:	cmp	x3, x1
  406f74:	b.eq	4084d4 <__fxstatat@plt+0x4f54>  // b.none
  406f78:	ldr	x0, [x0]
  406f7c:	b	406ebc <__fxstatat@plt+0x393c>
  406f80:	add	x1, x29, #0x1b0
  406f84:	mov	x0, x19
  406f88:	bl	410e50 <__fxstatat@plt+0xd8d0>
  406f8c:	cbz	w0, 406fa8 <__fxstatat@plt+0x3a28>
  406f90:	bl	4034a0 <__errno_location@plt>
  406f94:	ldr	w21, [x0]
  406f98:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  406f9c:	mov	w2, #0x5                   	// #5
  406fa0:	add	x1, x1, #0xf68
  406fa4:	b	406f14 <__fxstatat@plt+0x3994>
  406fa8:	ldr	w20, [x29, #448]
  406fac:	and	w0, w20, #0x1c0
  406fb0:	cmp	w0, #0x1c0
  406fb4:	b.eq	406fe0 <__fxstatat@plt+0x3a60>  // b.none
  406fb8:	orr	w1, w20, #0x1c0
  406fbc:	mov	x0, x19
  406fc0:	bl	402f40 <chmod@plt>
  406fc4:	cbz	w0, 4070d8 <__fxstatat@plt+0x3b58>
  406fc8:	bl	4034a0 <__errno_location@plt>
  406fcc:	ldr	w21, [x0]
  406fd0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  406fd4:	mov	w2, #0x5                   	// #5
  406fd8:	add	x1, x1, #0x917
  406fdc:	b	406f14 <__fxstatat@plt+0x3994>
  406fe0:	mov	w24, #0x0                   	// #0
  406fe4:	ldrb	w0, [x23]
  406fe8:	cbnz	w0, 407000 <__fxstatat@plt+0x3a80>
  406fec:	ldp	x2, x1, [x29, #432]
  406ff0:	mov	x0, x19
  406ff4:	bl	40892c <__fxstatat@plt+0x53ac>
  406ff8:	mov	w0, #0x1                   	// #1
  406ffc:	strb	w0, [x23]
  407000:	ldrb	w0, [x25, #46]
  407004:	cbz	w0, 407044 <__fxstatat@plt+0x3ac4>
  407008:	ldrb	w0, [x25, #24]
  40700c:	cbz	w0, 4070e4 <__fxstatat@plt+0x3b64>
  407010:	mov	w2, #0x5                   	// #5
  407014:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407018:	mov	x0, #0x0                   	// #0
  40701c:	add	x1, x1, #0x932
  407020:	bl	403400 <dcgettext@plt>
  407024:	mov	x20, x0
  407028:	mov	x1, x19
  40702c:	mov	w0, #0x4                   	// #4
  407030:	bl	40cab0 <__fxstatat@plt+0x9530>
  407034:	mov	x2, x0
  407038:	mov	x1, x20
  40703c:	mov	w0, #0x1                   	// #1
  407040:	bl	402fc0 <__printf_chk@plt>
  407044:	ldrb	w0, [x25, #28]
  407048:	cbz	w0, 407064 <__fxstatat@plt+0x3ae4>
  40704c:	ldr	x1, [x29, #192]
  407050:	cbz	x1, 407064 <__fxstatat@plt+0x3ae4>
  407054:	ldr	x2, [x1]
  407058:	ldr	x1, [x29, #304]
  40705c:	cmp	x2, x1
  407060:	b.ne	408254 <__fxstatat@plt+0x4cd4>  // b.any
  407064:	mov	x2, #0x50                  	// #80
  407068:	mov	x1, x25
  40706c:	add	x0, x29, #0x2b0
  407070:	bl	402c90 <memcpy@plt>
  407074:	mov	x0, x28
  407078:	mov	w1, #0x2                   	// #2
  40707c:	bl	40d304 <__fxstatat@plt+0x9d84>
  407080:	mov	x22, x0
  407084:	cbnz	x0, 407138 <__fxstatat@plt+0x3bb8>
  407088:	bl	4034a0 <__errno_location@plt>
  40708c:	ldr	w21, [x0]
  407090:	mov	w2, #0x5                   	// #5
  407094:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407098:	mov	x0, #0x0                   	// #0
  40709c:	add	x1, x1, #0x948
  4070a0:	bl	403400 <dcgettext@plt>
  4070a4:	mov	x20, x0
  4070a8:	mov	x1, x28
  4070ac:	mov	w0, #0x4                   	// #4
  4070b0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4070b4:	mov	w27, #0x0                   	// #0
  4070b8:	mov	x3, x0
  4070bc:	mov	x2, x20
  4070c0:	mov	w1, w21
  4070c4:	mov	w0, #0x0                   	// #0
  4070c8:	bl	402d10 <error@plt>
  4070cc:	mov	w21, #0x0                   	// #0
  4070d0:	mov	w26, #0x0                   	// #0
  4070d4:	b	407e1c <__fxstatat@plt+0x489c>
  4070d8:	mov	w24, w27
  4070dc:	str	w20, [x29, #152]
  4070e0:	b	406fe4 <__fxstatat@plt+0x3a64>
  4070e4:	mov	x1, x19
  4070e8:	mov	x0, x28
  4070ec:	mov	x2, #0x0                   	// #0
  4070f0:	bl	405048 <__fxstatat@plt+0x1ac8>
  4070f4:	b	407044 <__fxstatat@plt+0x3ac4>
  4070f8:	ldr	x0, [x25, #32]
  4070fc:	tst	x0, #0xff000000ff00
  407100:	b.ne	407110 <__fxstatat@plt+0x3b90>  // b.any
  407104:	mov	w24, #0x0                   	// #0
  407108:	str	wzr, [x29, #200]
  40710c:	b	407044 <__fxstatat@plt+0x3ac4>
  407110:	ldrb	w1, [x25, #37]
  407114:	mov	x3, x25
  407118:	mov	x0, x19
  40711c:	mov	w2, #0x0                   	// #0
  407120:	bl	40583c <__fxstatat@plt+0x22bc>
  407124:	tst	w0, #0xff
  407128:	b.ne	407104 <__fxstatat@plt+0x3b84>  // b.any
  40712c:	ldrb	w0, [x25, #38]
  407130:	cbz	w0, 407104 <__fxstatat@plt+0x3b84>
  407134:	b	40638c <__fxstatat@plt+0x2e0c>
  407138:	ldr	w0, [x25, #4]
  40713c:	cmp	w0, #0x3
  407140:	b.ne	40714c <__fxstatat@plt+0x3bcc>  // b.any
  407144:	mov	w0, #0x2                   	// #2
  407148:	str	w0, [x29, #692]
  40714c:	mov	x26, x22
  407150:	mov	w20, #0x0                   	// #0
  407154:	b	407214 <__fxstatat@plt+0x3c94>
  407158:	mov	x1, x26
  40715c:	mov	x2, #0x0                   	// #0
  407160:	mov	x0, x28
  407164:	bl	409d80 <__fxstatat@plt+0x6800>
  407168:	mov	x8, x0
  40716c:	mov	x1, x26
  407170:	mov	x2, #0x0                   	// #0
  407174:	mov	x0, x19
  407178:	str	x8, [x29, #192]
  40717c:	bl	409d80 <__fxstatat@plt+0x6800>
  407180:	mov	x1, x0
  407184:	ldrb	w2, [x29, #232]
  407188:	add	x7, x29, #0x230
  40718c:	ldr	x8, [x29, #192]
  407190:	add	x5, x29, #0x2b0
  407194:	ldrb	w0, [x23]
  407198:	mov	x4, x21
  40719c:	strb	w0, [x29, #560]
  4071a0:	add	x0, x29, #0x100
  4071a4:	stp	x0, xzr, [sp]
  4071a8:	add	x3, x29, #0x130
  4071ac:	mov	x0, x8
  4071b0:	mov	w6, #0x0                   	// #0
  4071b4:	str	x1, [x29, #176]
  4071b8:	bl	405bd8 <__fxstatat@plt+0x2658>
  4071bc:	and	w0, w0, #0xff
  4071c0:	and	w27, w0, w27
  4071c4:	ldrb	w2, [x29, #256]
  4071c8:	ldr	x0, [x29, #816]
  4071cc:	ldr	x1, [x29, #816]
  4071d0:	ldrb	w0, [x0]
  4071d4:	orr	w0, w0, w2
  4071d8:	strb	w0, [x1]
  4071dc:	ldr	x1, [x29, #176]
  4071e0:	mov	x0, x1
  4071e4:	bl	403260 <free@plt>
  4071e8:	ldr	x8, [x29, #192]
  4071ec:	mov	x0, x8
  4071f0:	bl	403260 <free@plt>
  4071f4:	ldrb	w0, [x29, #256]
  4071f8:	cbnz	w0, 40721c <__fxstatat@plt+0x3c9c>
  4071fc:	ldrb	w0, [x29, #560]
  407200:	orr	w20, w0, w20
  407204:	mov	x0, x26
  407208:	bl	402cc0 <strlen@plt>
  40720c:	add	x0, x0, #0x1
  407210:	add	x26, x26, x0
  407214:	ldrb	w0, [x26]
  407218:	cbnz	w0, 407158 <__fxstatat@plt+0x3bd8>
  40721c:	mov	x0, x22
  407220:	bl	403260 <free@plt>
  407224:	strb	w20, [x23]
  407228:	b	4070cc <__fxstatat@plt+0x3b4c>
  40722c:	ldrb	w21, [x25, #44]
  407230:	cbz	w21, 407368 <__fxstatat@plt+0x3de8>
  407234:	ldrb	w0, [x28]
  407238:	cmp	w0, #0x2f
  40723c:	b.eq	4072f4 <__fxstatat@plt+0x3d74>  // b.none
  407240:	mov	x0, x19
  407244:	adrp	x20, 412000 <__fxstatat@plt+0xea80>
  407248:	bl	409960 <__fxstatat@plt+0x63e0>
  40724c:	add	x20, x20, #0x959
  407250:	mov	x22, x0
  407254:	mov	x1, x0
  407258:	mov	x0, x20
  40725c:	bl	4031d0 <strcmp@plt>
  407260:	cbnz	w0, 4072ac <__fxstatat@plt+0x3d2c>
  407264:	mov	w20, #0x1                   	// #1
  407268:	mov	x0, x22
  40726c:	bl	403260 <free@plt>
  407270:	cbnz	w20, 4072f4 <__fxstatat@plt+0x3d74>
  407274:	mov	w2, #0x5                   	// #5
  407278:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40727c:	mov	x0, #0x0                   	// #0
  407280:	add	x1, x1, #0x95b
  407284:	bl	403400 <dcgettext@plt>
  407288:	mov	x20, x0
  40728c:	mov	x2, x19
  407290:	mov	w1, #0x3                   	// #3
  407294:	mov	w0, #0x0                   	// #0
  407298:	bl	40cb58 <__fxstatat@plt+0x95d8>
  40729c:	mov	x3, x0
  4072a0:	mov	x2, x20
  4072a4:	mov	w1, #0x0                   	// #0
  4072a8:	b	406f38 <__fxstatat@plt+0x39b8>
  4072ac:	add	x1, x29, #0x230
  4072b0:	mov	x0, x20
  4072b4:	bl	410e30 <__fxstatat@plt+0xd8b0>
  4072b8:	cbnz	w0, 407264 <__fxstatat@plt+0x3ce4>
  4072bc:	add	x1, x29, #0x2b0
  4072c0:	mov	x0, x22
  4072c4:	bl	410e30 <__fxstatat@plt+0xd8b0>
  4072c8:	mov	w20, w0
  4072cc:	cbnz	w0, 407264 <__fxstatat@plt+0x3ce4>
  4072d0:	ldr	x1, [x29, #568]
  4072d4:	ldr	x0, [x29, #696]
  4072d8:	cmp	x1, x0
  4072dc:	b.ne	407268 <__fxstatat@plt+0x3ce8>  // b.any
  4072e0:	ldr	x1, [x29, #560]
  4072e4:	ldr	x0, [x29, #688]
  4072e8:	cmp	x1, x0
  4072ec:	cset	w20, eq  // eq = none
  4072f0:	b	407268 <__fxstatat@plt+0x3ce8>
  4072f4:	ldrb	w3, [x25, #22]
  4072f8:	mov	x2, x19
  4072fc:	mov	x0, x28
  407300:	mov	w4, #0xffffffff            	// #-1
  407304:	mov	w1, #0xffffff9c            	// #-100
  407308:	bl	408e20 <__fxstatat@plt+0x58a0>
  40730c:	mov	w20, w0
  407310:	cmp	w0, #0x0
  407314:	b.le	40825c <__fxstatat@plt+0x4cdc>
  407318:	mov	w2, #0x5                   	// #5
  40731c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407320:	mov	x0, #0x0                   	// #0
  407324:	add	x1, x1, #0x99a
  407328:	bl	403400 <dcgettext@plt>
  40732c:	mov	x21, x0
  407330:	mov	x2, x19
  407334:	mov	w1, #0x4                   	// #4
  407338:	mov	w0, #0x0                   	// #0
  40733c:	bl	40ca24 <__fxstatat@plt+0x94a4>
  407340:	mov	x2, x28
  407344:	mov	x22, x0
  407348:	mov	w1, #0x4                   	// #4
  40734c:	mov	w0, #0x1                   	// #1
  407350:	bl	40ca24 <__fxstatat@plt+0x94a4>
  407354:	mov	x4, x0
  407358:	mov	x3, x22
  40735c:	mov	x2, x21
  407360:	mov	w1, w20
  407364:	b	406ca4 <__fxstatat@plt+0x3724>
  407368:	ldrb	w24, [x25, #23]
  40736c:	cbz	w24, 4073b4 <__fxstatat@plt+0x3e34>
  407370:	ldrb	w0, [x25, #22]
  407374:	cbnz	w0, 4073ac <__fxstatat@plt+0x3e2c>
  407378:	ldr	w0, [x25, #8]
  40737c:	cmp	w0, #0x3
  407380:	cset	w2, eq  // eq = none
  407384:	mov	w4, w22
  407388:	mov	x1, x19
  40738c:	mov	x0, x28
  407390:	mov	w3, #0x0                   	// #0
  407394:	bl	4050e8 <__fxstatat@plt+0x1b68>
  407398:	ands	w27, w0, #0xff
  40739c:	b.eq	40638c <__fxstatat@plt+0x2e0c>  // b.none
  4073a0:	mov	w26, #0x0                   	// #0
  4073a4:	mov	w24, #0x0                   	// #0
  4073a8:	b	407e1c <__fxstatat@plt+0x489c>
  4073ac:	mov	w2, #0x1                   	// #1
  4073b0:	b	407384 <__fxstatat@plt+0x3e04>
  4073b4:	ldr	w0, [x29, #188]
  4073b8:	cmp	w0, #0x8, lsl #12
  4073bc:	b.eq	4073d0 <__fxstatat@plt+0x3e50>  // b.none
  4073c0:	ldrb	w26, [x25, #20]
  4073c4:	cbz	w26, 408010 <__fxstatat@plt+0x4a90>
  4073c8:	cmp	w0, #0xa, lsl #12
  4073cc:	b.eq	408064 <__fxstatat@plt+0x4ae4>  // b.none
  4073d0:	ldr	w0, [x29, #320]
  4073d4:	str	w0, [x29, #132]
  4073d8:	ldr	w0, [x25, #4]
  4073dc:	ldrb	w23, [x25, #35]
  4073e0:	cmp	w0, #0x2
  4073e4:	mov	x0, x28
  4073e8:	cset	w1, eq  // eq = none
  4073ec:	lsl	w1, w1, #15
  4073f0:	bl	409afc <__fxstatat@plt+0x657c>
  4073f4:	mov	w21, w0
  4073f8:	tbz	w0, #31, 407424 <__fxstatat@plt+0x3ea4>
  4073fc:	bl	4034a0 <__errno_location@plt>
  407400:	ldr	w21, [x0]
  407404:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407408:	add	x1, x1, #0x9bf
  40740c:	mov	w2, #0x5                   	// #5
  407410:	mov	x0, #0x0                   	// #0
  407414:	bl	403400 <dcgettext@plt>
  407418:	mov	x1, x28
  40741c:	mov	x20, x0
  407420:	b	406f24 <__fxstatat@plt+0x39a4>
  407424:	add	x1, x29, #0x230
  407428:	bl	410e40 <__fxstatat@plt+0xd8c0>
  40742c:	cbz	w0, 40746c <__fxstatat@plt+0x3eec>
  407430:	bl	4034a0 <__errno_location@plt>
  407434:	ldr	w22, [x0]
  407438:	mov	w2, #0x5                   	// #5
  40743c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407440:	mov	x0, #0x0                   	// #0
  407444:	add	x1, x1, #0x9da
  407448:	bl	403400 <dcgettext@plt>
  40744c:	mov	x20, x0
  407450:	mov	x1, x28
  407454:	mov	w0, #0x4                   	// #4
  407458:	bl	40cab0 <__fxstatat@plt+0x9530>
  40745c:	mov	x2, x20
  407460:	mov	x3, x0
  407464:	mov	w1, w22
  407468:	b	4074bc <__fxstatat@plt+0x3f3c>
  40746c:	ldr	x1, [x29, #312]
  407470:	ldr	x0, [x29, #568]
  407474:	cmp	x1, x0
  407478:	b.ne	40748c <__fxstatat@plt+0x3f0c>  // b.any
  40747c:	ldr	x1, [x29, #304]
  407480:	ldr	x0, [x29, #560]
  407484:	cmp	x1, x0
  407488:	b.eq	4074cc <__fxstatat@plt+0x3f4c>  // b.none
  40748c:	mov	w2, #0x5                   	// #5
  407490:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407494:	mov	x0, #0x0                   	// #0
  407498:	add	x1, x1, #0x9ea
  40749c:	bl	403400 <dcgettext@plt>
  4074a0:	mov	x20, x0
  4074a4:	mov	x1, x28
  4074a8:	mov	w0, #0x4                   	// #4
  4074ac:	bl	40cab0 <__fxstatat@plt+0x9530>
  4074b0:	mov	x3, x0
  4074b4:	mov	x2, x20
  4074b8:	mov	w1, #0x0                   	// #0
  4074bc:	mov	w0, #0x0                   	// #0
  4074c0:	bl	402d10 <error@plt>
  4074c4:	mov	w26, #0x0                   	// #0
  4074c8:	b	407720 <__fxstatat@plt+0x41a0>
  4074cc:	and	w0, w20, #0x1ff
  4074d0:	str	w0, [x29, #156]
  4074d4:	ldr	w0, [x29, #232]
  4074d8:	cbnz	w0, 4075e0 <__fxstatat@plt+0x4060>
  4074dc:	ldrb	w0, [x25, #35]
  4074e0:	mov	w1, #0x201                 	// #513
  4074e4:	cmp	w0, #0x0
  4074e8:	mov	x0, x19
  4074ec:	csinc	w1, w1, wzr, ne  // ne = any
  4074f0:	bl	409afc <__fxstatat@plt+0x657c>
  4074f4:	mov	w20, w0
  4074f8:	ldr	x0, [x25, #32]
  4074fc:	tst	x0, #0xff000000ff00
  407500:	b.eq	407534 <__fxstatat@plt+0x3fb4>  // b.none
  407504:	tbnz	w20, #31, 407538 <__fxstatat@plt+0x3fb8>
  407508:	ldrb	w1, [x25, #37]
  40750c:	mov	x3, x25
  407510:	mov	x0, x19
  407514:	mov	w2, #0x0                   	// #0
  407518:	bl	40583c <__fxstatat@plt+0x22bc>
  40751c:	ands	w26, w0, #0xff
  407520:	b.ne	4086e8 <__fxstatat@plt+0x5168>  // b.any
  407524:	ldrb	w0, [x25, #38]
  407528:	cbz	w0, 4086e8 <__fxstatat@plt+0x5168>
  40752c:	str	xzr, [x29, #192]
  407530:	b	407d68 <__fxstatat@plt+0x47e8>
  407534:	tbz	w20, #31, 4086e8 <__fxstatat@plt+0x5168>
  407538:	bl	4034a0 <__errno_location@plt>
  40753c:	ldrb	w22, [x25, #22]
  407540:	mov	x20, x0
  407544:	cbz	w22, 407730 <__fxstatat@plt+0x41b0>
  407548:	mov	x0, x19
  40754c:	bl	403500 <unlink@plt>
  407550:	cbz	w0, 407578 <__fxstatat@plt+0x3ff8>
  407554:	ldr	w22, [x20]
  407558:	mov	w2, #0x5                   	// #5
  40755c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407560:	mov	x0, #0x0                   	// #0
  407564:	add	x1, x1, #0x7b4
  407568:	bl	403400 <dcgettext@plt>
  40756c:	mov	x1, x19
  407570:	mov	x20, x0
  407574:	b	407454 <__fxstatat@plt+0x3ed4>
  407578:	ldrb	w0, [x25, #46]
  40757c:	cbz	w0, 4075b4 <__fxstatat@plt+0x4034>
  407580:	mov	w2, #0x5                   	// #5
  407584:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407588:	mov	x0, #0x0                   	// #0
  40758c:	add	x1, x1, #0x45a
  407590:	bl	403400 <dcgettext@plt>
  407594:	mov	x20, x0
  407598:	mov	x1, x19
  40759c:	mov	w0, #0x4                   	// #4
  4075a0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4075a4:	mov	x2, x0
  4075a8:	mov	x1, x20
  4075ac:	mov	w0, #0x1                   	// #1
  4075b0:	bl	402fc0 <__printf_chk@plt>
  4075b4:	ldrb	w0, [x25, #33]
  4075b8:	str	w0, [x29, #232]
  4075bc:	cbz	w0, 4075e0 <__fxstatat@plt+0x4060>
  4075c0:	ldr	w2, [x29, #156]
  4075c4:	mov	x4, x25
  4075c8:	mov	x1, x19
  4075cc:	mov	x0, x28
  4075d0:	mov	w3, #0x1                   	// #1
  4075d4:	bl	40577c <__fxstatat@plt+0x21fc>
  4075d8:	ands	w26, w0, #0xff
  4075dc:	b.eq	407720 <__fxstatat@plt+0x41a0>  // b.none
  4075e0:	ldr	w0, [x29, #200]
  4075e4:	str	w0, [x29, #176]
  4075e8:	ldr	w1, [x29, #156]
  4075ec:	ldr	w0, [x29, #176]
  4075f0:	bic	w22, w1, w0
  4075f4:	mov	w1, #0xc1                  	// #193
  4075f8:	mov	w2, w22
  4075fc:	mov	x0, x19
  407600:	bl	409afc <__fxstatat@plt+0x657c>
  407604:	mov	w20, w0
  407608:	bl	4034a0 <__errno_location@plt>
  40760c:	ldr	w26, [x0]
  407610:	str	x0, [x29, #192]
  407614:	cmp	w26, #0x11
  407618:	cset	w0, eq  // eq = none
  40761c:	ands	w0, w0, w20, lsr #31
  407620:	str	w0, [x29, #232]
  407624:	b.eq	407674 <__fxstatat@plt+0x40f4>  // b.none
  407628:	ldrb	w0, [x25, #24]
  40762c:	cbnz	w0, 407728 <__fxstatat@plt+0x41a8>
  407630:	add	x1, x29, #0x2b0
  407634:	mov	x0, x19
  407638:	bl	410e50 <__fxstatat@plt+0xd8d0>
  40763c:	cbnz	w0, 407728 <__fxstatat@plt+0x41a8>
  407640:	ldr	w0, [x29, #704]
  407644:	and	w0, w0, #0xf000
  407648:	cmp	w0, #0xa, lsl #12
  40764c:	b.ne	407728 <__fxstatat@plt+0x41a8>  // b.any
  407650:	ldrb	w26, [x25, #48]
  407654:	cbz	w26, 4076e8 <__fxstatat@plt+0x4168>
  407658:	mov	w2, w22
  40765c:	mov	x0, x19
  407660:	mov	w1, #0x41                  	// #65
  407664:	bl	409afc <__fxstatat@plt+0x657c>
  407668:	mov	w20, w0
  40766c:	ldr	x0, [x29, #192]
  407670:	ldr	w26, [x0]
  407674:	cmp	w26, #0x15
  407678:	cset	w22, eq  // eq = none
  40767c:	ands	w22, w22, w20, lsr #31
  407680:	b.eq	407750 <__fxstatat@plt+0x41d0>  // b.none
  407684:	ldrb	w0, [x19]
  407688:	cbz	w0, 40775c <__fxstatat@plt+0x41dc>
  40768c:	mov	x0, x19
  407690:	bl	402cc0 <strlen@plt>
  407694:	add	x0, x19, x0
  407698:	ldurb	w0, [x0, #-1]
  40769c:	cmp	w0, #0x2f
  4076a0:	cset	w0, ne  // ne = any
  4076a4:	add	w26, w0, #0x14
  4076a8:	mov	w2, #0x5                   	// #5
  4076ac:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4076b0:	mov	x0, #0x0                   	// #0
  4076b4:	add	x1, x1, #0xa4a
  4076b8:	bl	403400 <dcgettext@plt>
  4076bc:	mov	x20, x0
  4076c0:	mov	x1, x19
  4076c4:	mov	w0, #0x4                   	// #4
  4076c8:	bl	40cab0 <__fxstatat@plt+0x9530>
  4076cc:	mov	x3, x0
  4076d0:	mov	x2, x20
  4076d4:	mov	w1, w26
  4076d8:	mov	w0, #0x0                   	// #0
  4076dc:	bl	402d10 <error@plt>
  4076e0:	str	w22, [x29, #232]
  4076e4:	b	4074c4 <__fxstatat@plt+0x3f44>
  4076e8:	mov	w2, #0x5                   	// #5
  4076ec:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4076f0:	mov	x0, #0x0                   	// #0
  4076f4:	add	x1, x1, #0xa22
  4076f8:	bl	403400 <dcgettext@plt>
  4076fc:	mov	x20, x0
  407700:	mov	x1, x19
  407704:	mov	w0, #0x4                   	// #4
  407708:	bl	40cab0 <__fxstatat@plt+0x9530>
  40770c:	mov	x3, x0
  407710:	mov	x2, x20
  407714:	mov	w1, #0x0                   	// #0
  407718:	mov	w0, #0x0                   	// #0
  40771c:	bl	402d10 <error@plt>
  407720:	str	xzr, [x29, #192]
  407724:	b	407db8 <__fxstatat@plt+0x4838>
  407728:	mov	w26, #0x11                  	// #17
  40772c:	b	407674 <__fxstatat@plt+0x40f4>
  407730:	ldr	w26, [x0]
  407734:	str	wzr, [x29, #176]
  407738:	cmp	w26, #0x2
  40773c:	b.ne	4076a8 <__fxstatat@plt+0x4128>  // b.any
  407740:	cbnz	w22, 4076a8 <__fxstatat@plt+0x4128>
  407744:	ldrb	w0, [x25, #24]
  407748:	cbz	w0, 4075e8 <__fxstatat@plt+0x4068>
  40774c:	b	4076a8 <__fxstatat@plt+0x4128>
  407750:	tbz	w20, #31, 407764 <__fxstatat@plt+0x41e4>
  407754:	mov	w22, w27
  407758:	b	407738 <__fxstatat@plt+0x41b8>
  40775c:	mov	w26, #0x15                  	// #21
  407760:	b	4076a8 <__fxstatat@plt+0x4128>
  407764:	str	w27, [x29, #232]
  407768:	add	x1, x29, #0x2b0
  40776c:	mov	w0, w20
  407770:	bl	410e40 <__fxstatat@plt+0xd8c0>
  407774:	str	w0, [x29, #184]
  407778:	mov	w0, w0
  40777c:	cbz	w0, 4077c8 <__fxstatat@plt+0x4248>
  407780:	bl	4034a0 <__errno_location@plt>
  407784:	ldr	w23, [x0]
  407788:	mov	w2, #0x5                   	// #5
  40778c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407790:	mov	x0, #0x0                   	// #0
  407794:	add	x1, x1, #0x9da
  407798:	bl	403400 <dcgettext@plt>
  40779c:	mov	x22, x0
  4077a0:	mov	x1, x19
  4077a4:	mov	w0, #0x4                   	// #4
  4077a8:	bl	40cab0 <__fxstatat@plt+0x9530>
  4077ac:	mov	x3, x0
  4077b0:	mov	x2, x22
  4077b4:	mov	w1, w23
  4077b8:	mov	w0, #0x0                   	// #0
  4077bc:	bl	402d10 <error@plt>
  4077c0:	mov	w26, #0x0                   	// #0
  4077c4:	b	40752c <__fxstatat@plt+0x3fac>
  4077c8:	cbz	w23, 407d14 <__fxstatat@plt+0x4794>
  4077cc:	ldr	w0, [x25, #56]
  4077d0:	cbz	w0, 408654 <__fxstatat@plt+0x50d4>
  4077d4:	mov	x1, #0x9409                	// #37897
  4077d8:	mov	w2, w21
  4077dc:	mov	w0, w20
  4077e0:	movk	x1, #0x4004, lsl #16
  4077e4:	bl	403550 <ioctl@plt>
  4077e8:	cbz	w0, 407d14 <__fxstatat@plt+0x4794>
  4077ec:	ldr	w0, [x25, #56]
  4077f0:	cmp	w0, #0x2
  4077f4:	b.ne	408654 <__fxstatat@plt+0x50d4>  // b.any
  4077f8:	bl	4034a0 <__errno_location@plt>
  4077fc:	ldr	w26, [x0]
  407800:	mov	w2, #0x5                   	// #5
  407804:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407808:	mov	x0, #0x0                   	// #0
  40780c:	add	x1, x1, #0xa68
  407810:	bl	403400 <dcgettext@plt>
  407814:	mov	x22, x0
  407818:	mov	x2, x19
  40781c:	mov	w1, #0x4                   	// #4
  407820:	mov	w0, #0x0                   	// #0
  407824:	bl	40ca24 <__fxstatat@plt+0x94a4>
  407828:	mov	x2, x28
  40782c:	mov	x23, x0
  407830:	mov	w1, #0x4                   	// #4
  407834:	mov	w0, #0x1                   	// #1
  407838:	bl	40ca24 <__fxstatat@plt+0x94a4>
  40783c:	mov	x4, x0
  407840:	mov	x3, x23
  407844:	mov	x2, x22
  407848:	mov	w1, w26
  40784c:	mov	w0, #0x0                   	// #0
  407850:	bl	402d10 <error@plt>
  407854:	b	4077c0 <__fxstatat@plt+0x4240>
  407858:	mov	w0, #0x1                   	// #1
  40785c:	b	4085b0 <__fxstatat@plt+0x5030>
  407860:	ldr	w0, [x29, #184]
  407864:	str	x8, [x29, #104]
  407868:	cmp	w0, #0x1
  40786c:	b.eq	407994 <__fxstatat@plt+0x4414>  // b.none
  407870:	cmp	w0, #0x3
  407874:	mov	x3, x23
  407878:	cset	w2, eq  // eq = none
  40787c:	mov	x1, x19
  407880:	mov	w0, w20
  407884:	bl	405308 <__fxstatat@plt+0x1d88>
  407888:	ands	w23, w0, #0xff
  40788c:	ldr	x8, [x29, #104]
  407890:	b.eq	407abc <__fxstatat@plt+0x453c>  // b.none
  407894:	ldr	w0, [x29, #184]
  407898:	cmp	w0, #0x3
  40789c:	ldr	x0, [x29, #144]
  4078a0:	csel	x4, x0, xzr, eq  // eq = none
  4078a4:	add	x0, x29, #0xf7
  4078a8:	str	x0, [sp, #16]
  4078ac:	add	x0, x29, #0xf8
  4078b0:	str	x0, [sp, #8]
  4078b4:	ldr	x2, [x29, #120]
  4078b8:	mov	x7, x19
  4078bc:	ldr	x0, [x29, #160]
  4078c0:	str	x0, [sp]
  4078c4:	mov	x6, x28
  4078c8:	mov	x3, x26
  4078cc:	mov	w1, w20
  4078d0:	mov	w0, w21
  4078d4:	mov	w5, #0x1                   	// #1
  4078d8:	str	x8, [x29, #104]
  4078dc:	bl	4053c4 <__fxstatat@plt+0x1e44>
  4078e0:	tst	w0, #0xff
  4078e4:	b.eq	407abc <__fxstatat@plt+0x453c>  // b.none
  4078e8:	ldr	x0, [x29, #248]
  4078ec:	ldr	x8, [x29, #104]
  4078f0:	add	x4, x8, x0
  4078f4:	cbz	x0, 4078fc <__fxstatat@plt+0x437c>
  4078f8:	ldrb	w23, [x29, #247]
  4078fc:	cmp	x22, x4
  407900:	b.ne	4079f4 <__fxstatat@plt+0x4474>  // b.any
  407904:	ldr	x3, [x29, #160]
  407908:	mov	x2, x8
  40790c:	mov	w0, #0x1                   	// #1
  407910:	strb	w0, [x29, #289]
  407914:	ldr	x0, [x29, #296]
  407918:	str	x4, [x29, #104]
  40791c:	str	x3, [x29, #136]
  407920:	str	x2, [x29, #160]
  407924:	bl	403260 <free@plt>
  407928:	str	xzr, [x29, #280]
  40792c:	ldrb	w0, [x29, #289]
  407930:	str	xzr, [x29, #296]
  407934:	ldr	x4, [x29, #104]
  407938:	ldr	x3, [x29, #136]
  40793c:	ldr	x2, [x29, #160]
  407940:	cbz	w0, 4085d4 <__fxstatat@plt+0x5054>
  407944:	cmp	x22, x4
  407948:	cset	w26, gt
  40794c:	cmp	w26, #0x0
  407950:	ccmp	w23, #0x0, #0x0, eq  // eq = none
  407954:	b.eq	407ae8 <__fxstatat@plt+0x4568>  // b.none
  407958:	ldr	w0, [x29, #184]
  40795c:	cmp	w0, #0x1
  407960:	b.eq	407ad4 <__fxstatat@plt+0x4554>  // b.none
  407964:	mov	x1, x22
  407968:	mov	w0, w20
  40796c:	str	x4, [x29, #168]
  407970:	bl	403430 <ftruncate@plt>
  407974:	ldr	x4, [x29, #168]
  407978:	cbz	w0, 407c44 <__fxstatat@plt+0x46c4>
  40797c:	bl	4034a0 <__errno_location@plt>
  407980:	ldr	w23, [x0]
  407984:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407988:	mov	w2, #0x5                   	// #5
  40798c:	add	x1, x1, #0xab3
  407990:	b	407c7c <__fxstatat@plt+0x46fc>
  407994:	mov	x1, x23
  407998:	mov	w0, w20
  40799c:	bl	404d20 <__fxstatat@plt+0x17a0>
  4079a0:	tst	w0, #0xff
  4079a4:	ldr	x8, [x29, #104]
  4079a8:	b.ne	4079e8 <__fxstatat@plt+0x4468>  // b.any
  4079ac:	bl	4034a0 <__errno_location@plt>
  4079b0:	ldr	w23, [x0]
  4079b4:	mov	w2, #0x5                   	// #5
  4079b8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4079bc:	mov	x0, #0x0                   	// #0
  4079c0:	add	x1, x1, #0xaa2
  4079c4:	bl	403400 <dcgettext@plt>
  4079c8:	mov	x22, x0
  4079cc:	mov	x2, x19
  4079d0:	mov	w1, #0x3                   	// #3
  4079d4:	mov	w0, #0x0                   	// #0
  4079d8:	bl	40cb58 <__fxstatat@plt+0x95d8>
  4079dc:	b	407aa8 <__fxstatat@plt+0x4528>
  4079e0:	mov	w23, #0x0                   	// #0
  4079e4:	b	407894 <__fxstatat@plt+0x4314>
  4079e8:	mov	w23, #0x0                   	// #0
  4079ec:	mov	x4, #0x0                   	// #0
  4079f0:	b	4078a4 <__fxstatat@plt+0x4324>
  4079f4:	ldr	w0, [x29, #136]
  4079f8:	mov	x2, x8
  4079fc:	ldr	x3, [x29, #160]
  407a00:	add	w0, w0, #0x1
  407a04:	str	w0, [x29, #136]
  407a08:	ldr	x1, [x29, #280]
  407a0c:	ldr	w5, [x29, #136]
  407a10:	ldr	x0, [x29, #296]
  407a14:	cmp	x1, w5, uxtw
  407a18:	b.ls	407914 <__fxstatat@plt+0x4394>  // b.plast
  407a1c:	ldr	w1, [x29, #136]
  407a20:	mov	w4, #0x18                  	// #24
  407a24:	umull	x1, w1, w4
  407a28:	add	x4, x0, x1
  407a2c:	ldr	x8, [x0, x1]
  407a30:	ldr	x0, [x4, #8]
  407a34:	str	x0, [x29, #160]
  407a38:	add	x0, x8, x0
  407a3c:	cmp	x22, x0
  407a40:	b.ge	407a54 <__fxstatat@plt+0x44d4>  // b.tcont
  407a44:	cmp	x8, x22
  407a48:	csel	x8, x8, x22, le
  407a4c:	sub	x0, x22, x8
  407a50:	str	x0, [x29, #160]
  407a54:	sub	x2, x8, x2
  407a58:	subs	x23, x2, x3
  407a5c:	b.eq	4079e0 <__fxstatat@plt+0x4460>  // b.none
  407a60:	mov	x1, x8
  407a64:	mov	w0, w21
  407a68:	mov	w2, #0x0                   	// #0
  407a6c:	str	x8, [x29, #104]
  407a70:	bl	402e60 <lseek@plt>
  407a74:	ldr	x8, [x29, #104]
  407a78:	tbz	x0, #63, 407860 <__fxstatat@plt+0x42e0>
  407a7c:	bl	4034a0 <__errno_location@plt>
  407a80:	ldr	w23, [x0]
  407a84:	mov	w2, #0x5                   	// #5
  407a88:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407a8c:	mov	x0, #0x0                   	// #0
  407a90:	add	x1, x1, #0x4d7
  407a94:	bl	403400 <dcgettext@plt>
  407a98:	mov	x22, x0
  407a9c:	mov	x1, x28
  407aa0:	mov	w0, #0x4                   	// #4
  407aa4:	bl	40cab0 <__fxstatat@plt+0x9530>
  407aa8:	mov	x3, x0
  407aac:	mov	x2, x22
  407ab0:	mov	w1, w23
  407ab4:	mov	w0, #0x0                   	// #0
  407ab8:	bl	402d10 <error@plt>
  407abc:	ldr	x0, [x29, #296]
  407ac0:	bl	403260 <free@plt>
  407ac4:	mov	w26, #0x0                   	// #0
  407ac8:	b	407d68 <__fxstatat@plt+0x47e8>
  407acc:	str	wzr, [x29, #136]
  407ad0:	b	407a08 <__fxstatat@plt+0x4488>
  407ad4:	sub	x1, x22, x4
  407ad8:	mov	w0, w20
  407adc:	bl	404d20 <__fxstatat@plt+0x17a0>
  407ae0:	tst	w0, #0xff
  407ae4:	b.eq	40797c <__fxstatat@plt+0x43fc>  // b.none
  407ae8:	ldrb	w0, [x25, #31]
  407aec:	cbz	w0, 407b6c <__fxstatat@plt+0x45ec>
  407af0:	ldr	x0, [x29, #376]
  407af4:	str	x0, [x29, #256]
  407af8:	ldr	x0, [x29, #384]
  407afc:	str	x0, [x29, #264]
  407b00:	ldr	x0, [x29, #392]
  407b04:	str	x0, [x29, #272]
  407b08:	ldr	x0, [x29, #400]
  407b0c:	add	x2, x29, #0x100
  407b10:	mov	x1, x19
  407b14:	str	x0, [x29, #280]
  407b18:	mov	w0, w20
  407b1c:	bl	40e094 <__fxstatat@plt+0xab14>
  407b20:	cbz	w0, 407b6c <__fxstatat@plt+0x45ec>
  407b24:	bl	4034a0 <__errno_location@plt>
  407b28:	ldr	w23, [x0]
  407b2c:	mov	w2, #0x5                   	// #5
  407b30:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407b34:	mov	x0, #0x0                   	// #0
  407b38:	add	x1, x1, #0xac7
  407b3c:	bl	403400 <dcgettext@plt>
  407b40:	mov	x22, x0
  407b44:	mov	x1, x19
  407b48:	mov	w0, #0x4                   	// #4
  407b4c:	bl	40cab0 <__fxstatat@plt+0x9530>
  407b50:	mov	x3, x0
  407b54:	mov	x2, x22
  407b58:	mov	w0, #0x0                   	// #0
  407b5c:	mov	w1, w23
  407b60:	bl	402d10 <error@plt>
  407b64:	ldrb	w0, [x25, #36]
  407b68:	cbnz	w0, 407ac4 <__fxstatat@plt+0x4544>
  407b6c:	ldrb	w0, [x25, #29]
  407b70:	cbz	w0, 407bb8 <__fxstatat@plt+0x4638>
  407b74:	ldr	x1, [x29, #328]
  407b78:	ldr	x0, [x29, #712]
  407b7c:	cmp	x1, x0
  407b80:	b.eq	407bb8 <__fxstatat@plt+0x4638>  // b.none
  407b84:	ldrb	w4, [x29, #232]
  407b88:	add	x5, x29, #0x2c0
  407b8c:	add	x3, x29, #0x130
  407b90:	mov	w2, w20
  407b94:	mov	x1, x19
  407b98:	mov	x0, x25
  407b9c:	bl	4059dc <__fxstatat@plt+0x245c>
  407ba0:	cmn	w0, #0x1
  407ba4:	b.eq	407ac4 <__fxstatat@plt+0x4544>  // b.none
  407ba8:	cbnz	w0, 407bb8 <__fxstatat@plt+0x4638>
  407bac:	ldr	w0, [x29, #132]
  407bb0:	and	w0, w0, #0xfffff1ff
  407bb4:	str	w0, [x29, #132]
  407bb8:	ldrb	w0, [x25, #39]
  407bbc:	cbz	w0, 407d40 <__fxstatat@plt+0x47c0>
  407bc0:	ldr	w0, [x29, #704]
  407bc4:	tbz	w0, #7, 407d1c <__fxstatat@plt+0x479c>
  407bc8:	mov	w22, #0x0                   	// #0
  407bcc:	mov	x4, x25
  407bd0:	mov	w3, w20
  407bd4:	mov	x2, x19
  407bd8:	mov	w1, w21
  407bdc:	mov	x0, x28
  407be0:	bl	404e34 <__fxstatat@plt+0x18b4>
  407be4:	ands	w26, w0, #0xff
  407be8:	b.ne	407bf4 <__fxstatat@plt+0x4674>  // b.any
  407bec:	ldrb	w26, [x25, #40]
  407bf0:	eor	w26, w26, #0x1
  407bf4:	cbz	w22, 407c10 <__fxstatat@plt+0x4690>
  407bf8:	ldr	w1, [x29, #156]
  407bfc:	ldr	w0, [x29, #176]
  407c00:	bic	w2, w1, w0
  407c04:	mov	x1, x19
  407c08:	mov	w0, w20
  407c0c:	bl	404e1c <__fxstatat@plt+0x189c>
  407c10:	ldr	x0, [x25, #24]
  407c14:	and	x0, x0, #0xffffffffffffff
  407c18:	and	x0, x0, #0xffff0000000000ff
  407c1c:	cbz	x0, 407d48 <__fxstatat@plt+0x47c8>
  407c20:	ldr	w4, [x29, #132]
  407c24:	mov	w3, w20
  407c28:	mov	x2, x19
  407c2c:	mov	w1, w21
  407c30:	mov	x0, x28
  407c34:	bl	408f28 <__fxstatat@plt+0x59a8>
  407c38:	cbz	w0, 407d68 <__fxstatat@plt+0x47e8>
  407c3c:	ldrb	w0, [x25, #36]
  407c40:	b	407d60 <__fxstatat@plt+0x47e0>
  407c44:	ldr	w0, [x29, #184]
  407c48:	cmp	w26, #0x0
  407c4c:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  407c50:	b.ne	407ae8 <__fxstatat@plt+0x4568>  // b.any
  407c54:	sub	x2, x22, x4
  407c58:	mov	x1, x4
  407c5c:	mov	w0, w20
  407c60:	bl	404dc8 <__fxstatat@plt+0x1848>
  407c64:	tbz	w0, #31, 407ae8 <__fxstatat@plt+0x4568>
  407c68:	bl	4034a0 <__errno_location@plt>
  407c6c:	ldr	w23, [x0]
  407c70:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407c74:	add	x1, x1, #0x4e7
  407c78:	mov	w2, #0x5                   	// #5
  407c7c:	mov	x0, #0x0                   	// #0
  407c80:	bl	403400 <dcgettext@plt>
  407c84:	mov	x1, x19
  407c88:	mov	x22, x0
  407c8c:	mov	w0, #0x4                   	// #4
  407c90:	bl	40cab0 <__fxstatat@plt+0x9530>
  407c94:	b	40863c <__fxstatat@plt+0x50bc>
  407c98:	ldr	w0, [x29, #168]
  407c9c:	mov	x7, x19
  407ca0:	ldr	x2, [x29, #120]
  407ca4:	cmp	w0, #0x0
  407ca8:	ldr	x0, [x29, #144]
  407cac:	mov	x6, x28
  407cb0:	mov	x3, x26
  407cb4:	mov	w1, w20
  407cb8:	csel	x0, x0, xzr, ne  // ne = any
  407cbc:	str	x0, [x29, #144]
  407cc0:	ldr	w0, [x25, #12]
  407cc4:	ldr	x4, [x29, #144]
  407cc8:	cmp	w0, #0x3
  407ccc:	add	x0, x29, #0xf8
  407cd0:	str	x0, [sp, #16]
  407cd4:	add	x0, x29, #0x100
  407cd8:	str	x0, [sp, #8]
  407cdc:	mov	x0, #0xffffffffffffffff    	// #-1
  407ce0:	str	x0, [sp]
  407ce4:	cset	w5, eq  // eq = none
  407ce8:	mov	w0, w21
  407cec:	bl	4053c4 <__fxstatat@plt+0x1e44>
  407cf0:	tst	w0, #0xff
  407cf4:	b.eq	407ac4 <__fxstatat@plt+0x4544>  // b.none
  407cf8:	ldrb	w0, [x29, #248]
  407cfc:	cbz	w0, 407ae8 <__fxstatat@plt+0x4568>
  407d00:	ldr	x1, [x29, #256]
  407d04:	mov	w0, w20
  407d08:	bl	403430 <ftruncate@plt>
  407d0c:	tbz	w0, #31, 407ae8 <__fxstatat@plt+0x4568>
  407d10:	b	40797c <__fxstatat@plt+0x43fc>
  407d14:	str	xzr, [x29, #192]
  407d18:	b	407ae8 <__fxstatat@plt+0x4568>
  407d1c:	bl	402d50 <geteuid@plt>
  407d20:	cbz	w0, 407bc8 <__fxstatat@plt+0x4648>
  407d24:	mov	x1, x19
  407d28:	mov	w0, w20
  407d2c:	mov	w2, #0x180                 	// #384
  407d30:	bl	404e1c <__fxstatat@plt+0x189c>
  407d34:	cmp	w0, #0x0
  407d38:	cset	w22, eq  // eq = none
  407d3c:	b	407bcc <__fxstatat@plt+0x464c>
  407d40:	mov	w26, w27
  407d44:	b	407c10 <__fxstatat@plt+0x4690>
  407d48:	ldrb	w0, [x25, #43]
  407d4c:	cbz	w0, 407f80 <__fxstatat@plt+0x4a00>
  407d50:	ldr	w2, [x25, #16]
  407d54:	mov	w1, w20
  407d58:	mov	x0, x19
  407d5c:	bl	408fd0 <__fxstatat@plt+0x5a50>
  407d60:	cmp	w0, #0x0
  407d64:	csel	w26, w26, wzr, eq  // eq = none
  407d68:	mov	w0, w20
  407d6c:	bl	4030d0 <close@plt>
  407d70:	tbz	w0, #31, 407db8 <__fxstatat@plt+0x4838>
  407d74:	bl	4034a0 <__errno_location@plt>
  407d78:	ldr	w22, [x0]
  407d7c:	mov	w2, #0x5                   	// #5
  407d80:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407d84:	mov	x0, #0x0                   	// #0
  407d88:	add	x1, x1, #0xafd
  407d8c:	bl	403400 <dcgettext@plt>
  407d90:	mov	x20, x0
  407d94:	mov	x1, x19
  407d98:	mov	w0, #0x4                   	// #4
  407d9c:	bl	40cab0 <__fxstatat@plt+0x9530>
  407da0:	mov	w26, #0x0                   	// #0
  407da4:	mov	x3, x0
  407da8:	mov	x2, x20
  407dac:	mov	w1, w22
  407db0:	mov	w0, #0x0                   	// #0
  407db4:	bl	402d10 <error@plt>
  407db8:	mov	w0, w21
  407dbc:	bl	4030d0 <close@plt>
  407dc0:	tbz	w0, #31, 407e08 <__fxstatat@plt+0x4888>
  407dc4:	bl	4034a0 <__errno_location@plt>
  407dc8:	ldr	w21, [x0]
  407dcc:	mov	w2, #0x5                   	// #5
  407dd0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407dd4:	mov	x0, #0x0                   	// #0
  407dd8:	add	x1, x1, #0xafd
  407ddc:	bl	403400 <dcgettext@plt>
  407de0:	mov	x20, x0
  407de4:	mov	x1, x28
  407de8:	mov	w0, #0x4                   	// #4
  407dec:	bl	40cab0 <__fxstatat@plt+0x9530>
  407df0:	mov	w26, #0x0                   	// #0
  407df4:	mov	x3, x0
  407df8:	mov	x2, x20
  407dfc:	mov	w1, w21
  407e00:	mov	w0, #0x0                   	// #0
  407e04:	bl	402d10 <error@plt>
  407e08:	ldr	x0, [x29, #192]
  407e0c:	bl	403260 <free@plt>
  407e10:	cbz	w26, 40638c <__fxstatat@plt+0x2e0c>
  407e14:	mov	w27, w26
  407e18:	mov	w21, #0x0                   	// #0
  407e1c:	ldr	w0, [x29, #232]
  407e20:	cbz	w0, 408284 <__fxstatat@plt+0x4d04>
  407e24:	ldr	w0, [x29, #216]
  407e28:	cbnz	w0, 4082cc <__fxstatat@plt+0x4d4c>
  407e2c:	ldrb	w0, [x25, #23]
  407e30:	cbz	w0, 407e40 <__fxstatat@plt+0x48c0>
  407e34:	ldr	w0, [x29, #188]
  407e38:	cmp	w0, #0x4, lsl #12
  407e3c:	b.ne	405d68 <__fxstatat@plt+0x27e8>  // b.any
  407e40:	cbnz	w26, 405d68 <__fxstatat@plt+0x27e8>
  407e44:	ldrb	w0, [x25, #31]
  407e48:	cbz	w0, 407ee8 <__fxstatat@plt+0x4968>
  407e4c:	ldr	x0, [x29, #376]
  407e50:	str	x0, [x29, #688]
  407e54:	ldr	x0, [x29, #384]
  407e58:	str	x0, [x29, #696]
  407e5c:	ldr	x0, [x29, #392]
  407e60:	str	x0, [x29, #704]
  407e64:	ldr	x0, [x29, #400]
  407e68:	str	x0, [x29, #712]
  407e6c:	add	x1, x29, #0x2b0
  407e70:	mov	x0, x19
  407e74:	cbz	w21, 4082f8 <__fxstatat@plt+0x4d78>
  407e78:	bl	40e3a4 <__fxstatat@plt+0xae24>
  407e7c:	mov	w20, w0
  407e80:	cbz	w0, 407e94 <__fxstatat@plt+0x4914>
  407e84:	bl	4034a0 <__errno_location@plt>
  407e88:	ldr	w0, [x0]
  407e8c:	cmp	w0, #0x26
  407e90:	csel	w20, w20, wzr, ne  // ne = any
  407e94:	cmp	w20, #0x0
  407e98:	cset	w0, ne  // ne = any
  407e9c:	cbz	w0, 407ee8 <__fxstatat@plt+0x4968>
  407ea0:	bl	4034a0 <__errno_location@plt>
  407ea4:	ldr	w22, [x0]
  407ea8:	mov	w2, #0x5                   	// #5
  407eac:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407eb0:	mov	x0, #0x0                   	// #0
  407eb4:	add	x1, x1, #0xac7
  407eb8:	bl	403400 <dcgettext@plt>
  407ebc:	mov	x20, x0
  407ec0:	mov	x1, x19
  407ec4:	mov	w0, #0x4                   	// #4
  407ec8:	bl	40cab0 <__fxstatat@plt+0x9530>
  407ecc:	mov	x3, x0
  407ed0:	mov	x2, x20
  407ed4:	mov	w0, #0x0                   	// #0
  407ed8:	mov	w1, w22
  407edc:	bl	402d10 <error@plt>
  407ee0:	ldrb	w0, [x25, #36]
  407ee4:	cbnz	w0, 405d64 <__fxstatat@plt+0x27e4>
  407ee8:	cbnz	w21, 407f40 <__fxstatat@plt+0x49c0>
  407eec:	ldrb	w0, [x25, #29]
  407ef0:	cbz	w0, 407f40 <__fxstatat@plt+0x49c0>
  407ef4:	ldr	w0, [x29, #232]
  407ef8:	cbnz	w0, 407f0c <__fxstatat@plt+0x498c>
  407efc:	ldr	x1, [x29, #328]
  407f00:	ldr	x0, [x29, #456]
  407f04:	cmp	x1, x0
  407f08:	b.eq	407f40 <__fxstatat@plt+0x49c0>  // b.none
  407f0c:	ldrb	w4, [x29, #232]
  407f10:	add	x5, x29, #0x1c0
  407f14:	add	x3, x29, #0x130
  407f18:	mov	x1, x19
  407f1c:	mov	x0, x25
  407f20:	mov	w2, #0xffffffff            	// #-1
  407f24:	bl	4059dc <__fxstatat@plt+0x245c>
  407f28:	cmn	w0, #0x1
  407f2c:	b.eq	405d64 <__fxstatat@plt+0x27e4>  // b.none
  407f30:	cbnz	w0, 407f40 <__fxstatat@plt+0x49c0>
  407f34:	ldr	w0, [x29, #220]
  407f38:	and	w0, w0, #0xfffff1ff
  407f3c:	str	w0, [x29, #220]
  407f40:	ldrb	w0, [x25, #39]
  407f44:	cbnz	w0, 408304 <__fxstatat@plt+0x4d84>
  407f48:	cbnz	w21, 405d68 <__fxstatat@plt+0x27e8>
  407f4c:	ldr	x0, [x25, #24]
  407f50:	and	x0, x0, #0xffffffffffffff
  407f54:	and	x0, x0, #0xffff0000000000ff
  407f58:	cbz	x0, 408330 <__fxstatat@plt+0x4db0>
  407f5c:	ldr	w4, [x29, #220]
  407f60:	mov	w3, #0xffffffff            	// #-1
  407f64:	mov	x2, x19
  407f68:	mov	w1, w3
  407f6c:	mov	x0, x28
  407f70:	bl	408f28 <__fxstatat@plt+0x59a8>
  407f74:	cbz	w0, 405d68 <__fxstatat@plt+0x27e8>
  407f78:	ldrb	w0, [x25, #36]
  407f7c:	b	408348 <__fxstatat@plt+0x4dc8>
  407f80:	ldrb	w0, [x25, #32]
  407f84:	cbz	w0, 407fa0 <__fxstatat@plt+0x4a20>
  407f88:	ldr	w0, [x29, #232]
  407f8c:	cbz	w0, 407fa0 <__fxstatat@plt+0x4a20>
  407f90:	bl	405b98 <__fxstatat@plt+0x2618>
  407f94:	mov	w2, #0x1b6                 	// #438
  407f98:	bic	w2, w2, w0
  407f9c:	b	407d54 <__fxstatat@plt+0x47d4>
  407fa0:	ldr	w0, [x29, #176]
  407fa4:	cbz	w0, 407d68 <__fxstatat@plt+0x47e8>
  407fa8:	bl	405b98 <__fxstatat@plt+0x2618>
  407fac:	ldr	w1, [x29, #176]
  407fb0:	bics	wzr, w1, w0
  407fb4:	b.eq	407d68 <__fxstatat@plt+0x47e8>  // b.none
  407fb8:	ldr	w2, [x29, #156]
  407fbc:	mov	x1, x19
  407fc0:	mov	w0, w20
  407fc4:	bl	404e1c <__fxstatat@plt+0x189c>
  407fc8:	cbz	w0, 407d68 <__fxstatat@plt+0x47e8>
  407fcc:	bl	4034a0 <__errno_location@plt>
  407fd0:	ldr	w23, [x0]
  407fd4:	mov	w2, #0x5                   	// #5
  407fd8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  407fdc:	mov	x0, #0x0                   	// #0
  407fe0:	add	x1, x1, #0xadf
  407fe4:	bl	403400 <dcgettext@plt>
  407fe8:	mov	x22, x0
  407fec:	mov	x1, x19
  407ff0:	mov	w0, #0x4                   	// #4
  407ff4:	bl	40cab0 <__fxstatat@plt+0x9530>
  407ff8:	mov	x3, x0
  407ffc:	mov	x2, x22
  408000:	mov	w1, w23
  408004:	mov	w0, #0x0                   	// #0
  408008:	bl	402d10 <error@plt>
  40800c:	b	407c3c <__fxstatat@plt+0x46bc>
  408010:	ldr	w0, [x29, #188]
  408014:	cmp	w0, #0x1, lsl #12
  408018:	b.ne	408064 <__fxstatat@plt+0x4ae4>  // b.any
  40801c:	ldr	w0, [x29, #200]
  408020:	mov	x2, #0x0                   	// #0
  408024:	ldr	w1, [x29, #220]
  408028:	bic	w20, w1, w0
  40802c:	mov	x0, x19
  408030:	mov	w1, w20
  408034:	bl	40f51c <__fxstatat@plt+0xbf9c>
  408038:	cbz	w0, 408264 <__fxstatat@plt+0x4ce4>
  40803c:	and	w1, w20, #0xffffefff
  408040:	mov	x0, x19
  408044:	bl	402e70 <mkfifo@plt>
  408048:	cbz	w0, 408264 <__fxstatat@plt+0x4ce4>
  40804c:	bl	4034a0 <__errno_location@plt>
  408050:	ldr	w21, [x0]
  408054:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408058:	mov	w2, #0x5                   	// #5
  40805c:	add	x1, x1, #0xb10
  408060:	b	406f14 <__fxstatat@plt+0x3994>
  408064:	ldr	w1, [x29, #220]
  408068:	mov	w0, #0xb000                	// #45056
  40806c:	and	w0, w1, w0
  408070:	cmp	w0, #0x2, lsl #12
  408074:	b.eq	408084 <__fxstatat@plt+0x4b04>  // b.none
  408078:	ldr	w0, [x29, #188]
  40807c:	cmp	w0, #0xc, lsl #12
  408080:	b.ne	4080b8 <__fxstatat@plt+0x4b38>  // b.any
  408084:	ldr	x2, [x29, #336]
  408088:	ldr	w0, [x29, #200]
  40808c:	ldr	w1, [x29, #220]
  408090:	bic	w1, w1, w0
  408094:	mov	x0, x19
  408098:	bl	40f51c <__fxstatat@plt+0xbf9c>
  40809c:	cbz	w0, 4070cc <__fxstatat@plt+0x3b4c>
  4080a0:	bl	4034a0 <__errno_location@plt>
  4080a4:	ldr	w21, [x0]
  4080a8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4080ac:	mov	w2, #0x5                   	// #5
  4080b0:	add	x1, x1, #0xb26
  4080b4:	b	406f14 <__fxstatat@plt+0x3994>
  4080b8:	ldr	w0, [x29, #188]
  4080bc:	cmp	w0, #0xa, lsl #12
  4080c0:	b.ne	40822c <__fxstatat@plt+0x4cac>  // b.any
  4080c4:	ldr	x1, [x29, #352]
  4080c8:	mov	x0, x28
  4080cc:	bl	409040 <__fxstatat@plt+0x5ac0>
  4080d0:	mov	x21, x0
  4080d4:	cbnz	x0, 4080f0 <__fxstatat@plt+0x4b70>
  4080d8:	bl	4034a0 <__errno_location@plt>
  4080dc:	ldr	w21, [x0]
  4080e0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4080e4:	mov	w2, #0x5                   	// #5
  4080e8:	add	x1, x1, #0xb44
  4080ec:	b	407410 <__fxstatat@plt+0x3e90>
  4080f0:	ldrb	w3, [x25, #22]
  4080f4:	mov	x2, x19
  4080f8:	mov	w4, #0xffffffff            	// #-1
  4080fc:	mov	w1, #0xffffff9c            	// #-100
  408100:	bl	408e20 <__fxstatat@plt+0x58a0>
  408104:	mov	w20, w0
  408108:	cmp	w0, #0x0
  40810c:	b.le	408170 <__fxstatat@plt+0x4bf0>
  408110:	ldrb	w0, [x25, #45]
  408114:	cbz	w0, 408170 <__fxstatat@plt+0x4bf0>
  408118:	ldr	w0, [x29, #232]
  40811c:	cbnz	w0, 408170 <__fxstatat@plt+0x4bf0>
  408120:	ldr	w0, [x29, #448]
  408124:	and	w0, w0, #0xf000
  408128:	cmp	w0, #0xa, lsl #12
  40812c:	b.ne	408170 <__fxstatat@plt+0x4bf0>  // b.any
  408130:	mov	x0, x21
  408134:	bl	402cc0 <strlen@plt>
  408138:	ldr	x22, [x29, #480]
  40813c:	cmp	x22, x0
  408140:	b.ne	408170 <__fxstatat@plt+0x4bf0>  // b.any
  408144:	mov	x1, x22
  408148:	mov	x0, x19
  40814c:	bl	409040 <__fxstatat@plt+0x5ac0>
  408150:	mov	x22, x0
  408154:	cbz	x0, 408170 <__fxstatat@plt+0x4bf0>
  408158:	mov	x1, x21
  40815c:	bl	4031d0 <strcmp@plt>
  408160:	cmp	w0, #0x0
  408164:	mov	x0, x22
  408168:	csel	w20, w20, wzr, ne  // ne = any
  40816c:	bl	403260 <free@plt>
  408170:	mov	x0, x21
  408174:	bl	403260 <free@plt>
  408178:	cmp	w20, #0x0
  40817c:	b.le	4081b4 <__fxstatat@plt+0x4c34>
  408180:	mov	w2, #0x5                   	// #5
  408184:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408188:	mov	x0, #0x0                   	// #0
  40818c:	add	x1, x1, #0xb61
  408190:	bl	403400 <dcgettext@plt>
  408194:	mov	x21, x0
  408198:	mov	x1, x19
  40819c:	mov	w0, #0x4                   	// #4
  4081a0:	bl	40cab0 <__fxstatat@plt+0x9530>
  4081a4:	mov	x3, x0
  4081a8:	mov	x2, x21
  4081ac:	mov	w1, w20
  4081b0:	b	406f38 <__fxstatat@plt+0x39b8>
  4081b4:	ldrb	w26, [x25, #37]
  4081b8:	cbz	w26, 4081c0 <__fxstatat@plt+0x4c40>
  4081bc:	bl	405740 <__fxstatat@plt+0x21c0>
  4081c0:	ldrb	w21, [x25, #29]
  4081c4:	cbz	w21, 40826c <__fxstatat@plt+0x4cec>
  4081c8:	ldr	w1, [x29, #328]
  4081cc:	mov	x0, x19
  4081d0:	ldr	w2, [x29, #332]
  4081d4:	bl	403210 <lchown@plt>
  4081d8:	cbz	w0, 408224 <__fxstatat@plt+0x4ca4>
  4081dc:	mov	x0, x25
  4081e0:	bl	405998 <__fxstatat@plt+0x2418>
  4081e4:	ands	w27, w0, #0xff
  4081e8:	b.ne	40827c <__fxstatat@plt+0x4cfc>  // b.any
  4081ec:	bl	4034a0 <__errno_location@plt>
  4081f0:	ldr	w20, [x0]
  4081f4:	mov	w2, #0x5                   	// #5
  4081f8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4081fc:	mov	x0, #0x0                   	// #0
  408200:	add	x1, x1, #0x5e2
  408204:	bl	403400 <dcgettext@plt>
  408208:	mov	x2, x0
  40820c:	mov	x3, x19
  408210:	mov	w1, w20
  408214:	mov	w0, #0x0                   	// #0
  408218:	bl	402d10 <error@plt>
  40821c:	ldrb	w26, [x25, #36]
  408220:	cbnz	w26, 40638c <__fxstatat@plt+0x2e0c>
  408224:	mov	w27, w21
  408228:	b	4073a4 <__fxstatat@plt+0x3e24>
  40822c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408230:	add	x1, x1, #0xb80
  408234:	mov	w2, #0x5                   	// #5
  408238:	mov	x0, #0x0                   	// #0
  40823c:	bl	403400 <dcgettext@plt>
  408240:	mov	x1, x28
  408244:	mov	x20, x0
  408248:	mov	w0, #0x4                   	// #4
  40824c:	bl	40cab0 <__fxstatat@plt+0x9530>
  408250:	b	40729c <__fxstatat@plt+0x3d1c>
  408254:	mov	w27, w0
  408258:	b	4070cc <__fxstatat@plt+0x3b4c>
  40825c:	mov	w27, w21
  408260:	b	4073a0 <__fxstatat@plt+0x3e20>
  408264:	mov	w21, w24
  408268:	b	407e1c <__fxstatat@plt+0x489c>
  40826c:	mov	w26, w21
  408270:	mov	w24, #0x0                   	// #0
  408274:	mov	w21, w27
  408278:	b	407e1c <__fxstatat@plt+0x489c>
  40827c:	mov	w21, w27
  408280:	b	4073a4 <__fxstatat@plt+0x3e24>
  408284:	ldrb	w0, [x25, #20]
  408288:	cbnz	w0, 407e24 <__fxstatat@plt+0x48a4>
  40828c:	ldr	w0, [x29, #188]
  408290:	cmp	w0, #0x4, lsl #12
  408294:	b.eq	407e24 <__fxstatat@plt+0x48a4>  // b.none
  408298:	ldr	x0, [x25, #32]
  40829c:	tst	x0, #0xff000000ff00
  4082a0:	b.eq	407e24 <__fxstatat@plt+0x48a4>  // b.none
  4082a4:	ldrb	w1, [x25, #37]
  4082a8:	mov	x3, x25
  4082ac:	mov	x0, x19
  4082b0:	mov	w2, #0x0                   	// #0
  4082b4:	bl	40583c <__fxstatat@plt+0x22bc>
  4082b8:	tst	w0, #0xff
  4082bc:	b.ne	407e24 <__fxstatat@plt+0x48a4>  // b.any
  4082c0:	ldrb	w0, [x25, #38]
  4082c4:	cbz	w0, 407e24 <__fxstatat@plt+0x48a4>
  4082c8:	b	40638c <__fxstatat@plt+0x2e0c>
  4082cc:	ldr	x0, [x25, #64]
  4082d0:	cbz	x0, 407e2c <__fxstatat@plt+0x48ac>
  4082d4:	add	x1, x29, #0x2b0
  4082d8:	mov	x0, x19
  4082dc:	bl	410e50 <__fxstatat@plt+0xd8d0>
  4082e0:	cbnz	w0, 407e2c <__fxstatat@plt+0x48ac>
  4082e4:	ldr	x0, [x25, #64]
  4082e8:	add	x2, x29, #0x2b0
  4082ec:	mov	x1, x19
  4082f0:	bl	409b44 <__fxstatat@plt+0x65c4>
  4082f4:	b	407e2c <__fxstatat@plt+0x48ac>
  4082f8:	bl	40e394 <__fxstatat@plt+0xae14>
  4082fc:	cmp	w0, #0x0
  408300:	b	407e98 <__fxstatat@plt+0x4918>
  408304:	mov	w3, #0xffffffff            	// #-1
  408308:	mov	x4, x25
  40830c:	mov	x2, x19
  408310:	mov	w1, w3
  408314:	mov	x0, x28
  408318:	bl	404e34 <__fxstatat@plt+0x18b4>
  40831c:	tst	w0, #0xff
  408320:	b.ne	407f48 <__fxstatat@plt+0x49c8>  // b.any
  408324:	ldrb	w0, [x25, #40]
  408328:	cbz	w0, 407f48 <__fxstatat@plt+0x49c8>
  40832c:	b	405d64 <__fxstatat@plt+0x27e4>
  408330:	ldrb	w0, [x25, #43]
  408334:	cbz	w0, 408350 <__fxstatat@plt+0x4dd0>
  408338:	ldr	w2, [x25, #16]
  40833c:	mov	x0, x19
  408340:	mov	w1, #0xffffffff            	// #-1
  408344:	bl	408fd0 <__fxstatat@plt+0x5a50>
  408348:	cbz	w0, 405d68 <__fxstatat@plt+0x27e8>
  40834c:	b	405d64 <__fxstatat@plt+0x27e4>
  408350:	ldrb	w0, [x25, #32]
  408354:	cbz	w0, 408384 <__fxstatat@plt+0x4e04>
  408358:	ldr	w0, [x29, #232]
  40835c:	cbz	w0, 408384 <__fxstatat@plt+0x4e04>
  408360:	ldr	w0, [x29, #220]
  408364:	mov	w2, #0x1b6                 	// #438
  408368:	mov	w20, #0x1ff                 	// #511
  40836c:	and	w0, w0, #0x7000
  408370:	cmp	w0, #0x4, lsl #12
  408374:	csel	w20, w20, w2, eq  // eq = none
  408378:	bl	405b98 <__fxstatat@plt+0x2618>
  40837c:	bic	w2, w20, w0
  408380:	b	40833c <__fxstatat@plt+0x4dbc>
  408384:	ldr	w0, [x29, #200]
  408388:	cbz	w0, 408470 <__fxstatat@plt+0x4ef0>
  40838c:	bl	405b98 <__fxstatat@plt+0x2618>
  408390:	ldr	w1, [x29, #200]
  408394:	bics	w0, w1, w0
  408398:	str	w0, [x29, #200]
  40839c:	cset	w1, ne  // ne = any
  4083a0:	eor	w0, w24, #0x1
  4083a4:	tst	w1, w0
  4083a8:	b.eq	408470 <__fxstatat@plt+0x4ef0>  // b.none
  4083ac:	ldr	w0, [x29, #232]
  4083b0:	cbz	w0, 4083fc <__fxstatat@plt+0x4e7c>
  4083b4:	add	x1, x29, #0x1b0
  4083b8:	mov	x0, x19
  4083bc:	bl	410e50 <__fxstatat@plt+0xd8d0>
  4083c0:	cbz	w0, 4083fc <__fxstatat@plt+0x4e7c>
  4083c4:	bl	4034a0 <__errno_location@plt>
  4083c8:	ldr	w21, [x0]
  4083cc:	mov	w2, #0x5                   	// #5
  4083d0:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  4083d4:	mov	x0, #0x0                   	// #0
  4083d8:	add	x1, x1, #0xf68
  4083dc:	bl	403400 <dcgettext@plt>
  4083e0:	mov	x20, x0
  4083e4:	mov	x1, x19
  4083e8:	mov	w0, #0x4                   	// #4
  4083ec:	bl	40cab0 <__fxstatat@plt+0x9530>
  4083f0:	mov	x3, x0
  4083f4:	mov	x2, x20
  4083f8:	b	405cd8 <__fxstatat@plt+0x2758>
  4083fc:	ldr	w0, [x29, #448]
  408400:	ldr	w1, [x29, #200]
  408404:	str	w0, [x29, #152]
  408408:	mov	w0, w0
  40840c:	bics	wzr, w1, w0
  408410:	b.eq	405d68 <__fxstatat@plt+0x27e8>  // b.none
  408414:	ldr	w0, [x29, #152]
  408418:	ldr	w1, [x29, #200]
  40841c:	orr	w1, w0, w1
  408420:	mov	x0, x19
  408424:	bl	402f40 <chmod@plt>
  408428:	cbz	w0, 405d68 <__fxstatat@plt+0x27e8>
  40842c:	bl	4034a0 <__errno_location@plt>
  408430:	ldr	w21, [x0]
  408434:	mov	w2, #0x5                   	// #5
  408438:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40843c:	mov	x0, #0x0                   	// #0
  408440:	add	x1, x1, #0xadf
  408444:	bl	403400 <dcgettext@plt>
  408448:	mov	x20, x0
  40844c:	mov	x1, x19
  408450:	mov	w0, #0x4                   	// #4
  408454:	bl	40cab0 <__fxstatat@plt+0x9530>
  408458:	mov	x3, x0
  40845c:	mov	x2, x20
  408460:	mov	w1, w21
  408464:	mov	w0, #0x0                   	// #0
  408468:	bl	402d10 <error@plt>
  40846c:	b	407f78 <__fxstatat@plt+0x49f8>
  408470:	cbz	w24, 405d68 <__fxstatat@plt+0x27e8>
  408474:	b	408414 <__fxstatat@plt+0x4e94>
  408478:	ldrb	w0, [x25, #46]
  40847c:	cbz	w0, 405d64 <__fxstatat@plt+0x27e4>
  408480:	mov	w2, #0x5                   	// #5
  408484:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408488:	mov	x0, #0x0                   	// #0
  40848c:	add	x1, x1, #0xbad
  408490:	bl	403400 <dcgettext@plt>
  408494:	mov	x20, x0
  408498:	ldr	x2, [x29, #224]
  40849c:	mov	w1, #0x4                   	// #4
  4084a0:	mov	w0, #0x0                   	// #0
  4084a4:	bl	40ca24 <__fxstatat@plt+0x94a4>
  4084a8:	mov	x21, x0
  4084ac:	mov	x2, x19
  4084b0:	mov	w1, #0x4                   	// #4
  4084b4:	mov	w0, #0x1                   	// #1
  4084b8:	bl	40ca24 <__fxstatat@plt+0x94a4>
  4084bc:	mov	x2, x21
  4084c0:	mov	x3, x0
  4084c4:	mov	x1, x20
  4084c8:	mov	w0, #0x1                   	// #1
  4084cc:	bl	402fc0 <__printf_chk@plt>
  4084d0:	b	405d68 <__fxstatat@plt+0x27e8>
  4084d4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4084d8:	mov	w2, #0x5                   	// #5
  4084dc:	add	x1, x1, #0xbc2
  4084e0:	b	408238 <__fxstatat@plt+0x4cb8>
  4084e4:	cmp	w0, #0x2
  4084e8:	b.ne	4084f4 <__fxstatat@plt+0x4f74>  // b.any
  4084ec:	ldr	w0, [x29, #184]
  4084f0:	cbnz	w0, 4086e0 <__fxstatat@plt+0x5160>
  4084f4:	ldr	w0, [x29, #616]
  4084f8:	mov	w1, #0x20000               	// #131072
  4084fc:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408500:	sub	x2, x2, x22
  408504:	cmp	w0, #0x20, lsl #12
  408508:	str	w3, [x29, #168]
  40850c:	csel	w0, w0, w1, ge  // ge = tcont
  408510:	mov	x1, x26
  408514:	str	x2, [x29, #192]
  408518:	sxtw	x0, w0
  40851c:	bl	409724 <__fxstatat@plt+0x61a4>
  408520:	ldr	w3, [x29, #168]
  408524:	ldr	x2, [x29, #192]
  408528:	cmp	w3, #0x8, lsl #12
  40852c:	b.ne	408540 <__fxstatat@plt+0x4fc0>  // b.any
  408530:	ldr	x1, [x29, #608]
  408534:	cmp	x26, x1
  408538:	b.ls	408540 <__fxstatat@plt+0x4fc0>  // b.plast
  40853c:	add	x26, x1, #0x1
  408540:	sub	x1, x0, #0x1
  408544:	add	x26, x1, x26
  408548:	udiv	x1, x26, x0
  40854c:	msub	x1, x1, x0, x26
  408550:	subs	x26, x26, x1
  408554:	cset	w3, eq  // eq = none
  408558:	cmp	x2, x26
  40855c:	cset	w1, cc  // cc = lo, ul, last
  408560:	orr	w1, w3, w1
  408564:	str	w1, [x29, #168]
  408568:	cbz	w1, 408574 <__fxstatat@plt+0x4ff4>
  40856c:	mov	x26, x0
  408570:	str	wzr, [x29, #168]
  408574:	add	x0, x22, x26
  408578:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40857c:	sub	x1, x22, #0x1
  408580:	str	x0, [x29, #192]
  408584:	add	x1, x0, x1
  408588:	udiv	x0, x1, x22
  40858c:	msub	x4, x0, x22, x1
  408590:	sub	x0, x1, x4
  408594:	str	x0, [x29, #120]
  408598:	ldr	w0, [x29, #184]
  40859c:	cbz	w0, 407c98 <__fxstatat@plt+0x4718>
  4085a0:	ldr	w0, [x29, #168]
  4085a4:	ldr	x22, [x29, #608]
  4085a8:	cbz	w0, 407858 <__fxstatat@plt+0x42d8>
  4085ac:	ldr	w0, [x25, #12]
  4085b0:	add	x1, x29, #0x100
  4085b4:	str	w0, [x29, #184]
  4085b8:	mov	w0, w21
  4085bc:	bl	4089fc <__fxstatat@plt+0x547c>
  4085c0:	add	x1, x29, #0x100
  4085c4:	mov	x4, #0x0                   	// #0
  4085c8:	mov	x3, #0x0                   	// #0
  4085cc:	mov	x2, #0x0                   	// #0
  4085d0:	str	x1, [x29, #112]
  4085d4:	ldr	x0, [x29, #112]
  4085d8:	str	x4, [x29, #104]
  4085dc:	str	x3, [x29, #136]
  4085e0:	str	x2, [x29, #160]
  4085e4:	bl	408a1c <__fxstatat@plt+0x549c>
  4085e8:	tst	w0, #0xff
  4085ec:	ldr	x4, [x29, #104]
  4085f0:	ldr	x3, [x29, #136]
  4085f4:	ldr	x2, [x29, #160]
  4085f8:	b.ne	407acc <__fxstatat@plt+0x454c>  // b.any
  4085fc:	ldrb	w0, [x29, #289]
  408600:	cbnz	w0, 407944 <__fxstatat@plt+0x43c4>
  408604:	ldrb	w0, [x29, #288]
  408608:	cbnz	w0, 407c98 <__fxstatat@plt+0x4718>
  40860c:	bl	4034a0 <__errno_location@plt>
  408610:	ldr	w23, [x0]
  408614:	mov	w2, #0x5                   	// #5
  408618:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40861c:	mov	x0, #0x0                   	// #0
  408620:	add	x1, x1, #0xa83
  408624:	bl	403400 <dcgettext@plt>
  408628:	mov	x22, x0
  40862c:	mov	x2, x28
  408630:	mov	w1, #0x3                   	// #3
  408634:	mov	w0, #0x0                   	// #0
  408638:	bl	40cb58 <__fxstatat@plt+0x95d8>
  40863c:	mov	x3, x0
  408640:	mov	x2, x22
  408644:	mov	w1, w23
  408648:	mov	w0, #0x0                   	// #0
  40864c:	bl	402d10 <error@plt>
  408650:	b	407ac4 <__fxstatat@plt+0x4544>
  408654:	bl	403090 <getpagesize@plt>
  408658:	sxtw	x22, w0
  40865c:	ldr	w0, [x29, #744]
  408660:	mov	w26, #0x20000               	// #131072
  408664:	mov	w1, #0x200                 	// #512
  408668:	mov	w3, #0x2                   	// #2
  40866c:	cmp	w0, #0x20, lsl #12
  408670:	mov	x2, #0x0                   	// #0
  408674:	csel	w26, w0, w26, ge  // ge = tcont
  408678:	cmp	w0, #0x0
  40867c:	csel	w0, w0, w1, gt
  408680:	mov	x1, #0x0                   	// #0
  408684:	sxtw	x26, w26
  408688:	sxtw	x0, w0
  40868c:	str	x0, [x29, #144]
  408690:	mov	w0, w21
  408694:	bl	409ac4 <__fxstatat@plt+0x6544>
  408698:	ldr	w0, [x29, #576]
  40869c:	and	w3, w0, #0xf000
  4086a0:	cmp	w3, #0x8, lsl #12
  4086a4:	b.ne	4086c4 <__fxstatat@plt+0x5144>  // b.any
  4086a8:	ldr	x0, [x29, #608]
  4086ac:	mov	x1, #0x200                 	// #512
  4086b0:	sdiv	x0, x0, x1
  4086b4:	ldr	x1, [x29, #624]
  4086b8:	cmp	x1, x0
  4086bc:	cset	w0, lt  // lt = tstop
  4086c0:	str	w0, [x29, #184]
  4086c4:	ldr	w0, [x29, #704]
  4086c8:	and	w0, w0, #0xf000
  4086cc:	cmp	w0, #0x8, lsl #12
  4086d0:	b.ne	4084f4 <__fxstatat@plt+0x4f74>  // b.any
  4086d4:	ldr	w0, [x25, #12]
  4086d8:	cmp	w0, #0x3
  4086dc:	b.ne	4084e4 <__fxstatat@plt+0x4f64>  // b.any
  4086e0:	str	w23, [x29, #168]
  4086e4:	b	408574 <__fxstatat@plt+0x4ff4>
  4086e8:	str	wzr, [x29, #176]
  4086ec:	b	407768 <__fxstatat@plt+0x41e8>
  4086f0:	ldr	w0, [x29, #216]
  4086f4:	cbnz	w0, 40699c <__fxstatat@plt+0x341c>
  4086f8:	mov	w0, #0x1                   	// #1
  4086fc:	mov	w24, #0x11                  	// #17
  408700:	str	xzr, [x29, #224]
  408704:	str	w0, [x29, #232]
  408708:	b	4069ec <__fxstatat@plt+0x346c>
  40870c:	cbz	w24, 406984 <__fxstatat@plt+0x3404>
  408710:	b	40663c <__fxstatat@plt+0x30bc>
  408714:	sub	sp, sp, #0x30
  408718:	stp	x29, x30, [sp, #16]
  40871c:	add	x29, sp, #0x10
  408720:	cbnz	x3, 408744 <__fxstatat@plt+0x51c4>
  408724:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  408728:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40872c:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  408730:	add	x3, x3, #0xcd9
  408734:	add	x1, x1, #0xbe6
  408738:	add	x0, x0, #0xbf1
  40873c:	mov	w2, #0xb86                 	// #2950
  408740:	bl	403490 <__assert_fail@plt>
  408744:	ldr	w6, [x3]
  408748:	cmp	w6, #0x3
  40874c:	b.ls	408770 <__fxstatat@plt+0x51f0>  // b.plast
  408750:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  408754:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408758:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40875c:	add	x3, x3, #0xcd9
  408760:	add	x1, x1, #0xbe6
  408764:	add	x0, x0, #0xbfc
  408768:	mov	w2, #0xb87                 	// #2951
  40876c:	b	408740 <__fxstatat@plt+0x51c0>
  408770:	ldr	w6, [x3, #12]
  408774:	sub	w7, w6, #0x1
  408778:	cmp	w7, #0x2
  40877c:	b.ls	4087a0 <__fxstatat@plt+0x5220>  // b.plast
  408780:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  408784:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408788:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40878c:	add	x3, x3, #0xcd9
  408790:	add	x1, x1, #0xbe6
  408794:	add	x0, x0, #0xc20
  408798:	mov	w2, #0xb88                 	// #2952
  40879c:	b	408740 <__fxstatat@plt+0x51c0>
  4087a0:	ldr	w7, [x3, #56]
  4087a4:	cmp	w7, #0x2
  4087a8:	b.ls	4087cc <__fxstatat@plt+0x524c>  // b.plast
  4087ac:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  4087b0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4087b4:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  4087b8:	add	x3, x3, #0xcd9
  4087bc:	add	x1, x1, #0xbe6
  4087c0:	add	x0, x0, #0xc44
  4087c4:	mov	w2, #0xb89                 	// #2953
  4087c8:	b	408740 <__fxstatat@plt+0x51c0>
  4087cc:	ldrb	w8, [x3, #23]
  4087d0:	and	w2, w2, #0xff
  4087d4:	cbz	w8, 408800 <__fxstatat@plt+0x5280>
  4087d8:	ldrb	w8, [x3, #44]
  4087dc:	cbz	w8, 408800 <__fxstatat@plt+0x5280>
  4087e0:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  4087e4:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4087e8:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  4087ec:	add	x3, x3, #0xcd9
  4087f0:	add	x1, x1, #0xbe6
  4087f4:	add	x0, x0, #0xc6a
  4087f8:	mov	w2, #0xb8a                 	// #2954
  4087fc:	b	408740 <__fxstatat@plt+0x51c0>
  408800:	cmp	w7, #0x2
  408804:	b.ne	408830 <__fxstatat@plt+0x52b0>  // b.any
  408808:	cmp	w6, #0x2
  40880c:	b.eq	408830 <__fxstatat@plt+0x52b0>  // b.none
  408810:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  408814:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408818:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40881c:	add	x3, x3, #0xcd9
  408820:	add	x1, x1, #0xbe6
  408824:	add	x0, x0, #0xc90
  408828:	mov	w2, #0xb8b                 	// #2955
  40882c:	b	408740 <__fxstatat@plt+0x51c0>
  408830:	adrp	x6, 429000 <__progname@@GLIBC_2.17+0x1a98>
  408834:	add	x6, x6, #0x5a8
  408838:	add	x7, sp, #0x2f
  40883c:	strb	wzr, [sp, #47]
  408840:	str	x0, [x6, #1032]
  408844:	str	x1, [x6, #1040]
  408848:	mov	w6, #0x1                   	// #1
  40884c:	stp	x4, x5, [sp]
  408850:	mov	x5, x3
  408854:	mov	x4, #0x0                   	// #0
  408858:	mov	x3, #0x0                   	// #0
  40885c:	bl	405bd8 <__fxstatat@plt+0x2658>
  408860:	ldp	x29, x30, [sp, #16]
  408864:	add	sp, sp, #0x30
  408868:	ret
  40886c:	ldr	x0, [x0]
  408870:	udiv	x2, x0, x1
  408874:	msub	x0, x2, x1, x0
  408878:	ret
  40887c:	ldr	x3, [x0]
  408880:	ldr	x2, [x1]
  408884:	cmp	x3, x2
  408888:	b.ne	4088a0 <__fxstatat@plt+0x5320>  // b.any
  40888c:	ldr	x2, [x0, #8]
  408890:	ldr	x0, [x1, #8]
  408894:	cmp	x2, x0
  408898:	cset	w0, eq  // eq = none
  40889c:	ret
  4088a0:	mov	w0, #0x0                   	// #0
  4088a4:	b	40889c <__fxstatat@plt+0x531c>
  4088a8:	stp	x29, x30, [sp, #-32]!
  4088ac:	mov	x29, sp
  4088b0:	str	x19, [sp, #16]
  4088b4:	mov	x19, x0
  4088b8:	ldr	x0, [x0, #16]
  4088bc:	bl	403260 <free@plt>
  4088c0:	mov	x0, x19
  4088c4:	ldr	x19, [sp, #16]
  4088c8:	ldp	x29, x30, [sp], #32
  4088cc:	b	403260 <free@plt>
  4088d0:	stp	x29, x30, [sp, #-48]!
  4088d4:	mov	x29, sp
  4088d8:	stp	x0, x1, [sp, #24]
  4088dc:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  4088e0:	add	x1, sp, #0x18
  4088e4:	ldr	x0, [x0, #2496]
  4088e8:	str	xzr, [sp, #40]
  4088ec:	bl	40ab88 <__fxstatat@plt+0x7608>
  4088f0:	cbz	x0, 4088f8 <__fxstatat@plt+0x5378>
  4088f4:	bl	4088a8 <__fxstatat@plt+0x5328>
  4088f8:	ldp	x29, x30, [sp], #48
  4088fc:	ret
  408900:	stp	x29, x30, [sp, #-48]!
  408904:	mov	x29, sp
  408908:	stp	x0, x1, [sp, #24]
  40890c:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  408910:	add	x1, sp, #0x18
  408914:	ldr	x0, [x0, #2496]
  408918:	bl	40a46c <__fxstatat@plt+0x6eec>
  40891c:	cbz	x0, 408924 <__fxstatat@plt+0x53a4>
  408920:	ldr	x0, [x0, #16]
  408924:	ldp	x29, x30, [sp], #48
  408928:	ret
  40892c:	stp	x29, x30, [sp, #-48]!
  408930:	mov	x29, sp
  408934:	stp	x19, x20, [sp, #16]
  408938:	mov	x20, x2
  40893c:	stp	x21, x22, [sp, #32]
  408940:	mov	x21, x1
  408944:	mov	x22, x0
  408948:	mov	x0, #0x18                  	// #24
  40894c:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  408950:	mov	x19, x0
  408954:	mov	x0, x22
  408958:	bl	40ed1c <__fxstatat@plt+0xb79c>
  40895c:	mov	x1, x19
  408960:	str	x0, [x19, #16]
  408964:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  408968:	stp	x21, x20, [x19]
  40896c:	ldr	x0, [x0, #2496]
  408970:	bl	40ab48 <__fxstatat@plt+0x75c8>
  408974:	cbnz	x0, 40897c <__fxstatat@plt+0x53fc>
  408978:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40897c:	mov	x20, x0
  408980:	cmp	x19, x0
  408984:	b.eq	4089a4 <__fxstatat@plt+0x5424>  // b.none
  408988:	mov	x0, x19
  40898c:	bl	4088a8 <__fxstatat@plt+0x5328>
  408990:	ldr	x0, [x20, #16]
  408994:	ldp	x19, x20, [sp, #16]
  408998:	ldp	x21, x22, [sp, #32]
  40899c:	ldp	x29, x30, [sp], #48
  4089a0:	ret
  4089a4:	mov	x0, #0x0                   	// #0
  4089a8:	b	408994 <__fxstatat@plt+0x5414>
  4089ac:	stp	x29, x30, [sp, #-16]!
  4089b0:	mov	x1, #0x0                   	// #0
  4089b4:	adrp	x4, 408000 <__fxstatat@plt+0x4a80>
  4089b8:	mov	x29, sp
  4089bc:	add	x4, x4, #0x8a8
  4089c0:	adrp	x3, 408000 <__fxstatat@plt+0x4a80>
  4089c4:	adrp	x2, 408000 <__fxstatat@plt+0x4a80>
  4089c8:	add	x3, x3, #0x87c
  4089cc:	add	x2, x2, #0x86c
  4089d0:	mov	x0, #0x67                  	// #103
  4089d4:	bl	40a694 <__fxstatat@plt+0x7114>
  4089d8:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  4089dc:	str	x0, [x1, #2496]
  4089e0:	cbnz	x0, 4089e8 <__fxstatat@plt+0x5468>
  4089e4:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  4089e8:	ldp	x29, x30, [sp], #16
  4089ec:	ret
  4089f0:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  4089f4:	ldr	x0, [x0, #2496]
  4089f8:	b	40a7f4 <__fxstatat@plt+0x7274>
  4089fc:	str	w0, [x1]
  408a00:	mov	w0, #0x1                   	// #1
  408a04:	str	xzr, [x1, #8]
  408a08:	str	w0, [x1, #16]
  408a0c:	str	xzr, [x1, #24]
  408a10:	strh	wzr, [x1, #32]
  408a14:	str	xzr, [x1, #40]
  408a18:	ret
  408a1c:	mov	x12, #0x1040                	// #4160
  408a20:	sub	sp, sp, x12
  408a24:	stp	x29, x30, [sp]
  408a28:	mov	x29, sp
  408a2c:	stp	x23, x24, [sp, #48]
  408a30:	add	x23, sp, #0x60
  408a34:	ldr	x24, [x0, #40]
  408a38:	stp	x19, x20, [sp, #16]
  408a3c:	mov	x19, x0
  408a40:	stp	x21, x22, [sp, #32]
  408a44:	mov	x22, #0x660b                	// #26123
  408a48:	mov	w21, #0x0                   	// #0
  408a4c:	movk	x22, #0xc020, lsl #16
  408a50:	mov	x2, #0x1000                	// #4096
  408a54:	mov	w1, #0x0                   	// #0
  408a58:	add	x0, sp, #0x40
  408a5c:	bl	402fe0 <memset@plt>
  408a60:	ldr	x0, [x19, #8]
  408a64:	str	x0, [sp, #64]
  408a68:	ldr	w1, [x19, #16]
  408a6c:	add	x2, sp, #0x40
  408a70:	mvn	x0, x0
  408a74:	str	x0, [sp, #72]
  408a78:	ldr	w0, [x19]
  408a7c:	str	w1, [sp, #80]
  408a80:	mov	w1, #0x48                  	// #72
  408a84:	str	w1, [sp, #88]
  408a88:	mov	x1, x22
  408a8c:	bl	403550 <ioctl@plt>
  408a90:	tbz	w0, #31, 408aac <__fxstatat@plt+0x552c>
  408a94:	ldr	x0, [x19, #8]
  408a98:	cbnz	x0, 408aa4 <__fxstatat@plt+0x5524>
  408a9c:	mov	w0, #0x1                   	// #1
  408aa0:	strb	w0, [x19, #32]
  408aa4:	mov	w0, #0x0                   	// #0
  408aa8:	b	408ac8 <__fxstatat@plt+0x5548>
  408aac:	ldr	w0, [sp, #84]
  408ab0:	cbnz	w0, 408ae4 <__fxstatat@plt+0x5564>
  408ab4:	mov	w0, #0x1                   	// #1
  408ab8:	strb	w0, [x19, #33]
  408abc:	ldr	x0, [x19, #8]
  408ac0:	cmp	x0, #0x0
  408ac4:	cset	w0, ne  // ne = any
  408ac8:	mov	x12, #0x1040                	// #4160
  408acc:	ldp	x29, x30, [sp]
  408ad0:	ldp	x19, x20, [sp, #16]
  408ad4:	ldp	x21, x22, [sp, #32]
  408ad8:	ldp	x23, x24, [sp, #48]
  408adc:	add	sp, sp, x12
  408ae0:	ret
  408ae4:	ldr	x1, [x19, #24]
  408ae8:	mov	w0, w0
  408aec:	mvn	x2, x0
  408af0:	cmp	x1, x2
  408af4:	b.ls	408b18 <__fxstatat@plt+0x5598>  // b.plast
  408af8:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  408afc:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408b00:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  408b04:	add	x3, x3, #0xd70
  408b08:	add	x1, x1, #0xce7
  408b0c:	add	x0, x0, #0xcf9
  408b10:	mov	w2, #0x7e                  	// #126
  408b14:	bl	403490 <__assert_fail@plt>
  408b18:	add	x1, x1, x0
  408b1c:	str	x1, [x19, #24]
  408b20:	ldr	x0, [x19, #40]
  408b24:	mov	x2, #0x18                  	// #24
  408b28:	sub	x24, x24, x0
  408b2c:	bl	40ebf4 <__fxstatat@plt+0xb674>
  408b30:	add	x24, x0, x24
  408b34:	ldr	w9, [sp, #84]
  408b38:	mov	w3, #0x0                   	// #0
  408b3c:	mov	w10, #0x38                  	// #56
  408b40:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  408b44:	mov	w12, #0x18                  	// #24
  408b48:	str	x0, [x19, #40]
  408b4c:	cmp	w9, w3
  408b50:	b.hi	408bac <__fxstatat@plt+0x562c>  // b.pmore
  408b54:	ldr	w1, [x24, #16]
  408b58:	tbz	w1, #0, 408b64 <__fxstatat@plt+0x55e4>
  408b5c:	mov	w1, #0x1                   	// #1
  408b60:	strb	w1, [x19, #33]
  408b64:	ldrb	w1, [x19, #33]
  408b68:	cmp	w21, #0x48
  408b6c:	b.ls	408b84 <__fxstatat@plt+0x5604>  // b.plast
  408b70:	cbnz	w1, 408b84 <__fxstatat@plt+0x5604>
  408b74:	sub	w21, w21, #0x1
  408b78:	mov	w20, #0x18                  	// #24
  408b7c:	umaddl	x0, w21, w20, x0
  408b80:	sub	x24, x0, #0x18
  408b84:	mov	w0, w21
  408b88:	str	x0, [x19, #24]
  408b8c:	cbnz	w1, 408ba4 <__fxstatat@plt+0x5624>
  408b90:	ldp	x0, x1, [x24]
  408b94:	cmp	w21, #0x47
  408b98:	add	x0, x0, x1
  408b9c:	str	x0, [x19, #8]
  408ba0:	b.ls	408a50 <__fxstatat@plt+0x54d0>  // b.plast
  408ba4:	mov	w0, #0x1                   	// #1
  408ba8:	b	408ac8 <__fxstatat@plt+0x5548>
  408bac:	umull	x7, w3, w10
  408bb0:	add	x5, x23, x7
  408bb4:	ldr	x1, [x23, x7]
  408bb8:	ldr	x4, [x5, #16]
  408bbc:	sub	x2, x11, x4
  408bc0:	cmp	x1, x2
  408bc4:	b.ls	408be8 <__fxstatat@plt+0x5668>  // b.plast
  408bc8:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  408bcc:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408bd0:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  408bd4:	add	x3, x3, #0xd70
  408bd8:	add	x1, x1, #0xce7
  408bdc:	add	x0, x0, #0xd30
  408be0:	mov	w2, #0x8c                  	// #140
  408be4:	b	408b14 <__fxstatat@plt+0x5594>
  408be8:	cbz	w21, 408c24 <__fxstatat@plt+0x56a4>
  408bec:	ldp	x2, x6, [x24]
  408bf0:	ldr	w8, [x5, #40]
  408bf4:	ldr	w14, [x24, #16]
  408bf8:	and	w13, w8, #0xfffffffe
  408bfc:	cmp	w14, w13
  408c00:	add	x2, x6, x2
  408c04:	b.ne	408c28 <__fxstatat@plt+0x56a8>  // b.any
  408c08:	cmp	x1, x2
  408c0c:	b.ne	408c28 <__fxstatat@plt+0x56a8>  // b.any
  408c10:	add	x1, x6, x4
  408c14:	str	x1, [x24, #8]
  408c18:	str	w8, [x24, #16]
  408c1c:	add	w3, w3, #0x1
  408c20:	b	408b4c <__fxstatat@plt+0x55cc>
  408c24:	ldr	x2, [x19, #8]
  408c28:	cmp	x1, x2
  408c2c:	b.cs	408c54 <__fxstatat@plt+0x56d4>  // b.hs, b.nlast
  408c30:	sub	x6, x2, x1
  408c34:	cmp	x4, x6
  408c38:	b.hi	408a94 <__fxstatat@plt+0x5514>  // b.pmore
  408c3c:	add	x1, x1, x4
  408c40:	str	x2, [x23, x7]
  408c44:	sub	x1, x1, x2
  408c48:	sub	w3, w3, #0x1
  408c4c:	str	x1, [x5, #16]
  408c50:	b	408c1c <__fxstatat@plt+0x569c>
  408c54:	umull	x2, w21, w12
  408c58:	add	w21, w21, #0x1
  408c5c:	add	x24, x0, x2
  408c60:	str	x1, [x0, x2]
  408c64:	ldr	w1, [x5, #40]
  408c68:	str	x4, [x24, #8]
  408c6c:	str	w1, [x24, #16]
  408c70:	b	408c1c <__fxstatat@plt+0x569c>
  408c74:	ldp	w2, w4, [x1, #16]
  408c78:	mov	x3, x0
  408c7c:	ldr	w0, [x1]
  408c80:	ldr	x1, [x1, #8]
  408c84:	b	402d70 <linkat@plt>
  408c88:	stp	x29, x30, [sp, #-48]!
  408c8c:	mov	x29, sp
  408c90:	stp	x19, x20, [sp, #16]
  408c94:	mov	x20, x0
  408c98:	mov	x19, x1
  408c9c:	str	x21, [sp, #32]
  408ca0:	bl	409a34 <__fxstatat@plt+0x64b4>
  408ca4:	sub	x21, x0, x20
  408ca8:	add	x0, x21, #0x9
  408cac:	cmp	x0, #0x100
  408cb0:	b.ls	408cc0 <__fxstatat@plt+0x5740>  // b.plast
  408cb4:	bl	402f20 <malloc@plt>
  408cb8:	mov	x19, x0
  408cbc:	cbz	x0, 408cdc <__fxstatat@plt+0x575c>
  408cc0:	mov	x2, x21
  408cc4:	mov	x1, x20
  408cc8:	mov	x0, x19
  408ccc:	bl	4032c0 <mempcpy@plt>
  408cd0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408cd4:	add	x1, x1, #0xd81
  408cd8:	bl	403370 <strcpy@plt>
  408cdc:	mov	x0, x19
  408ce0:	ldp	x19, x20, [sp, #16]
  408ce4:	ldr	x21, [sp, #32]
  408ce8:	ldp	x29, x30, [sp], #48
  408cec:	ret
  408cf0:	mov	x3, x1
  408cf4:	mov	x2, x0
  408cf8:	ldr	w1, [x1, #8]
  408cfc:	ldr	x0, [x3]
  408d00:	b	403440 <symlinkat@plt>
  408d04:	stp	x29, x30, [sp, #-368]!
  408d08:	mov	x29, sp
  408d0c:	stp	x19, x20, [sp, #16]
  408d10:	and	w20, w5, #0xff
  408d14:	mov	w19, w6
  408d18:	stp	x21, x22, [sp, #32]
  408d1c:	mov	w21, w2
  408d20:	mov	x22, x3
  408d24:	stp	x23, x24, [sp, #48]
  408d28:	mov	x24, x1
  408d2c:	mov	w23, w4
  408d30:	stp	x25, x26, [sp, #64]
  408d34:	mov	w25, w0
  408d38:	tbz	w6, #31, 408d50 <__fxstatat@plt+0x57d0>
  408d3c:	bl	402d70 <linkat@plt>
  408d40:	mov	w19, w0
  408d44:	cbz	w0, 408d50 <__fxstatat@plt+0x57d0>
  408d48:	bl	4034a0 <__errno_location@plt>
  408d4c:	ldr	w19, [x0]
  408d50:	cmp	w19, #0x11
  408d54:	eor	w20, w20, #0x1
  408d58:	cset	w0, ne  // ne = any
  408d5c:	orr	w0, w0, w20
  408d60:	cbnz	w0, 408d84 <__fxstatat@plt+0x5804>
  408d64:	add	x26, sp, #0x70
  408d68:	mov	x0, x22
  408d6c:	mov	x1, x26
  408d70:	bl	408c88 <__fxstatat@plt+0x5708>
  408d74:	mov	x20, x0
  408d78:	cbnz	x0, 408da0 <__fxstatat@plt+0x5820>
  408d7c:	bl	4034a0 <__errno_location@plt>
  408d80:	ldr	w19, [x0]
  408d84:	mov	w0, w19
  408d88:	ldp	x19, x20, [sp, #16]
  408d8c:	ldp	x21, x22, [sp, #32]
  408d90:	ldp	x23, x24, [sp, #48]
  408d94:	ldp	x25, x26, [sp, #64]
  408d98:	ldp	x29, x30, [sp], #368
  408d9c:	ret
  408da0:	adrp	x3, 408000 <__fxstatat@plt+0x4a80>
  408da4:	add	x2, sp, #0x58
  408da8:	add	x3, x3, #0xc74
  408dac:	mov	x4, #0x6                   	// #6
  408db0:	mov	w1, #0x0                   	// #0
  408db4:	str	w25, [sp, #88]
  408db8:	str	x24, [sp, #96]
  408dbc:	stp	w21, w23, [sp, #104]
  408dc0:	bl	40d918 <__fxstatat@plt+0xa398>
  408dc4:	cbz	w0, 408de4 <__fxstatat@plt+0x5864>
  408dc8:	bl	4034a0 <__errno_location@plt>
  408dcc:	ldr	w19, [x0]
  408dd0:	cmp	x20, x26
  408dd4:	b.eq	408d84 <__fxstatat@plt+0x5804>  // b.none
  408dd8:	mov	x0, x20
  408ddc:	bl	403260 <free@plt>
  408de0:	b	408d84 <__fxstatat@plt+0x5804>
  408de4:	mov	x3, x22
  408de8:	mov	w2, w21
  408dec:	mov	x1, x20
  408df0:	mov	w0, w21
  408df4:	bl	4032b0 <renameat@plt>
  408df8:	cbz	w0, 408e18 <__fxstatat@plt+0x5898>
  408dfc:	bl	4034a0 <__errno_location@plt>
  408e00:	ldr	w19, [x0]
  408e04:	mov	x1, x20
  408e08:	mov	w0, w21
  408e0c:	mov	w2, #0x0                   	// #0
  408e10:	bl	402de0 <unlinkat@plt>
  408e14:	b	408dd0 <__fxstatat@plt+0x5850>
  408e18:	mov	w19, #0xffffffff            	// #-1
  408e1c:	b	408e04 <__fxstatat@plt+0x5884>
  408e20:	stp	x29, x30, [sp, #-336]!
  408e24:	mov	x29, sp
  408e28:	stp	x19, x20, [sp, #16]
  408e2c:	and	w20, w3, #0xff
  408e30:	mov	w19, w4
  408e34:	stp	x21, x22, [sp, #32]
  408e38:	mov	w21, w1
  408e3c:	mov	x22, x2
  408e40:	stp	x23, x24, [sp, #48]
  408e44:	mov	x23, x0
  408e48:	tbz	w4, #31, 408e60 <__fxstatat@plt+0x58e0>
  408e4c:	bl	403440 <symlinkat@plt>
  408e50:	mov	w19, w0
  408e54:	cbz	w0, 408e60 <__fxstatat@plt+0x58e0>
  408e58:	bl	4034a0 <__errno_location@plt>
  408e5c:	ldr	w19, [x0]
  408e60:	cmp	w19, #0x11
  408e64:	eor	w20, w20, #0x1
  408e68:	cset	w0, ne  // ne = any
  408e6c:	orr	w0, w0, w20
  408e70:	cbnz	w0, 408e94 <__fxstatat@plt+0x5914>
  408e74:	add	x24, sp, #0x50
  408e78:	mov	x0, x22
  408e7c:	mov	x1, x24
  408e80:	bl	408c88 <__fxstatat@plt+0x5708>
  408e84:	mov	x20, x0
  408e88:	cbnz	x0, 408eac <__fxstatat@plt+0x592c>
  408e8c:	bl	4034a0 <__errno_location@plt>
  408e90:	ldr	w19, [x0]
  408e94:	mov	w0, w19
  408e98:	ldp	x19, x20, [sp, #16]
  408e9c:	ldp	x21, x22, [sp, #32]
  408ea0:	ldp	x23, x24, [sp, #48]
  408ea4:	ldp	x29, x30, [sp], #336
  408ea8:	ret
  408eac:	adrp	x3, 408000 <__fxstatat@plt+0x4a80>
  408eb0:	add	x2, sp, #0x40
  408eb4:	add	x3, x3, #0xcf0
  408eb8:	mov	x4, #0x6                   	// #6
  408ebc:	mov	w1, #0x0                   	// #0
  408ec0:	str	x23, [sp, #64]
  408ec4:	str	w21, [sp, #72]
  408ec8:	bl	40d918 <__fxstatat@plt+0xa398>
  408ecc:	cbz	w0, 408eec <__fxstatat@plt+0x596c>
  408ed0:	bl	4034a0 <__errno_location@plt>
  408ed4:	ldr	w19, [x0]
  408ed8:	cmp	x20, x24
  408edc:	b.eq	408e94 <__fxstatat@plt+0x5914>  // b.none
  408ee0:	mov	x0, x20
  408ee4:	bl	403260 <free@plt>
  408ee8:	b	408e94 <__fxstatat@plt+0x5914>
  408eec:	mov	x3, x22
  408ef0:	mov	w2, w21
  408ef4:	mov	x1, x20
  408ef8:	mov	w0, w21
  408efc:	bl	4032b0 <renameat@plt>
  408f00:	cbz	w0, 408f20 <__fxstatat@plt+0x59a0>
  408f04:	bl	4034a0 <__errno_location@plt>
  408f08:	ldr	w19, [x0]
  408f0c:	mov	x1, x20
  408f10:	mov	w0, w21
  408f14:	mov	w2, #0x0                   	// #0
  408f18:	bl	402de0 <unlinkat@plt>
  408f1c:	b	408ed8 <__fxstatat@plt+0x5958>
  408f20:	mov	w19, #0xffffffff            	// #-1
  408f24:	b	408ed8 <__fxstatat@plt+0x5958>
  408f28:	stp	x29, x30, [sp, #-48]!
  408f2c:	mov	x29, sp
  408f30:	stp	x19, x20, [sp, #16]
  408f34:	mov	x20, x0
  408f38:	stp	x21, x22, [sp, #32]
  408f3c:	mov	x21, x2
  408f40:	bl	40b744 <__fxstatat@plt+0x81c4>
  408f44:	mov	w19, w0
  408f48:	cmn	w0, #0x2
  408f4c:	b.eq	408f6c <__fxstatat@plt+0x59ec>  // b.none
  408f50:	cmn	w0, #0x1
  408f54:	b.eq	408f98 <__fxstatat@plt+0x5a18>  // b.none
  408f58:	mov	w0, w19
  408f5c:	ldp	x19, x20, [sp, #16]
  408f60:	ldp	x21, x22, [sp, #32]
  408f64:	ldp	x29, x30, [sp], #48
  408f68:	ret
  408f6c:	bl	4034a0 <__errno_location@plt>
  408f70:	ldr	w21, [x0]
  408f74:	mov	x0, x20
  408f78:	bl	40cc8c <__fxstatat@plt+0x970c>
  408f7c:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  408f80:	mov	x3, x0
  408f84:	add	x2, x2, #0x8bb
  408f88:	mov	w1, w21
  408f8c:	mov	w0, #0x0                   	// #0
  408f90:	bl	402d10 <error@plt>
  408f94:	b	408f58 <__fxstatat@plt+0x59d8>
  408f98:	bl	4034a0 <__errno_location@plt>
  408f9c:	ldr	w22, [x0]
  408fa0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408fa4:	add	x1, x1, #0xadf
  408fa8:	mov	w2, #0x5                   	// #5
  408fac:	mov	x0, #0x0                   	// #0
  408fb0:	bl	403400 <dcgettext@plt>
  408fb4:	mov	x20, x0
  408fb8:	mov	x0, x21
  408fbc:	bl	40cc8c <__fxstatat@plt+0x970c>
  408fc0:	mov	x2, x20
  408fc4:	mov	x3, x0
  408fc8:	mov	w1, w22
  408fcc:	b	408f8c <__fxstatat@plt+0x5a0c>
  408fd0:	stp	x29, x30, [sp, #-48]!
  408fd4:	mov	x29, sp
  408fd8:	stp	x19, x20, [sp, #16]
  408fdc:	stp	x21, x22, [sp, #32]
  408fe0:	mov	x21, x0
  408fe4:	bl	40b79c <__fxstatat@plt+0x821c>
  408fe8:	mov	w19, w0
  408fec:	cbz	w0, 40902c <__fxstatat@plt+0x5aac>
  408ff0:	bl	4034a0 <__errno_location@plt>
  408ff4:	ldr	w22, [x0]
  408ff8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  408ffc:	add	x1, x1, #0x917
  409000:	mov	w2, #0x5                   	// #5
  409004:	mov	x0, #0x0                   	// #0
  409008:	bl	403400 <dcgettext@plt>
  40900c:	mov	x20, x0
  409010:	mov	x0, x21
  409014:	bl	40cc8c <__fxstatat@plt+0x970c>
  409018:	mov	x2, x20
  40901c:	mov	x3, x0
  409020:	mov	w1, w22
  409024:	mov	w0, #0x0                   	// #0
  409028:	bl	402d10 <error@plt>
  40902c:	mov	w0, w19
  409030:	ldp	x19, x20, [sp, #16]
  409034:	ldp	x21, x22, [sp, #32]
  409038:	ldp	x29, x30, [sp], #48
  40903c:	ret
  409040:	stp	x29, x30, [sp, #-64]!
  409044:	cmp	x1, #0x401
  409048:	mov	x29, sp
  40904c:	stp	x19, x20, [sp, #16]
  409050:	mov	x19, #0x401                 	// #1025
  409054:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  409058:	stp	x21, x22, [sp, #32]
  40905c:	mov	x22, x0
  409060:	stp	x23, x24, [sp, #48]
  409064:	mov	x24, #0x3fffffffffffffff    	// #4611686018427387903
  409068:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  40906c:	mov	x0, x19
  409070:	bl	402f20 <malloc@plt>
  409074:	mov	x20, x0
  409078:	cbz	x0, 4090c8 <__fxstatat@plt+0x5b48>
  40907c:	mov	x1, x0
  409080:	mov	x2, x19
  409084:	mov	x0, x22
  409088:	bl	402d80 <readlink@plt>
  40908c:	mov	x21, x0
  409090:	tbz	x0, #63, 4090bc <__fxstatat@plt+0x5b3c>
  409094:	bl	4034a0 <__errno_location@plt>
  409098:	ldr	w0, [x0]
  40909c:	cmp	w0, #0x22
  4090a0:	b.eq	4090bc <__fxstatat@plt+0x5b3c>  // b.none
  4090a4:	mov	x0, x20
  4090a8:	bl	403260 <free@plt>
  4090ac:	mov	x20, #0x0                   	// #0
  4090b0:	b	4090c8 <__fxstatat@plt+0x5b48>
  4090b4:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  4090b8:	b	40906c <__fxstatat@plt+0x5aec>
  4090bc:	cmp	x19, x21
  4090c0:	b.ls	4090e0 <__fxstatat@plt+0x5b60>  // b.plast
  4090c4:	strb	wzr, [x20, x21]
  4090c8:	mov	x0, x20
  4090cc:	ldp	x19, x20, [sp, #16]
  4090d0:	ldp	x21, x22, [sp, #32]
  4090d4:	ldp	x23, x24, [sp, #48]
  4090d8:	ldp	x29, x30, [sp], #64
  4090dc:	ret
  4090e0:	mov	x0, x20
  4090e4:	bl	403260 <free@plt>
  4090e8:	cmp	x19, x24
  4090ec:	b.hi	4090f8 <__fxstatat@plt+0x5b78>  // b.pmore
  4090f0:	lsl	x19, x19, #1
  4090f4:	b	40906c <__fxstatat@plt+0x5aec>
  4090f8:	cmp	x19, x23
  4090fc:	b.ls	4090b4 <__fxstatat@plt+0x5b34>  // b.plast
  409100:	bl	4034a0 <__errno_location@plt>
  409104:	mov	w1, #0xc                   	// #12
  409108:	str	w1, [x0]
  40910c:	b	4090ac <__fxstatat@plt+0x5b2c>
  409110:	stp	x29, x30, [sp, #-32]!
  409114:	mov	x29, sp
  409118:	str	x19, [sp, #16]
  40911c:	cbnz	x0, 409168 <__fxstatat@plt+0x5be8>
  409120:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  409124:	add	x0, x0, #0xd8f
  409128:	bl	4034c0 <getenv@plt>
  40912c:	mov	x19, x0
  409130:	cbz	x0, 40914c <__fxstatat@plt+0x5bcc>
  409134:	ldrb	w0, [x19]
  409138:	cbz	w0, 40914c <__fxstatat@plt+0x5bcc>
  40913c:	mov	x0, x19
  409140:	bl	409a34 <__fxstatat@plt+0x64b4>
  409144:	cmp	x19, x0
  409148:	b.eq	409154 <__fxstatat@plt+0x5bd4>  // b.none
  40914c:	adrp	x19, 412000 <__fxstatat@plt+0xea80>
  409150:	add	x19, x19, #0xda7
  409154:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  409158:	str	x19, [x0, #2504]
  40915c:	ldr	x19, [sp, #16]
  409160:	ldp	x29, x30, [sp], #32
  409164:	ret
  409168:	mov	x19, x0
  40916c:	b	409134 <__fxstatat@plt+0x5bb4>
  409170:	stp	x29, x30, [sp, #-208]!
  409174:	mov	x29, sp
  409178:	stp	x27, x28, [sp, #80]
  40917c:	mov	x27, x1
  409180:	mov	w28, w2
  409184:	str	w0, [sp, #152]
  409188:	and	w0, w3, #0xff
  40918c:	stp	x19, x20, [sp, #16]
  409190:	stp	x21, x22, [sp, #32]
  409194:	stp	x23, x24, [sp, #48]
  409198:	stp	x25, x26, [sp, #64]
  40919c:	str	w0, [sp, #156]
  4091a0:	mov	x0, x1
  4091a4:	bl	409a34 <__fxstatat@plt+0x64b4>
  4091a8:	sub	x23, x0, x27
  4091ac:	bl	402cc0 <strlen@plt>
  4091b0:	add	x22, x23, x0
  4091b4:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  4091b8:	str	x0, [sp, #112]
  4091bc:	ldr	x1, [x0, #2504]
  4091c0:	cbnz	x1, 4091cc <__fxstatat@plt+0x5c4c>
  4091c4:	mov	x0, #0x0                   	// #0
  4091c8:	bl	409110 <__fxstatat@plt+0x5b90>
  4091cc:	ldr	x0, [sp, #112]
  4091d0:	ldr	x0, [x0, #2504]
  4091d4:	bl	402cc0 <strlen@plt>
  4091d8:	add	x26, x0, #0x1
  4091dc:	cmp	x26, #0x9
  4091e0:	add	x1, x22, #0x1
  4091e4:	add	x0, x22, #0x1
  4091e8:	str	x0, [sp, #144]
  4091ec:	mov	x0, #0x9                   	// #9
  4091f0:	csel	x0, x26, x0, cs  // cs = hs, nlast
  4091f4:	add	x0, x0, x1
  4091f8:	str	x0, [sp, #120]
  4091fc:	bl	402f20 <malloc@plt>
  409200:	mov	x19, x0
  409204:	cbz	x0, 409644 <__fxstatat@plt+0x60c4>
  409208:	mov	w0, #0xffffffff            	// #-1
  40920c:	mov	x20, #0x0                   	// #0
  409210:	mov	x21, #0x0                   	// #0
  409214:	str	w0, [sp, #204]
  409218:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40921c:	add	x0, x0, #0x959
  409220:	str	x0, [sp, #136]
  409224:	ldr	x2, [sp, #144]
  409228:	mov	x1, x27
  40922c:	mov	x0, x19
  409230:	bl	402c90 <memcpy@plt>
  409234:	cmp	w28, #0x1
  409238:	b.ne	4092bc <__fxstatat@plt+0x5d3c>  // b.any
  40923c:	ldr	x0, [sp, #112]
  409240:	mov	x2, x26
  409244:	ldr	x1, [x0, #2504]
  409248:	add	x0, x19, x22
  40924c:	bl	402c90 <memcpy@plt>
  409250:	ldr	w0, [sp, #156]
  409254:	cbz	w0, 409664 <__fxstatat@plt+0x60e4>
  409258:	ldr	w0, [sp, #204]
  40925c:	tbz	w0, #31, 40926c <__fxstatat@plt+0x5cec>
  409260:	mov	w0, #0xffffff9c            	// #-100
  409264:	mov	x23, #0x0                   	// #0
  409268:	str	w0, [sp, #204]
  40926c:	ldr	w2, [sp, #204]
  409270:	cmp	w28, #0x1
  409274:	cset	w4, ne  // ne = any
  409278:	add	x3, x19, x23
  40927c:	mov	x1, x27
  409280:	mov	w0, #0xffffff9c            	// #-100
  409284:	bl	40cc98 <__fxstatat@plt+0x9718>
  409288:	cbz	w0, 409664 <__fxstatat@plt+0x60e4>
  40928c:	bl	4034a0 <__errno_location@plt>
  409290:	ldr	w25, [x0]
  409294:	mov	x24, x0
  409298:	cmp	w25, #0x11
  40929c:	b.eq	409224 <__fxstatat@plt+0x5ca4>  // b.none
  4092a0:	cbz	x21, 4092ac <__fxstatat@plt+0x5d2c>
  4092a4:	mov	x0, x21
  4092a8:	bl	4030c0 <closedir@plt>
  4092ac:	mov	x0, x19
  4092b0:	bl	403260 <free@plt>
  4092b4:	str	w25, [x24]
  4092b8:	b	409640 <__fxstatat@plt+0x60c0>
  4092bc:	add	x25, x19, x23
  4092c0:	mov	x0, x25
  4092c4:	bl	409a84 <__fxstatat@plt+0x6504>
  4092c8:	str	x0, [sp, #96]
  4092cc:	cbz	x21, 409310 <__fxstatat@plt+0x5d90>
  4092d0:	mov	w24, #0x2                   	// #2
  4092d4:	mov	x0, x21
  4092d8:	bl	4031f0 <rewinddir@plt>
  4092dc:	ldr	x0, [sp, #120]
  4092e0:	str	x0, [sp, #104]
  4092e4:	mov	x0, #0x1                   	// #1
  4092e8:	str	x0, [sp, #128]
  4092ec:	ldr	x0, [sp, #96]
  4092f0:	add	x0, x0, #0x4
  4092f4:	str	x0, [sp, #160]
  4092f8:	ldr	x0, [sp, #96]
  4092fc:	add	x0, x0, #0x2
  409300:	str	x0, [sp, #96]
  409304:	add	x0, x22, #0x4
  409308:	str	x0, [sp, #168]
  40930c:	b	40957c <__fxstatat@plt+0x5ffc>
  409310:	ldr	x1, [sp, #136]
  409314:	ldrh	w0, [x19, x23]
  409318:	str	w0, [sp, #104]
  40931c:	mov	x0, x25
  409320:	bl	403370 <strcpy@plt>
  409324:	ldr	w0, [sp, #152]
  409328:	add	x3, sp, #0xcc
  40932c:	mov	x1, x19
  409330:	mov	w2, #0x0                   	// #0
  409334:	bl	40b61c <__fxstatat@plt+0x809c>
  409338:	mov	x21, x0
  40933c:	cbnz	x0, 40940c <__fxstatat@plt+0x5e8c>
  409340:	bl	4034a0 <__errno_location@plt>
  409344:	ldr	w0, [x0]
  409348:	cmp	w0, #0xc
  40934c:	cset	w24, eq  // eq = none
  409350:	add	w24, w24, #0x2
  409354:	ldrh	w0, [sp, #104]
  409358:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40935c:	strh	w0, [x25]
  409360:	add	x1, x1, #0xda4
  409364:	ldr	x0, [sp, #96]
  409368:	add	x0, x25, x0
  40936c:	bl	403370 <strcpy@plt>
  409370:	cbnz	x21, 4092dc <__fxstatat@plt+0x5d5c>
  409374:	cmp	w24, #0x2
  409378:	b.eq	4095b0 <__fxstatat@plt+0x6030>  // b.none
  40937c:	cmp	w24, #0x3
  409380:	b.eq	40962c <__fxstatat@plt+0x60ac>  // b.none
  409384:	cmp	w24, #0x1
  409388:	b.ne	409250 <__fxstatat@plt+0x5cd0>  // b.any
  40938c:	mov	x0, x19
  409390:	bl	409a34 <__fxstatat@plt+0x64b4>
  409394:	mov	x24, x0
  409398:	bl	409a84 <__fxstatat@plt+0x6504>
  40939c:	str	x0, [sp, #96]
  4093a0:	cmp	x0, #0xe
  4093a4:	b.ls	409250 <__fxstatat@plt+0x5cd0>  // b.plast
  4093a8:	cbnz	x20, 4095f8 <__fxstatat@plt+0x6078>
  4093ac:	bl	4034a0 <__errno_location@plt>
  4093b0:	ldr	w20, [sp, #204]
  4093b4:	mov	x25, x0
  4093b8:	tbz	w20, #31, 4095d4 <__fxstatat@plt+0x6054>
  4093bc:	ldrh	w2, [x24]
  4093c0:	mov	x0, x24
  4093c4:	ldr	x1, [sp, #136]
  4093c8:	str	w2, [sp, #104]
  4093cc:	bl	403370 <strcpy@plt>
  4093d0:	str	wzr, [x25]
  4093d4:	mov	w1, #0x3                   	// #3
  4093d8:	mov	x0, x19
  4093dc:	bl	402e20 <pathconf@plt>
  4093e0:	ldr	w1, [x25]
  4093e4:	ldr	w2, [sp, #104]
  4093e8:	cmp	w1, #0x0
  4093ec:	strh	w2, [x24]
  4093f0:	cset	x20, eq  // eq = none
  4093f4:	sub	x20, x0, x20
  4093f8:	tbz	x20, #63, 4095f8 <__fxstatat@plt+0x6078>
  4093fc:	cmn	x20, #0x1
  409400:	b.eq	409250 <__fxstatat@plt+0x5cd0>  // b.none
  409404:	mov	x20, #0xe                   	// #14
  409408:	b	409604 <__fxstatat@plt+0x6084>
  40940c:	mov	w24, #0x2                   	// #2
  409410:	b	409354 <__fxstatat@plt+0x5dd4>
  409414:	add	x25, x0, #0x13
  409418:	mov	x0, x25
  40941c:	bl	402cc0 <strlen@plt>
  409420:	ldr	x1, [sp, #160]
  409424:	cmp	x0, x1
  409428:	b.cc	40957c <__fxstatat@plt+0x5ffc>  // b.lo, b.ul, b.last
  40942c:	ldr	x2, [sp, #96]
  409430:	mov	x1, x25
  409434:	add	x0, x19, x23
  409438:	bl	403180 <memcmp@plt>
  40943c:	cbnz	w0, 40957c <__fxstatat@plt+0x5ffc>
  409440:	ldr	x0, [sp, #96]
  409444:	add	x6, x25, x0
  409448:	ldrb	w1, [x25, x0]
  40944c:	sub	w0, w1, #0x31
  409450:	and	w0, w0, #0xff
  409454:	cmp	w0, #0x8
  409458:	b.hi	40957c <__fxstatat@plt+0x5ffc>  // b.pmore
  40945c:	cmp	w1, #0x39
  409460:	mov	x25, #0x1                   	// #1
  409464:	cset	w3, eq  // eq = none
  409468:	ldrb	w0, [x6, x25]
  40946c:	sub	w1, w0, #0x30
  409470:	cmp	w1, #0x9
  409474:	b.ls	40958c <__fxstatat@plt+0x600c>  // b.plast
  409478:	cmp	w0, #0x7e
  40947c:	b.ne	40957c <__fxstatat@plt+0x5ffc>  // b.any
  409480:	add	x0, x6, x25
  409484:	ldrb	w0, [x0, #1]
  409488:	cbnz	w0, 40957c <__fxstatat@plt+0x5ffc>
  40948c:	ldr	x0, [sp, #128]
  409490:	cmp	x25, x0
  409494:	b.hi	4094c8 <__fxstatat@plt+0x5f48>  // b.pmore
  409498:	str	w3, [sp, #184]
  40949c:	b.ne	40957c <__fxstatat@plt+0x5ffc>  // b.any
  4094a0:	add	x0, x22, #0x2
  4094a4:	mov	x1, x6
  4094a8:	mov	x2, x25
  4094ac:	add	x0, x19, x0
  4094b0:	str	x6, [sp, #176]
  4094b4:	bl	403180 <memcmp@plt>
  4094b8:	ldr	w3, [sp, #184]
  4094bc:	cmp	w0, #0x0
  4094c0:	ldr	x6, [sp, #176]
  4094c4:	b.gt	40957c <__fxstatat@plt+0x5ffc>
  4094c8:	and	x4, x3, #0xff
  4094cc:	mov	w24, w3
  4094d0:	add	x0, x25, x4
  4094d4:	str	x0, [sp, #128]
  4094d8:	ldr	x0, [sp, #168]
  4094dc:	add	x1, x25, x4
  4094e0:	add	x3, x0, x1
  4094e4:	ldr	x0, [sp, #104]
  4094e8:	cmp	x3, x0
  4094ec:	b.ls	40959c <__fxstatat@plt+0x601c>  // b.plast
  4094f0:	cmp	x3, #0x0
  4094f4:	lsl	x0, x3, #1
  4094f8:	cset	x1, lt  // lt = tstop
  4094fc:	tbnz	x3, #62, 409508 <__fxstatat@plt+0x5f88>
  409500:	cmp	x1, #0x0
  409504:	csel	x3, x3, x0, ne  // ne = any
  409508:	mov	x1, x3
  40950c:	mov	x0, x19
  409510:	str	x3, [sp, #104]
  409514:	stp	x6, x4, [sp, #176]
  409518:	bl	403070 <realloc@plt>
  40951c:	cbz	x0, 40962c <__fxstatat@plt+0x60ac>
  409520:	ldp	x6, x4, [sp, #176]
  409524:	mov	x19, x0
  409528:	ldr	x3, [sp, #104]
  40952c:	add	x1, x19, x22
  409530:	add	x0, x1, #0x2
  409534:	mov	w2, #0x7e2e                	// #32302
  409538:	add	x4, x0, x4
  40953c:	strh	w2, [x19, x22]
  409540:	mov	w2, #0x30                  	// #48
  409544:	strb	w2, [x1, #2]
  409548:	mov	x0, x4
  40954c:	add	x2, x25, #0x2
  409550:	mov	x1, x6
  409554:	str	x3, [sp, #104]
  409558:	bl	402c90 <memcpy@plt>
  40955c:	add	x0, x0, x25
  409560:	ldr	x3, [sp, #104]
  409564:	ldrb	w1, [x0, #-1]!
  409568:	cmp	w1, #0x39
  40956c:	b.eq	4095a4 <__fxstatat@plt+0x6024>  // b.none
  409570:	add	w1, w1, #0x1
  409574:	strb	w1, [x0]
  409578:	str	x3, [sp, #104]
  40957c:	mov	x0, x21
  409580:	bl	403060 <readdir@plt>
  409584:	cbnz	x0, 409414 <__fxstatat@plt+0x5e94>
  409588:	b	409374 <__fxstatat@plt+0x5df4>
  40958c:	cmp	w0, #0x39
  409590:	add	x25, x25, #0x1
  409594:	csel	w3, w3, wzr, eq  // eq = none
  409598:	b	409468 <__fxstatat@plt+0x5ee8>
  40959c:	ldr	x3, [sp, #104]
  4095a0:	b	40952c <__fxstatat@plt+0x5fac>
  4095a4:	mov	w1, #0x30                  	// #48
  4095a8:	strb	w1, [x0]
  4095ac:	b	409564 <__fxstatat@plt+0x5fe4>
  4095b0:	cmp	w28, #0x2
  4095b4:	b.ne	40938c <__fxstatat@plt+0x5e0c>  // b.any
  4095b8:	ldr	x0, [sp, #112]
  4095bc:	mov	x2, x26
  4095c0:	mov	w28, #0x1                   	// #1
  4095c4:	ldr	x1, [x0, #2504]
  4095c8:	add	x0, x19, x22
  4095cc:	bl	402c90 <memcpy@plt>
  4095d0:	b	40938c <__fxstatat@plt+0x5e0c>
  4095d4:	str	wzr, [x25]
  4095d8:	mov	w0, w20
  4095dc:	mov	w1, #0x3                   	// #3
  4095e0:	bl	403150 <fpathconf@plt>
  4095e4:	ldr	w1, [x25]
  4095e8:	cmp	w1, #0x0
  4095ec:	cset	x20, eq  // eq = none
  4095f0:	sub	x20, x0, x20
  4095f4:	b	4093f8 <__fxstatat@plt+0x5e78>
  4095f8:	ldr	x0, [sp, #96]
  4095fc:	cmp	x0, x20
  409600:	b.ls	409250 <__fxstatat@plt+0x5cd0>  // b.plast
  409604:	add	x0, x19, x22
  409608:	sub	x0, x0, x24
  40960c:	cmp	x0, x20
  409610:	b.cc	409618 <__fxstatat@plt+0x6098>  // b.lo, b.ul, b.last
  409614:	sub	x0, x20, #0x1
  409618:	mov	w1, #0x7e                  	// #126
  40961c:	strb	w1, [x24, x0]
  409620:	add	x24, x24, x0
  409624:	strb	wzr, [x24, #1]
  409628:	b	409250 <__fxstatat@plt+0x5cd0>
  40962c:	mov	x0, x19
  409630:	bl	403260 <free@plt>
  409634:	bl	4034a0 <__errno_location@plt>
  409638:	mov	w1, #0xc                   	// #12
  40963c:	str	w1, [x0]
  409640:	mov	x19, #0x0                   	// #0
  409644:	mov	x0, x19
  409648:	ldp	x19, x20, [sp, #16]
  40964c:	ldp	x21, x22, [sp, #32]
  409650:	ldp	x23, x24, [sp, #48]
  409654:	ldp	x25, x26, [sp, #64]
  409658:	ldp	x27, x28, [sp, #80]
  40965c:	ldp	x29, x30, [sp], #208
  409660:	ret
  409664:	cbz	x21, 409644 <__fxstatat@plt+0x60c4>
  409668:	mov	x0, x21
  40966c:	bl	4030c0 <closedir@plt>
  409670:	b	409644 <__fxstatat@plt+0x60c4>
  409674:	mov	w3, #0x1                   	// #1
  409678:	b	409170 <__fxstatat@plt+0x5bf0>
  40967c:	stp	x29, x30, [sp, #-16]!
  409680:	mov	w3, #0x0                   	// #0
  409684:	mov	x29, sp
  409688:	bl	409170 <__fxstatat@plt+0x5bf0>
  40968c:	cbnz	x0, 409694 <__fxstatat@plt+0x6114>
  409690:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  409694:	ldp	x29, x30, [sp], #16
  409698:	ret
  40969c:	cbz	x1, 4096e4 <__fxstatat@plt+0x6164>
  4096a0:	ldrb	w2, [x1]
  4096a4:	cbz	w2, 4096e4 <__fxstatat@plt+0x6164>
  4096a8:	stp	x29, x30, [sp, #-32]!
  4096ac:	adrp	x2, 427000 <__fxstatat@plt+0x23a80>
  4096b0:	mov	x4, #0x4                   	// #4
  4096b4:	mov	x29, sp
  4096b8:	ldr	x5, [x2, #1328]
  4096bc:	str	x19, [sp, #16]
  4096c0:	adrp	x19, 412000 <__fxstatat@plt+0xea80>
  4096c4:	add	x19, x19, #0xde8
  4096c8:	mov	x3, x19
  4096cc:	add	x2, x19, #0x20
  4096d0:	bl	40fb9c <__fxstatat@plt+0xc61c>
  4096d4:	ldr	w0, [x19, x0, lsl #2]
  4096d8:	ldr	x19, [sp, #16]
  4096dc:	ldp	x29, x30, [sp], #32
  4096e0:	ret
  4096e4:	mov	w0, #0x2                   	// #2
  4096e8:	ret
  4096ec:	cbz	x1, 4096fc <__fxstatat@plt+0x617c>
  4096f0:	ldrb	w2, [x1]
  4096f4:	cbz	w2, 4096fc <__fxstatat@plt+0x617c>
  4096f8:	b	40969c <__fxstatat@plt+0x611c>
  4096fc:	stp	x29, x30, [sp, #-16]!
  409700:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  409704:	add	x0, x0, #0xdaa
  409708:	mov	x29, sp
  40970c:	bl	4034c0 <getenv@plt>
  409710:	mov	x1, x0
  409714:	ldp	x29, x30, [sp], #16
  409718:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40971c:	add	x0, x0, #0xda9
  409720:	b	4096f8 <__fxstatat@plt+0x6178>
  409724:	mov	x3, x0
  409728:	cbnz	x0, 409744 <__fxstatat@plt+0x61c4>
  40972c:	cmp	x1, #0x0
  409730:	mov	x3, #0x2000                	// #8192
  409734:	csel	x3, x1, x3, ne  // ne = any
  409738:	cmp	x3, x2
  40973c:	csel	x0, x3, x2, ls  // ls = plast
  409740:	b	40977c <__fxstatat@plt+0x61fc>
  409744:	cbz	x1, 409738 <__fxstatat@plt+0x61b8>
  409748:	mov	x4, x1
  40974c:	udiv	x6, x0, x4
  409750:	mov	x5, x4
  409754:	msub	x4, x6, x4, x0
  409758:	mov	x0, x5
  40975c:	cbnz	x4, 40974c <__fxstatat@plt+0x61cc>
  409760:	udiv	x4, x3, x5
  409764:	mul	x0, x1, x4
  409768:	cmp	x0, x2
  40976c:	b.hi	409738 <__fxstatat@plt+0x61b8>  // b.pmore
  409770:	udiv	x1, x0, x1
  409774:	cmp	x1, x4
  409778:	b.ne	409738 <__fxstatat@plt+0x61b8>  // b.any
  40977c:	ret
  409780:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  409784:	str	x0, [x1, #2512]
  409788:	ret
  40978c:	stp	x29, x30, [sp, #-48]!
  409790:	mov	x29, sp
  409794:	stp	x19, x20, [sp, #16]
  409798:	adrp	x19, 427000 <__fxstatat@plt+0x23a80>
  40979c:	ldr	x20, [x19, #1376]
  4097a0:	str	x21, [sp, #32]
  4097a4:	mov	x0, x20
  4097a8:	bl	40f3cc <__fxstatat@plt+0xbe4c>
  4097ac:	cbnz	x0, 409824 <__fxstatat@plt+0x62a4>
  4097b0:	mov	w20, #0x0                   	// #0
  4097b4:	ldr	x0, [x19, #1376]
  4097b8:	bl	40fc7c <__fxstatat@plt+0xc6fc>
  4097bc:	cbnz	w0, 4097c4 <__fxstatat@plt+0x6244>
  4097c0:	cbz	w20, 409868 <__fxstatat@plt+0x62e8>
  4097c4:	mov	w2, #0x5                   	// #5
  4097c8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4097cc:	mov	x0, #0x0                   	// #0
  4097d0:	add	x1, x1, #0xe50
  4097d4:	bl	403400 <dcgettext@plt>
  4097d8:	mov	x19, x0
  4097dc:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  4097e0:	ldr	x20, [x0, #2512]
  4097e4:	bl	4034a0 <__errno_location@plt>
  4097e8:	cbz	x20, 40984c <__fxstatat@plt+0x62cc>
  4097ec:	ldr	w21, [x0]
  4097f0:	mov	x0, x20
  4097f4:	bl	40cb48 <__fxstatat@plt+0x95c8>
  4097f8:	mov	x3, x0
  4097fc:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  409800:	mov	x4, x19
  409804:	add	x2, x2, #0xe63
  409808:	mov	w1, w21
  40980c:	mov	w0, #0x0                   	// #0
  409810:	bl	402d10 <error@plt>
  409814:	bl	409890 <__fxstatat@plt+0x6310>
  409818:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40981c:	ldr	w0, [x0, #1232]
  409820:	bl	402ca0 <_exit@plt>
  409824:	mov	x0, x20
  409828:	mov	w2, #0x1                   	// #1
  40982c:	mov	x1, #0x0                   	// #0
  409830:	bl	40f40c <__fxstatat@plt+0xbe8c>
  409834:	cbnz	w0, 4097b0 <__fxstatat@plt+0x6230>
  409838:	ldr	x0, [x19, #1376]
  40983c:	bl	40f384 <__fxstatat@plt+0xbe04>
  409840:	cmp	w0, #0x0
  409844:	cset	w20, ne  // ne = any
  409848:	b	4097b4 <__fxstatat@plt+0x6234>
  40984c:	ldr	w1, [x0]
  409850:	mov	x3, x19
  409854:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  409858:	mov	w0, #0x0                   	// #0
  40985c:	add	x2, x2, #0x8bb
  409860:	bl	402d10 <error@plt>
  409864:	b	409814 <__fxstatat@plt+0x6294>
  409868:	ldp	x19, x20, [sp, #16]
  40986c:	ldr	x21, [sp, #32]
  409870:	ldp	x29, x30, [sp], #48
  409874:	b	409890 <__fxstatat@plt+0x6310>
  409878:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40987c:	str	x0, [x1, #2520]
  409880:	ret
  409884:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  409888:	strb	w0, [x1, #2528]
  40988c:	ret
  409890:	stp	x29, x30, [sp, #-48]!
  409894:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  409898:	mov	x29, sp
  40989c:	ldr	x0, [x0, #1368]
  4098a0:	stp	x19, x20, [sp, #16]
  4098a4:	stp	x21, x22, [sp, #32]
  4098a8:	bl	40fc7c <__fxstatat@plt+0xc6fc>
  4098ac:	cbz	w0, 409940 <__fxstatat@plt+0x63c0>
  4098b0:	adrp	x21, 429000 <__progname@@GLIBC_2.17+0x1a98>
  4098b4:	add	x0, x21, #0x9d8
  4098b8:	ldrb	w22, [x0, #8]
  4098bc:	bl	4034a0 <__errno_location@plt>
  4098c0:	mov	x19, x0
  4098c4:	cbz	w22, 4098d4 <__fxstatat@plt+0x6354>
  4098c8:	ldr	w0, [x0]
  4098cc:	cmp	w0, #0x20
  4098d0:	b.eq	409940 <__fxstatat@plt+0x63c0>  // b.none
  4098d4:	mov	w2, #0x5                   	// #5
  4098d8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  4098dc:	mov	x0, #0x0                   	// #0
  4098e0:	add	x1, x1, #0xe6a
  4098e4:	bl	403400 <dcgettext@plt>
  4098e8:	mov	x20, x0
  4098ec:	ldr	x0, [x21, #2520]
  4098f0:	cbz	x0, 409924 <__fxstatat@plt+0x63a4>
  4098f4:	ldr	w19, [x19]
  4098f8:	bl	40cb48 <__fxstatat@plt+0x95c8>
  4098fc:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  409900:	mov	x3, x0
  409904:	mov	x4, x20
  409908:	add	x2, x2, #0xe63
  40990c:	mov	w1, w19
  409910:	mov	w0, #0x0                   	// #0
  409914:	bl	402d10 <error@plt>
  409918:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40991c:	ldr	w0, [x0, #1232]
  409920:	bl	402ca0 <_exit@plt>
  409924:	ldr	w1, [x19]
  409928:	mov	x3, x20
  40992c:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  409930:	mov	w0, #0x0                   	// #0
  409934:	add	x2, x2, #0x8bb
  409938:	bl	402d10 <error@plt>
  40993c:	b	409918 <__fxstatat@plt+0x6398>
  409940:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  409944:	ldr	x0, [x0, #1344]
  409948:	bl	40fc7c <__fxstatat@plt+0xc6fc>
  40994c:	cbnz	w0, 409918 <__fxstatat@plt+0x6398>
  409950:	ldp	x19, x20, [sp, #16]
  409954:	ldp	x21, x22, [sp, #32]
  409958:	ldp	x29, x30, [sp], #48
  40995c:	ret
  409960:	stp	x29, x30, [sp, #-16]!
  409964:	mov	x29, sp
  409968:	bl	4099cc <__fxstatat@plt+0x644c>
  40996c:	cbnz	x0, 409974 <__fxstatat@plt+0x63f4>
  409970:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  409974:	ldp	x29, x30, [sp], #16
  409978:	ret
  40997c:	stp	x29, x30, [sp, #-32]!
  409980:	mov	x29, sp
  409984:	stp	x19, x20, [sp, #16]
  409988:	mov	x19, x0
  40998c:	ldrb	w1, [x0]
  409990:	cmp	w1, #0x2f
  409994:	cset	x20, eq  // eq = none
  409998:	bl	409a34 <__fxstatat@plt+0x64b4>
  40999c:	sub	x0, x0, x19
  4099a0:	cmp	x0, x20
  4099a4:	b.hi	4099b4 <__fxstatat@plt+0x6434>  // b.pmore
  4099a8:	ldp	x19, x20, [sp, #16]
  4099ac:	ldp	x29, x30, [sp], #32
  4099b0:	ret
  4099b4:	sub	x1, x0, #0x1
  4099b8:	ldrb	w2, [x19, x1]
  4099bc:	cmp	w2, #0x2f
  4099c0:	b.ne	4099a8 <__fxstatat@plt+0x6428>  // b.any
  4099c4:	mov	x0, x1
  4099c8:	b	4099a0 <__fxstatat@plt+0x6420>
  4099cc:	stp	x29, x30, [sp, #-48]!
  4099d0:	mov	x29, sp
  4099d4:	stp	x19, x20, [sp, #16]
  4099d8:	str	x21, [sp, #32]
  4099dc:	mov	x21, x0
  4099e0:	bl	40997c <__fxstatat@plt+0x63fc>
  4099e4:	cmp	x0, #0x0
  4099e8:	mov	x19, x0
  4099ec:	add	x0, x0, #0x1
  4099f0:	cinc	x0, x0, eq  // eq = none
  4099f4:	bl	402f20 <malloc@plt>
  4099f8:	mov	x20, x0
  4099fc:	cbz	x0, 409a20 <__fxstatat@plt+0x64a0>
  409a00:	mov	x2, x19
  409a04:	mov	x1, x21
  409a08:	bl	402c90 <memcpy@plt>
  409a0c:	cbnz	x19, 409a1c <__fxstatat@plt+0x649c>
  409a10:	mov	w0, #0x2e                  	// #46
  409a14:	mov	x19, #0x1                   	// #1
  409a18:	strb	w0, [x20]
  409a1c:	strb	wzr, [x20, x19]
  409a20:	mov	x0, x20
  409a24:	ldp	x19, x20, [sp, #16]
  409a28:	ldr	x21, [sp, #32]
  409a2c:	ldp	x29, x30, [sp], #48
  409a30:	ret
  409a34:	ldrb	w1, [x0]
  409a38:	cmp	w1, #0x2f
  409a3c:	b.eq	409a54 <__fxstatat@plt+0x64d4>  // b.none
  409a40:	mov	x1, x0
  409a44:	mov	w2, #0x0                   	// #0
  409a48:	ldrb	w3, [x1]
  409a4c:	cbnz	w3, 409a5c <__fxstatat@plt+0x64dc>
  409a50:	ret
  409a54:	add	x0, x0, #0x1
  409a58:	b	409a34 <__fxstatat@plt+0x64b4>
  409a5c:	cmp	w3, #0x2f
  409a60:	b.eq	409a70 <__fxstatat@plt+0x64f0>  // b.none
  409a64:	cbnz	w2, 409a78 <__fxstatat@plt+0x64f8>
  409a68:	add	x1, x1, #0x1
  409a6c:	b	409a48 <__fxstatat@plt+0x64c8>
  409a70:	mov	w2, #0x1                   	// #1
  409a74:	b	409a68 <__fxstatat@plt+0x64e8>
  409a78:	mov	x0, x1
  409a7c:	mov	w2, #0x0                   	// #0
  409a80:	b	409a68 <__fxstatat@plt+0x64e8>
  409a84:	stp	x29, x30, [sp, #-32]!
  409a88:	mov	x29, sp
  409a8c:	str	x19, [sp, #16]
  409a90:	mov	x19, x0
  409a94:	bl	402cc0 <strlen@plt>
  409a98:	cmp	x0, #0x1
  409a9c:	b.ls	409ab0 <__fxstatat@plt+0x6530>  // b.plast
  409aa0:	sub	x1, x0, #0x1
  409aa4:	ldrb	w2, [x19, x1]
  409aa8:	cmp	w2, #0x2f
  409aac:	b.eq	409abc <__fxstatat@plt+0x653c>  // b.none
  409ab0:	ldr	x19, [sp, #16]
  409ab4:	ldp	x29, x30, [sp], #32
  409ab8:	ret
  409abc:	mov	x0, x1
  409ac0:	b	409a98 <__fxstatat@plt+0x6518>
  409ac4:	b	403130 <posix_fadvise@plt>
  409ac8:	cbz	x0, 409af8 <__fxstatat@plt+0x6578>
  409acc:	stp	x29, x30, [sp, #-32]!
  409ad0:	mov	x29, sp
  409ad4:	str	x19, [sp, #16]
  409ad8:	mov	w19, w1
  409adc:	bl	402ea0 <fileno@plt>
  409ae0:	mov	w3, w19
  409ae4:	mov	x2, #0x0                   	// #0
  409ae8:	ldr	x19, [sp, #16]
  409aec:	mov	x1, #0x0                   	// #0
  409af0:	ldp	x29, x30, [sp], #32
  409af4:	b	403130 <posix_fadvise@plt>
  409af8:	ret
  409afc:	stp	x29, x30, [sp, #-64]!
  409b00:	mov	x29, sp
  409b04:	str	x2, [sp, #56]
  409b08:	tbz	w1, #6, 409b3c <__fxstatat@plt+0x65bc>
  409b0c:	add	x2, sp, #0x40
  409b10:	stp	x2, x2, [sp, #16]
  409b14:	add	x2, sp, #0x30
  409b18:	str	x2, [sp, #32]
  409b1c:	mov	w2, #0xfffffff8            	// #-8
  409b20:	str	w2, [sp, #40]
  409b24:	ldr	w2, [sp, #56]
  409b28:	str	wzr, [sp, #44]
  409b2c:	bl	402f50 <open@plt>
  409b30:	bl	40dac0 <__fxstatat@plt+0xa540>
  409b34:	ldp	x29, x30, [sp], #64
  409b38:	ret
  409b3c:	mov	w2, #0x0                   	// #0
  409b40:	b	409b2c <__fxstatat@plt+0x65ac>
  409b44:	cbz	x0, 409bcc <__fxstatat@plt+0x664c>
  409b48:	stp	x29, x30, [sp, #-48]!
  409b4c:	mov	x29, sp
  409b50:	stp	x19, x20, [sp, #16]
  409b54:	mov	x20, x0
  409b58:	mov	x0, #0x18                  	// #24
  409b5c:	stp	x21, x22, [sp, #32]
  409b60:	mov	x22, x1
  409b64:	mov	x21, x2
  409b68:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  409b6c:	mov	x19, x0
  409b70:	mov	x0, x22
  409b74:	bl	40ed1c <__fxstatat@plt+0xb79c>
  409b78:	mov	x1, x19
  409b7c:	str	x0, [x19]
  409b80:	ldr	x0, [x21, #8]
  409b84:	str	x0, [x19, #8]
  409b88:	ldr	x0, [x21]
  409b8c:	str	x0, [x19, #16]
  409b90:	mov	x0, x20
  409b94:	bl	40ab48 <__fxstatat@plt+0x75c8>
  409b98:	cbnz	x0, 409ba0 <__fxstatat@plt+0x6620>
  409b9c:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  409ba0:	cmp	x19, x0
  409ba4:	b.eq	409bbc <__fxstatat@plt+0x663c>  // b.none
  409ba8:	mov	x0, x19
  409bac:	ldp	x19, x20, [sp, #16]
  409bb0:	ldp	x21, x22, [sp, #32]
  409bb4:	ldp	x29, x30, [sp], #48
  409bb8:	b	40ad64 <__fxstatat@plt+0x77e4>
  409bbc:	ldp	x19, x20, [sp, #16]
  409bc0:	ldp	x21, x22, [sp, #32]
  409bc4:	ldp	x29, x30, [sp], #48
  409bc8:	ret
  409bcc:	ret
  409bd0:	cbz	x0, 409c08 <__fxstatat@plt+0x6688>
  409bd4:	stp	x29, x30, [sp, #-48]!
  409bd8:	mov	x29, sp
  409bdc:	str	x1, [sp, #24]
  409be0:	ldr	x1, [x2, #8]
  409be4:	str	x1, [sp, #32]
  409be8:	ldr	x1, [x2]
  409bec:	str	x1, [sp, #40]
  409bf0:	add	x1, sp, #0x18
  409bf4:	bl	40a46c <__fxstatat@plt+0x6eec>
  409bf8:	cmp	x0, #0x0
  409bfc:	cset	w0, ne  // ne = any
  409c00:	ldp	x29, x30, [sp], #48
  409c04:	ret
  409c08:	mov	w0, #0x0                   	// #0
  409c0c:	ret
  409c10:	and	w2, w0, #0xf000
  409c14:	cmp	w2, #0x8, lsl #12
  409c18:	b.eq	409d24 <__fxstatat@plt+0x67a4>  // b.none
  409c1c:	cmp	w2, #0x4, lsl #12
  409c20:	b.eq	409d2c <__fxstatat@plt+0x67ac>  // b.none
  409c24:	cmp	w2, #0x6, lsl #12
  409c28:	b.eq	409d34 <__fxstatat@plt+0x67b4>  // b.none
  409c2c:	cmp	w2, #0x2, lsl #12
  409c30:	b.eq	409d3c <__fxstatat@plt+0x67bc>  // b.none
  409c34:	cmp	w2, #0xa, lsl #12
  409c38:	b.eq	409d44 <__fxstatat@plt+0x67c4>  // b.none
  409c3c:	cmp	w2, #0x1, lsl #12
  409c40:	b.eq	409d4c <__fxstatat@plt+0x67cc>  // b.none
  409c44:	cmp	w2, #0xc, lsl #12
  409c48:	mov	w3, #0x3f                  	// #63
  409c4c:	mov	w2, #0x73                  	// #115
  409c50:	csel	w2, w2, w3, eq  // eq = none
  409c54:	tst	x0, #0x100
  409c58:	mov	w3, #0x2d                  	// #45
  409c5c:	strb	w2, [x1]
  409c60:	mov	w2, #0x72                  	// #114
  409c64:	csel	w2, w2, w3, ne  // ne = any
  409c68:	tst	x0, #0x80
  409c6c:	strb	w2, [x1, #1]
  409c70:	mov	w2, #0x77                  	// #119
  409c74:	csel	w2, w2, w3, ne  // ne = any
  409c78:	strb	w2, [x1, #2]
  409c7c:	and	w2, w0, #0x40
  409c80:	tbz	w0, #11, 409d54 <__fxstatat@plt+0x67d4>
  409c84:	cmp	w2, #0x0
  409c88:	mov	w3, #0x53                  	// #83
  409c8c:	mov	w2, #0x73                  	// #115
  409c90:	csel	w2, w2, w3, ne  // ne = any
  409c94:	tst	x0, #0x20
  409c98:	mov	w3, #0x2d                  	// #45
  409c9c:	strb	w2, [x1, #3]
  409ca0:	mov	w2, #0x72                  	// #114
  409ca4:	csel	w2, w2, w3, ne  // ne = any
  409ca8:	tst	x0, #0x10
  409cac:	strb	w2, [x1, #4]
  409cb0:	mov	w2, #0x77                  	// #119
  409cb4:	csel	w2, w2, w3, ne  // ne = any
  409cb8:	strb	w2, [x1, #5]
  409cbc:	and	w2, w0, #0x8
  409cc0:	tbz	w0, #10, 409d60 <__fxstatat@plt+0x67e0>
  409cc4:	cmp	w2, #0x0
  409cc8:	mov	w3, #0x53                  	// #83
  409ccc:	mov	w2, #0x73                  	// #115
  409cd0:	csel	w2, w2, w3, ne  // ne = any
  409cd4:	tst	x0, #0x4
  409cd8:	mov	w3, #0x72                  	// #114
  409cdc:	strb	w2, [x1, #6]
  409ce0:	mov	w2, #0x2d                  	// #45
  409ce4:	csel	w3, w3, w2, ne  // ne = any
  409ce8:	tst	x0, #0x2
  409cec:	strb	w3, [x1, #7]
  409cf0:	mov	w3, #0x77                  	// #119
  409cf4:	csel	w3, w3, w2, ne  // ne = any
  409cf8:	strb	w3, [x1, #8]
  409cfc:	and	w3, w0, #0x1
  409d00:	tbz	w0, #9, 409d6c <__fxstatat@plt+0x67ec>
  409d04:	cmp	w3, #0x0
  409d08:	mov	w0, #0x74                  	// #116
  409d0c:	mov	w2, #0x54                  	// #84
  409d10:	csel	w0, w0, w2, ne  // ne = any
  409d14:	strb	w0, [x1, #9]
  409d18:	mov	w0, #0x20                  	// #32
  409d1c:	strh	w0, [x1, #10]
  409d20:	ret
  409d24:	mov	w2, #0x2d                  	// #45
  409d28:	b	409c54 <__fxstatat@plt+0x66d4>
  409d2c:	mov	w2, #0x64                  	// #100
  409d30:	b	409c54 <__fxstatat@plt+0x66d4>
  409d34:	mov	w2, #0x62                  	// #98
  409d38:	b	409c54 <__fxstatat@plt+0x66d4>
  409d3c:	mov	w2, #0x63                  	// #99
  409d40:	b	409c54 <__fxstatat@plt+0x66d4>
  409d44:	mov	w2, #0x6c                  	// #108
  409d48:	b	409c54 <__fxstatat@plt+0x66d4>
  409d4c:	mov	w2, #0x70                  	// #112
  409d50:	b	409c54 <__fxstatat@plt+0x66d4>
  409d54:	cmp	w2, #0x0
  409d58:	mov	w2, #0x78                  	// #120
  409d5c:	b	409c90 <__fxstatat@plt+0x6710>
  409d60:	cmp	w2, #0x0
  409d64:	mov	w2, #0x78                  	// #120
  409d68:	b	409cd0 <__fxstatat@plt+0x6750>
  409d6c:	cmp	w3, #0x0
  409d70:	mov	w0, #0x78                  	// #120
  409d74:	b	409d10 <__fxstatat@plt+0x6790>
  409d78:	ldr	w0, [x0, #16]
  409d7c:	b	409c10 <__fxstatat@plt+0x6690>
  409d80:	stp	x29, x30, [sp, #-16]!
  409d84:	mov	x29, sp
  409d88:	bl	409d9c <__fxstatat@plt+0x681c>
  409d8c:	cbnz	x0, 409d94 <__fxstatat@plt+0x6814>
  409d90:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  409d94:	ldp	x29, x30, [sp], #16
  409d98:	ret
  409d9c:	stp	x29, x30, [sp, #-80]!
  409da0:	mov	x29, sp
  409da4:	stp	x19, x20, [sp, #16]
  409da8:	stp	x21, x22, [sp, #32]
  409dac:	mov	x21, x1
  409db0:	mov	x22, x2
  409db4:	stp	x23, x24, [sp, #48]
  409db8:	mov	x23, x0
  409dbc:	stp	x25, x26, [sp, #64]
  409dc0:	bl	409a34 <__fxstatat@plt+0x64b4>
  409dc4:	mov	x19, x0
  409dc8:	sub	x19, x19, x23
  409dcc:	bl	409a84 <__fxstatat@plt+0x6504>
  409dd0:	mov	x20, x0
  409dd4:	add	x19, x19, x0
  409dd8:	mov	x0, x21
  409ddc:	bl	402cc0 <strlen@plt>
  409de0:	mov	x24, x0
  409de4:	add	x0, x0, #0x1
  409de8:	cbz	x20, 409e70 <__fxstatat@plt+0x68f0>
  409dec:	add	x1, x23, x19
  409df0:	ldurb	w1, [x1, #-1]
  409df4:	cmp	w1, #0x2f
  409df8:	b.eq	409e84 <__fxstatat@plt+0x6904>  // b.none
  409dfc:	ldrb	w1, [x21]
  409e00:	mov	w20, #0x2f                  	// #47
  409e04:	cmp	w1, #0x2f
  409e08:	csel	w20, wzr, w20, eq  // eq = none
  409e0c:	cmp	w20, #0x0
  409e10:	cinc	x1, x19, ne  // ne = any
  409e14:	cset	x26, ne  // ne = any
  409e18:	add	x0, x1, x0
  409e1c:	bl	402f20 <malloc@plt>
  409e20:	mov	x25, x0
  409e24:	cbz	x0, 409e54 <__fxstatat@plt+0x68d4>
  409e28:	mov	x2, x19
  409e2c:	mov	x1, x23
  409e30:	bl	4032c0 <mempcpy@plt>
  409e34:	strb	w20, [x0]
  409e38:	add	x0, x0, x26
  409e3c:	cbz	x22, 409e44 <__fxstatat@plt+0x68c4>
  409e40:	str	x0, [x22]
  409e44:	mov	x2, x24
  409e48:	mov	x1, x21
  409e4c:	bl	4032c0 <mempcpy@plt>
  409e50:	strb	wzr, [x0]
  409e54:	mov	x0, x25
  409e58:	ldp	x19, x20, [sp, #16]
  409e5c:	ldp	x21, x22, [sp, #32]
  409e60:	ldp	x23, x24, [sp, #48]
  409e64:	ldp	x25, x26, [sp, #64]
  409e68:	ldp	x29, x30, [sp], #80
  409e6c:	ret
  409e70:	ldrb	w1, [x21]
  409e74:	mov	w20, #0x2e                  	// #46
  409e78:	cmp	w1, #0x2f
  409e7c:	csel	w20, wzr, w20, ne  // ne = any
  409e80:	b	409e0c <__fxstatat@plt+0x688c>
  409e84:	mov	w20, #0x0                   	// #0
  409e88:	b	409e0c <__fxstatat@plt+0x688c>
  409e8c:	stp	x29, x30, [sp, #-48]!
  409e90:	mov	x29, sp
  409e94:	stp	x19, x20, [sp, #16]
  409e98:	mov	x20, x1
  409e9c:	mov	x19, x2
  409ea0:	stp	x21, x22, [sp, #32]
  409ea4:	mov	w22, w0
  409ea8:	mov	x21, #0x0                   	// #0
  409eac:	cbz	x19, 409ed4 <__fxstatat@plt+0x6954>
  409eb0:	mov	x2, x19
  409eb4:	mov	x1, x20
  409eb8:	mov	w0, w22
  409ebc:	bl	40ce54 <__fxstatat@plt+0x98d4>
  409ec0:	cmn	x0, #0x1
  409ec4:	b.eq	409ed4 <__fxstatat@plt+0x6954>  // b.none
  409ec8:	cbnz	x0, 409ee8 <__fxstatat@plt+0x6968>
  409ecc:	bl	4034a0 <__errno_location@plt>
  409ed0:	str	wzr, [x0]
  409ed4:	mov	x0, x21
  409ed8:	ldp	x19, x20, [sp, #16]
  409edc:	ldp	x21, x22, [sp, #32]
  409ee0:	ldp	x29, x30, [sp], #48
  409ee4:	ret
  409ee8:	add	x21, x21, x0
  409eec:	add	x20, x20, x0
  409ef0:	sub	x19, x19, x0
  409ef4:	b	409eac <__fxstatat@plt+0x692c>
  409ef8:	stp	x29, x30, [sp, #-48]!
  409efc:	mov	x29, sp
  409f00:	stp	x19, x20, [sp, #16]
  409f04:	mov	x20, x1
  409f08:	mov	x19, x2
  409f0c:	stp	x21, x22, [sp, #32]
  409f10:	mov	w22, w0
  409f14:	mov	x21, #0x0                   	// #0
  409f18:	cbz	x19, 409f44 <__fxstatat@plt+0x69c4>
  409f1c:	mov	x2, x19
  409f20:	mov	x1, x20
  409f24:	mov	w0, w22
  409f28:	bl	40ced0 <__fxstatat@plt+0x9950>
  409f2c:	cmn	x0, #0x1
  409f30:	b.eq	409f44 <__fxstatat@plt+0x69c4>  // b.none
  409f34:	cbnz	x0, 409f58 <__fxstatat@plt+0x69d8>
  409f38:	bl	4034a0 <__errno_location@plt>
  409f3c:	mov	w1, #0x1c                  	// #28
  409f40:	str	w1, [x0]
  409f44:	mov	x0, x21
  409f48:	ldp	x19, x20, [sp, #16]
  409f4c:	ldp	x21, x22, [sp, #32]
  409f50:	ldp	x29, x30, [sp], #48
  409f54:	ret
  409f58:	add	x21, x21, x0
  409f5c:	add	x20, x20, x0
  409f60:	sub	x19, x19, x0
  409f64:	b	409f18 <__fxstatat@plt+0x6998>
  409f68:	ror	x2, x0, #3
  409f6c:	udiv	x0, x2, x1
  409f70:	msub	x0, x0, x1, x2
  409f74:	ret
  409f78:	cmp	x1, x0
  409f7c:	cset	w0, eq  // eq = none
  409f80:	ret
  409f84:	ldrb	w2, [x1, #16]
  409f88:	cbnz	w2, 409fac <__fxstatat@plt+0x6a2c>
  409f8c:	ucvtf	s0, x0
  409f90:	ldr	s1, [x1, #8]
  409f94:	mov	w0, #0x5f800000            	// #1602224128
  409f98:	fdiv	s0, s0, s1
  409f9c:	fmov	s1, w0
  409fa0:	fcmpe	s0, s1
  409fa4:	b.ge	409fc4 <__fxstatat@plt+0x6a44>  // b.tcont
  409fa8:	fcvtzu	x0, s0
  409fac:	cmp	x0, #0xa
  409fb0:	mov	x1, #0xa                   	// #10
  409fb4:	csel	x0, x0, x1, cs  // cs = hs, nlast
  409fb8:	orr	x0, x0, #0x1
  409fbc:	cmn	x0, #0x1
  409fc0:	b.ne	409ff4 <__fxstatat@plt+0x6a74>  // b.any
  409fc4:	mov	x0, #0x0                   	// #0
  409fc8:	b	40a014 <__fxstatat@plt+0x6a94>
  409fcc:	add	x2, x1, #0x1
  409fd0:	add	x1, x1, #0x2
  409fd4:	add	x3, x3, x2, lsl #2
  409fd8:	udiv	x2, x0, x1
  409fdc:	cmp	x0, x3
  409fe0:	msub	x2, x2, x1, x0
  409fe4:	b.ls	40a000 <__fxstatat@plt+0x6a80>  // b.plast
  409fe8:	cbnz	x2, 409fcc <__fxstatat@plt+0x6a4c>
  409fec:	add	x0, x0, #0x2
  409ff0:	b	409fbc <__fxstatat@plt+0x6a3c>
  409ff4:	mov	x3, #0x9                   	// #9
  409ff8:	mov	x1, #0x3                   	// #3
  409ffc:	b	409fd8 <__fxstatat@plt+0x6a58>
  40a000:	cbz	x2, 409fec <__fxstatat@plt+0x6a6c>
  40a004:	cmp	xzr, x0, lsr #61
  40a008:	cset	x1, ne  // ne = any
  40a00c:	tbnz	x0, #60, 409fc4 <__fxstatat@plt+0x6a44>
  40a010:	cbnz	x1, 409fc4 <__fxstatat@plt+0x6a44>
  40a014:	ret
  40a018:	stp	x29, x30, [sp, #-32]!
  40a01c:	mov	x29, sp
  40a020:	str	x19, [sp, #16]
  40a024:	mov	x19, x0
  40a028:	mov	x0, x1
  40a02c:	ldr	x1, [x19, #16]
  40a030:	ldr	x2, [x19, #48]
  40a034:	blr	x2
  40a038:	ldr	x1, [x19, #16]
  40a03c:	cmp	x1, x0
  40a040:	b.hi	40a048 <__fxstatat@plt+0x6ac8>  // b.pmore
  40a044:	bl	403120 <abort@plt>
  40a048:	ldr	x1, [x19]
  40a04c:	ldr	x19, [sp, #16]
  40a050:	add	x0, x1, x0, lsl #4
  40a054:	ldp	x29, x30, [sp], #32
  40a058:	ret
  40a05c:	stp	x29, x30, [sp, #-64]!
  40a060:	mov	x29, sp
  40a064:	stp	x21, x22, [sp, #32]
  40a068:	mov	x22, x2
  40a06c:	mov	x21, x1
  40a070:	stp	x19, x20, [sp, #16]
  40a074:	mov	x20, x0
  40a078:	str	x23, [sp, #48]
  40a07c:	and	w23, w3, #0xff
  40a080:	bl	40a018 <__fxstatat@plt+0x6a98>
  40a084:	str	x0, [x22]
  40a088:	ldr	x1, [x0]
  40a08c:	cbnz	x1, 40a0a8 <__fxstatat@plt+0x6b28>
  40a090:	mov	x0, #0x0                   	// #0
  40a094:	ldp	x19, x20, [sp, #16]
  40a098:	ldp	x21, x22, [sp, #32]
  40a09c:	ldr	x23, [sp, #48]
  40a0a0:	ldp	x29, x30, [sp], #64
  40a0a4:	ret
  40a0a8:	mov	x19, x0
  40a0ac:	cmp	x1, x21
  40a0b0:	b.eq	40a0c8 <__fxstatat@plt+0x6b48>  // b.none
  40a0b4:	ldr	x2, [x20, #56]
  40a0b8:	mov	x0, x21
  40a0bc:	blr	x2
  40a0c0:	tst	w0, #0xff
  40a0c4:	b.eq	40a114 <__fxstatat@plt+0x6b94>  // b.none
  40a0c8:	ldr	x0, [x19]
  40a0cc:	cbz	w23, 40a094 <__fxstatat@plt+0x6b14>
  40a0d0:	ldr	x1, [x19, #8]
  40a0d4:	cbz	x1, 40a0f4 <__fxstatat@plt+0x6b74>
  40a0d8:	ldp	x2, x3, [x1]
  40a0dc:	stp	x2, x3, [x19]
  40a0e0:	str	xzr, [x1]
  40a0e4:	ldr	x2, [x20, #72]
  40a0e8:	str	x2, [x1, #8]
  40a0ec:	str	x1, [x20, #72]
  40a0f0:	b	40a094 <__fxstatat@plt+0x6b14>
  40a0f4:	str	xzr, [x19]
  40a0f8:	b	40a094 <__fxstatat@plt+0x6b14>
  40a0fc:	ldr	x2, [x20, #56]
  40a100:	mov	x0, x21
  40a104:	blr	x2
  40a108:	tst	w0, #0xff
  40a10c:	b.ne	40a128 <__fxstatat@plt+0x6ba8>  // b.any
  40a110:	ldr	x19, [x19, #8]
  40a114:	ldr	x0, [x19, #8]
  40a118:	cbz	x0, 40a090 <__fxstatat@plt+0x6b10>
  40a11c:	ldr	x1, [x0]
  40a120:	cmp	x1, x21
  40a124:	b.ne	40a0fc <__fxstatat@plt+0x6b7c>  // b.any
  40a128:	ldr	x1, [x19, #8]
  40a12c:	ldr	x0, [x1]
  40a130:	cbz	w23, 40a094 <__fxstatat@plt+0x6b14>
  40a134:	ldr	x2, [x1, #8]
  40a138:	str	x2, [x19, #8]
  40a13c:	b	40a0e0 <__fxstatat@plt+0x6b60>
  40a140:	ldr	x1, [x0]
  40a144:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40a148:	add	x2, x2, #0xee4
  40a14c:	cmp	x1, x2
  40a150:	b.eq	40a1d0 <__fxstatat@plt+0x6c50>  // b.none
  40a154:	adrp	x3, 412000 <__fxstatat@plt+0xea80>
  40a158:	ldr	s1, [x1, #8]
  40a15c:	ldr	s2, [x3, #3808]
  40a160:	fcmpe	s1, s2
  40a164:	b.le	40a1c4 <__fxstatat@plt+0x6c44>
  40a168:	mov	w3, #0x6666                	// #26214
  40a16c:	movk	w3, #0x3f66, lsl #16
  40a170:	fmov	s0, w3
  40a174:	fcmpe	s1, s0
  40a178:	b.pl	40a1c4 <__fxstatat@plt+0x6c44>  // b.nfrst
  40a17c:	mov	w3, #0xcccd                	// #52429
  40a180:	ldr	s3, [x1, #12]
  40a184:	movk	w3, #0x3f8c, lsl #16
  40a188:	fmov	s0, w3
  40a18c:	fcmpe	s3, s0
  40a190:	b.le	40a1c4 <__fxstatat@plt+0x6c44>
  40a194:	ldr	s0, [x1]
  40a198:	fcmpe	s0, #0.0
  40a19c:	b.lt	40a1c4 <__fxstatat@plt+0x6c44>  // b.tstop
  40a1a0:	fadd	s0, s0, s2
  40a1a4:	ldr	s2, [x1, #4]
  40a1a8:	fcmpe	s0, s2
  40a1ac:	b.pl	40a1c4 <__fxstatat@plt+0x6c44>  // b.nfrst
  40a1b0:	fmov	s3, #1.000000000000000000e+00
  40a1b4:	fcmpe	s2, s3
  40a1b8:	b.hi	40a1c4 <__fxstatat@plt+0x6c44>  // b.pmore
  40a1bc:	fcmpe	s1, s0
  40a1c0:	b.gt	40a1d0 <__fxstatat@plt+0x6c50>
  40a1c4:	str	x2, [x0]
  40a1c8:	mov	w0, #0x0                   	// #0
  40a1cc:	ret
  40a1d0:	mov	w0, #0x1                   	// #1
  40a1d4:	b	40a1cc <__fxstatat@plt+0x6c4c>
  40a1d8:	stp	x29, x30, [sp, #-64]!
  40a1dc:	mov	x29, sp
  40a1e0:	stp	x21, x22, [sp, #32]
  40a1e4:	mov	x22, x1
  40a1e8:	ldr	x21, [x1]
  40a1ec:	stp	x19, x20, [sp, #16]
  40a1f0:	mov	x19, x0
  40a1f4:	stp	x23, x24, [sp, #48]
  40a1f8:	and	w23, w2, #0xff
  40a1fc:	ldr	x0, [x22, #8]
  40a200:	cmp	x0, x21
  40a204:	b.hi	40a210 <__fxstatat@plt+0x6c90>  // b.pmore
  40a208:	mov	w23, #0x1                   	// #1
  40a20c:	b	40a2d8 <__fxstatat@plt+0x6d58>
  40a210:	ldr	x0, [x21]
  40a214:	cbz	x0, 40a270 <__fxstatat@plt+0x6cf0>
  40a218:	ldr	x20, [x21, #8]
  40a21c:	cbnz	x20, 40a278 <__fxstatat@plt+0x6cf8>
  40a220:	str	xzr, [x21, #8]
  40a224:	ldr	x24, [x21]
  40a228:	cbnz	w23, 40a270 <__fxstatat@plt+0x6cf0>
  40a22c:	mov	x1, x24
  40a230:	mov	x0, x19
  40a234:	bl	40a018 <__fxstatat@plt+0x6a98>
  40a238:	mov	x20, x0
  40a23c:	ldr	x0, [x0]
  40a240:	cbz	x0, 40a2f0 <__fxstatat@plt+0x6d70>
  40a244:	ldr	x0, [x19, #72]
  40a248:	cbz	x0, 40a2cc <__fxstatat@plt+0x6d4c>
  40a24c:	ldr	x1, [x0, #8]
  40a250:	str	x1, [x19, #72]
  40a254:	ldr	x1, [x20, #8]
  40a258:	stp	x24, x1, [x0]
  40a25c:	str	x0, [x20, #8]
  40a260:	ldr	x0, [x22, #24]
  40a264:	str	xzr, [x21]
  40a268:	sub	x0, x0, #0x1
  40a26c:	str	x0, [x22, #24]
  40a270:	add	x21, x21, #0x10
  40a274:	b	40a1fc <__fxstatat@plt+0x6c7c>
  40a278:	ldr	x24, [x20]
  40a27c:	mov	x0, x19
  40a280:	mov	x1, x24
  40a284:	bl	40a018 <__fxstatat@plt+0x6a98>
  40a288:	ldr	x2, [x0]
  40a28c:	ldr	x1, [x20, #8]
  40a290:	cbz	x2, 40a2a8 <__fxstatat@plt+0x6d28>
  40a294:	ldr	x2, [x0, #8]
  40a298:	str	x2, [x20, #8]
  40a29c:	str	x20, [x0, #8]
  40a2a0:	mov	x20, x1
  40a2a4:	b	40a21c <__fxstatat@plt+0x6c9c>
  40a2a8:	str	x24, [x0]
  40a2ac:	ldr	x0, [x19, #24]
  40a2b0:	add	x0, x0, #0x1
  40a2b4:	str	x0, [x19, #24]
  40a2b8:	str	xzr, [x20]
  40a2bc:	ldr	x0, [x19, #72]
  40a2c0:	str	x0, [x20, #8]
  40a2c4:	str	x20, [x19, #72]
  40a2c8:	b	40a2a0 <__fxstatat@plt+0x6d20>
  40a2cc:	mov	x0, #0x10                  	// #16
  40a2d0:	bl	402f20 <malloc@plt>
  40a2d4:	cbnz	x0, 40a254 <__fxstatat@plt+0x6cd4>
  40a2d8:	mov	w0, w23
  40a2dc:	ldp	x19, x20, [sp, #16]
  40a2e0:	ldp	x21, x22, [sp, #32]
  40a2e4:	ldp	x23, x24, [sp, #48]
  40a2e8:	ldp	x29, x30, [sp], #64
  40a2ec:	ret
  40a2f0:	ldr	x0, [x19, #24]
  40a2f4:	str	x24, [x20]
  40a2f8:	add	x0, x0, #0x1
  40a2fc:	str	x0, [x19, #24]
  40a300:	b	40a260 <__fxstatat@plt+0x6ce0>
  40a304:	ldr	x0, [x0, #16]
  40a308:	ret
  40a30c:	ldr	x0, [x0, #24]
  40a310:	ret
  40a314:	ldr	x0, [x0, #32]
  40a318:	ret
  40a31c:	ldp	x1, x4, [x0]
  40a320:	mov	x0, #0x0                   	// #0
  40a324:	cmp	x4, x1
  40a328:	b.hi	40a330 <__fxstatat@plt+0x6db0>  // b.pmore
  40a32c:	ret
  40a330:	ldr	x2, [x1]
  40a334:	cbz	x2, 40a358 <__fxstatat@plt+0x6dd8>
  40a338:	mov	x3, x1
  40a33c:	mov	x2, #0x1                   	// #1
  40a340:	b	40a348 <__fxstatat@plt+0x6dc8>
  40a344:	add	x2, x2, #0x1
  40a348:	ldr	x3, [x3, #8]
  40a34c:	cbnz	x3, 40a344 <__fxstatat@plt+0x6dc4>
  40a350:	cmp	x0, x2
  40a354:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40a358:	add	x1, x1, #0x10
  40a35c:	b	40a324 <__fxstatat@plt+0x6da4>
  40a360:	ldp	x2, x5, [x0]
  40a364:	mov	x1, #0x0                   	// #0
  40a368:	mov	x3, #0x0                   	// #0
  40a36c:	cmp	x5, x2
  40a370:	b.hi	40a390 <__fxstatat@plt+0x6e10>  // b.pmore
  40a374:	ldr	x2, [x0, #24]
  40a378:	cmp	x2, x3
  40a37c:	b.ne	40a3bc <__fxstatat@plt+0x6e3c>  // b.any
  40a380:	ldr	x0, [x0, #32]
  40a384:	cmp	x0, x1
  40a388:	cset	w0, eq  // eq = none
  40a38c:	ret
  40a390:	ldr	x4, [x2]
  40a394:	cbz	x4, 40a3ac <__fxstatat@plt+0x6e2c>
  40a398:	add	x3, x3, #0x1
  40a39c:	add	x1, x1, #0x1
  40a3a0:	mov	x4, x2
  40a3a4:	ldr	x4, [x4, #8]
  40a3a8:	cbnz	x4, 40a3b4 <__fxstatat@plt+0x6e34>
  40a3ac:	add	x2, x2, #0x10
  40a3b0:	b	40a36c <__fxstatat@plt+0x6dec>
  40a3b4:	add	x1, x1, #0x1
  40a3b8:	b	40a3a4 <__fxstatat@plt+0x6e24>
  40a3bc:	mov	w0, #0x0                   	// #0
  40a3c0:	b	40a38c <__fxstatat@plt+0x6e0c>
  40a3c4:	stp	x29, x30, [sp, #-48]!
  40a3c8:	mov	x5, x0
  40a3cc:	mov	x29, sp
  40a3d0:	stp	x19, x20, [sp, #16]
  40a3d4:	mov	x19, x1
  40a3d8:	stp	x21, x22, [sp, #32]
  40a3dc:	ldp	x20, x22, [x0, #16]
  40a3e0:	bl	40a31c <__fxstatat@plt+0x6d9c>
  40a3e4:	ldr	x3, [x5, #32]
  40a3e8:	mov	x21, x0
  40a3ec:	mov	w1, #0x1                   	// #1
  40a3f0:	mov	x0, x19
  40a3f4:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40a3f8:	add	x2, x2, #0xe76
  40a3fc:	bl	4031c0 <__fprintf_chk@plt>
  40a400:	mov	x3, x20
  40a404:	mov	x0, x19
  40a408:	mov	w1, #0x1                   	// #1
  40a40c:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40a410:	add	x2, x2, #0xe8e
  40a414:	bl	4031c0 <__fprintf_chk@plt>
  40a418:	ucvtf	d1, x22
  40a41c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40a420:	fmov	d0, x0
  40a424:	mov	x3, x22
  40a428:	mov	x0, x19
  40a42c:	mov	w1, #0x1                   	// #1
  40a430:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40a434:	add	x2, x2, #0xea6
  40a438:	fmul	d1, d1, d0
  40a43c:	ucvtf	d0, x20
  40a440:	fdiv	d0, d1, d0
  40a444:	bl	4031c0 <__fprintf_chk@plt>
  40a448:	mov	x3, x21
  40a44c:	mov	x0, x19
  40a450:	ldp	x19, x20, [sp, #16]
  40a454:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40a458:	ldp	x21, x22, [sp, #32]
  40a45c:	add	x2, x2, #0xec7
  40a460:	ldp	x29, x30, [sp], #48
  40a464:	mov	w1, #0x1                   	// #1
  40a468:	b	4031c0 <__fprintf_chk@plt>
  40a46c:	stp	x29, x30, [sp, #-48]!
  40a470:	mov	x29, sp
  40a474:	stp	x19, x20, [sp, #16]
  40a478:	mov	x20, x1
  40a47c:	str	x21, [sp, #32]
  40a480:	mov	x21, x0
  40a484:	bl	40a018 <__fxstatat@plt+0x6a98>
  40a488:	mov	x19, x0
  40a48c:	ldr	x0, [x0]
  40a490:	cbz	x0, 40a4d0 <__fxstatat@plt+0x6f50>
  40a494:	ldr	x1, [x19]
  40a498:	cmp	x1, x20
  40a49c:	b.ne	40a4b4 <__fxstatat@plt+0x6f34>  // b.any
  40a4a0:	ldr	x0, [x19]
  40a4a4:	ldp	x19, x20, [sp, #16]
  40a4a8:	ldr	x21, [sp, #32]
  40a4ac:	ldp	x29, x30, [sp], #48
  40a4b0:	ret
  40a4b4:	ldr	x2, [x21, #56]
  40a4b8:	mov	x0, x20
  40a4bc:	blr	x2
  40a4c0:	tst	w0, #0xff
  40a4c4:	b.ne	40a4a0 <__fxstatat@plt+0x6f20>  // b.any
  40a4c8:	ldr	x19, [x19, #8]
  40a4cc:	cbnz	x19, 40a494 <__fxstatat@plt+0x6f14>
  40a4d0:	mov	x0, #0x0                   	// #0
  40a4d4:	b	40a4a4 <__fxstatat@plt+0x6f24>
  40a4d8:	ldr	x1, [x0, #32]
  40a4dc:	cbz	x1, 40a508 <__fxstatat@plt+0x6f88>
  40a4e0:	ldp	x1, x2, [x0]
  40a4e4:	cmp	x2, x1
  40a4e8:	b.hi	40a4f8 <__fxstatat@plt+0x6f78>  // b.pmore
  40a4ec:	stp	x29, x30, [sp, #-16]!
  40a4f0:	mov	x29, sp
  40a4f4:	bl	403120 <abort@plt>
  40a4f8:	ldr	x0, [x1]
  40a4fc:	cbnz	x0, 40a50c <__fxstatat@plt+0x6f8c>
  40a500:	add	x1, x1, #0x10
  40a504:	b	40a4e4 <__fxstatat@plt+0x6f64>
  40a508:	mov	x0, #0x0                   	// #0
  40a50c:	ret
  40a510:	stp	x29, x30, [sp, #-32]!
  40a514:	mov	x29, sp
  40a518:	stp	x19, x20, [sp, #16]
  40a51c:	mov	x19, x0
  40a520:	mov	x20, x1
  40a524:	bl	40a018 <__fxstatat@plt+0x6a98>
  40a528:	mov	x2, x0
  40a52c:	mov	x3, x0
  40a530:	ldp	x0, x3, [x3]
  40a534:	cmp	x0, x20
  40a538:	b.ne	40a550 <__fxstatat@plt+0x6fd0>  // b.any
  40a53c:	cbz	x3, 40a554 <__fxstatat@plt+0x6fd4>
  40a540:	ldr	x0, [x3]
  40a544:	ldp	x19, x20, [sp, #16]
  40a548:	ldp	x29, x30, [sp], #32
  40a54c:	ret
  40a550:	cbnz	x3, 40a530 <__fxstatat@plt+0x6fb0>
  40a554:	ldr	x1, [x19, #8]
  40a558:	add	x2, x2, #0x10
  40a55c:	cmp	x1, x2
  40a560:	b.hi	40a56c <__fxstatat@plt+0x6fec>  // b.pmore
  40a564:	mov	x0, #0x0                   	// #0
  40a568:	b	40a544 <__fxstatat@plt+0x6fc4>
  40a56c:	ldr	x0, [x2]
  40a570:	cbz	x0, 40a558 <__fxstatat@plt+0x6fd8>
  40a574:	b	40a544 <__fxstatat@plt+0x6fc4>
  40a578:	mov	x4, x0
  40a57c:	sub	x1, x1, #0x8
  40a580:	mov	x0, #0x0                   	// #0
  40a584:	ldr	x3, [x4]
  40a588:	ldr	x5, [x4, #8]
  40a58c:	cmp	x5, x3
  40a590:	b.hi	40a598 <__fxstatat@plt+0x7018>  // b.pmore
  40a594:	ret
  40a598:	ldr	x5, [x3]
  40a59c:	cbz	x5, 40a5c0 <__fxstatat@plt+0x7040>
  40a5a0:	mov	x5, x3
  40a5a4:	cmp	x2, x0
  40a5a8:	b.ls	40a594 <__fxstatat@plt+0x7014>  // b.plast
  40a5ac:	add	x0, x0, #0x1
  40a5b0:	ldr	x6, [x5]
  40a5b4:	str	x6, [x1, x0, lsl #3]
  40a5b8:	ldr	x5, [x5, #8]
  40a5bc:	cbnz	x5, 40a5a4 <__fxstatat@plt+0x7024>
  40a5c0:	add	x3, x3, #0x10
  40a5c4:	b	40a588 <__fxstatat@plt+0x7008>
  40a5c8:	stp	x29, x30, [sp, #-64]!
  40a5cc:	mov	x29, sp
  40a5d0:	stp	x19, x20, [sp, #16]
  40a5d4:	mov	x20, x0
  40a5d8:	ldr	x19, [x0]
  40a5dc:	stp	x23, x24, [sp, #48]
  40a5e0:	mov	x23, x1
  40a5e4:	mov	x24, x2
  40a5e8:	stp	x21, x22, [sp, #32]
  40a5ec:	mov	x22, #0x0                   	// #0
  40a5f0:	ldr	x0, [x20, #8]
  40a5f4:	cmp	x0, x19
  40a5f8:	b.hi	40a614 <__fxstatat@plt+0x7094>  // b.pmore
  40a5fc:	mov	x0, x22
  40a600:	ldp	x19, x20, [sp, #16]
  40a604:	ldp	x21, x22, [sp, #32]
  40a608:	ldp	x23, x24, [sp, #48]
  40a60c:	ldp	x29, x30, [sp], #64
  40a610:	ret
  40a614:	ldr	x0, [x19]
  40a618:	cbz	x0, 40a640 <__fxstatat@plt+0x70c0>
  40a61c:	mov	x21, x19
  40a620:	ldr	x0, [x21]
  40a624:	mov	x1, x24
  40a628:	blr	x23
  40a62c:	tst	w0, #0xff
  40a630:	b.eq	40a5fc <__fxstatat@plt+0x707c>  // b.none
  40a634:	ldr	x21, [x21, #8]
  40a638:	add	x22, x22, #0x1
  40a63c:	cbnz	x21, 40a620 <__fxstatat@plt+0x70a0>
  40a640:	add	x19, x19, #0x10
  40a644:	b	40a5f0 <__fxstatat@plt+0x7070>
  40a648:	mov	x3, x0
  40a64c:	mov	x4, #0x1f                  	// #31
  40a650:	mov	x0, #0x0                   	// #0
  40a654:	ldrb	w2, [x3]
  40a658:	cbnz	w2, 40a660 <__fxstatat@plt+0x70e0>
  40a65c:	ret
  40a660:	and	x2, x2, #0xff
  40a664:	add	x3, x3, #0x1
  40a668:	madd	x2, x0, x4, x2
  40a66c:	udiv	x0, x2, x1
  40a670:	msub	x0, x0, x1, x2
  40a674:	b	40a654 <__fxstatat@plt+0x70d4>
  40a678:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40a67c:	add	x1, x1, #0xee4
  40a680:	ldp	x2, x3, [x1]
  40a684:	stp	x2, x3, [x0]
  40a688:	ldr	w1, [x1, #16]
  40a68c:	str	w1, [x0, #16]
  40a690:	ret
  40a694:	stp	x29, x30, [sp, #-64]!
  40a698:	mov	x29, sp
  40a69c:	stp	x19, x20, [sp, #16]
  40a6a0:	mov	x20, x1
  40a6a4:	stp	x21, x22, [sp, #32]
  40a6a8:	mov	x21, x3
  40a6ac:	stp	x23, x24, [sp, #48]
  40a6b0:	mov	x24, x0
  40a6b4:	mov	x23, x4
  40a6b8:	cbnz	x2, 40a754 <__fxstatat@plt+0x71d4>
  40a6bc:	adrp	x22, 409000 <__fxstatat@plt+0x5a80>
  40a6c0:	add	x22, x22, #0xf68
  40a6c4:	cbnz	x21, 40a6d0 <__fxstatat@plt+0x7150>
  40a6c8:	adrp	x21, 409000 <__fxstatat@plt+0x5a80>
  40a6cc:	add	x21, x21, #0xf78
  40a6d0:	mov	x0, #0x50                  	// #80
  40a6d4:	bl	402f20 <malloc@plt>
  40a6d8:	mov	x19, x0
  40a6dc:	cbz	x0, 40a73c <__fxstatat@plt+0x71bc>
  40a6e0:	cbnz	x20, 40a6ec <__fxstatat@plt+0x716c>
  40a6e4:	adrp	x20, 412000 <__fxstatat@plt+0xea80>
  40a6e8:	add	x20, x20, #0xee4
  40a6ec:	mov	x0, x19
  40a6f0:	str	x20, [x0, #40]!
  40a6f4:	bl	40a140 <__fxstatat@plt+0x6bc0>
  40a6f8:	tst	w0, #0xff
  40a6fc:	b.eq	40a75c <__fxstatat@plt+0x71dc>  // b.none
  40a700:	mov	x1, x20
  40a704:	mov	x0, x24
  40a708:	bl	409f84 <__fxstatat@plt+0x6a04>
  40a70c:	str	x0, [x19, #16]
  40a710:	mov	x20, x0
  40a714:	cbz	x0, 40a75c <__fxstatat@plt+0x71dc>
  40a718:	mov	x1, #0x10                  	// #16
  40a71c:	bl	403050 <calloc@plt>
  40a720:	str	x0, [x19]
  40a724:	cbz	x0, 40a75c <__fxstatat@plt+0x71dc>
  40a728:	add	x20, x0, x20, lsl #4
  40a72c:	str	x20, [x19, #8]
  40a730:	stp	xzr, xzr, [x19, #24]
  40a734:	stp	x22, x21, [x19, #48]
  40a738:	stp	x23, xzr, [x19, #64]
  40a73c:	mov	x0, x19
  40a740:	ldp	x19, x20, [sp, #16]
  40a744:	ldp	x21, x22, [sp, #32]
  40a748:	ldp	x23, x24, [sp, #48]
  40a74c:	ldp	x29, x30, [sp], #64
  40a750:	ret
  40a754:	mov	x22, x2
  40a758:	b	40a6c4 <__fxstatat@plt+0x7144>
  40a75c:	mov	x0, x19
  40a760:	mov	x19, #0x0                   	// #0
  40a764:	bl	403260 <free@plt>
  40a768:	b	40a73c <__fxstatat@plt+0x71bc>
  40a76c:	stp	x29, x30, [sp, #-48]!
  40a770:	mov	x29, sp
  40a774:	stp	x19, x20, [sp, #16]
  40a778:	mov	x19, x0
  40a77c:	ldr	x20, [x0]
  40a780:	str	x21, [sp, #32]
  40a784:	ldr	x0, [x19, #8]
  40a788:	cmp	x0, x20
  40a78c:	b.hi	40a7a4 <__fxstatat@plt+0x7224>  // b.pmore
  40a790:	ldr	x21, [sp, #32]
  40a794:	stp	xzr, xzr, [x19, #24]
  40a798:	ldp	x19, x20, [sp, #16]
  40a79c:	ldp	x29, x30, [sp], #48
  40a7a0:	ret
  40a7a4:	ldr	x0, [x20]
  40a7a8:	cbz	x0, 40a7c8 <__fxstatat@plt+0x7248>
  40a7ac:	ldr	x21, [x20, #8]
  40a7b0:	ldr	x1, [x19, #64]
  40a7b4:	cbnz	x21, 40a7d0 <__fxstatat@plt+0x7250>
  40a7b8:	cbz	x1, 40a7c4 <__fxstatat@plt+0x7244>
  40a7bc:	ldr	x0, [x20]
  40a7c0:	blr	x1
  40a7c4:	stp	xzr, xzr, [x20]
  40a7c8:	add	x20, x20, #0x10
  40a7cc:	b	40a784 <__fxstatat@plt+0x7204>
  40a7d0:	cbz	x1, 40a7dc <__fxstatat@plt+0x725c>
  40a7d4:	ldr	x0, [x21]
  40a7d8:	blr	x1
  40a7dc:	ldr	x0, [x21, #8]
  40a7e0:	ldr	x1, [x19, #72]
  40a7e4:	stp	xzr, x1, [x21]
  40a7e8:	str	x21, [x19, #72]
  40a7ec:	mov	x21, x0
  40a7f0:	b	40a7b0 <__fxstatat@plt+0x7230>
  40a7f4:	stp	x29, x30, [sp, #-48]!
  40a7f8:	mov	x29, sp
  40a7fc:	stp	x19, x20, [sp, #16]
  40a800:	mov	x19, x0
  40a804:	ldr	x0, [x0, #64]
  40a808:	str	x21, [sp, #32]
  40a80c:	cbnz	x0, 40a844 <__fxstatat@plt+0x72c4>
  40a810:	ldr	x20, [x19]
  40a814:	ldr	x0, [x19, #8]
  40a818:	cmp	x0, x20
  40a81c:	b.hi	40a888 <__fxstatat@plt+0x7308>  // b.pmore
  40a820:	ldr	x0, [x19, #72]
  40a824:	cbnz	x0, 40a8a8 <__fxstatat@plt+0x7328>
  40a828:	ldr	x0, [x19]
  40a82c:	bl	403260 <free@plt>
  40a830:	mov	x0, x19
  40a834:	ldp	x19, x20, [sp, #16]
  40a838:	ldr	x21, [sp, #32]
  40a83c:	ldp	x29, x30, [sp], #48
  40a840:	b	403260 <free@plt>
  40a844:	ldr	x0, [x19, #32]
  40a848:	cbz	x0, 40a810 <__fxstatat@plt+0x7290>
  40a84c:	ldr	x20, [x19]
  40a850:	ldr	x0, [x19, #8]
  40a854:	cmp	x0, x20
  40a858:	b.ls	40a810 <__fxstatat@plt+0x7290>  // b.plast
  40a85c:	ldr	x0, [x20]
  40a860:	cbnz	x0, 40a86c <__fxstatat@plt+0x72ec>
  40a864:	add	x20, x20, #0x10
  40a868:	b	40a850 <__fxstatat@plt+0x72d0>
  40a86c:	mov	x21, x20
  40a870:	ldr	x0, [x21]
  40a874:	ldr	x1, [x19, #64]
  40a878:	blr	x1
  40a87c:	ldr	x21, [x21, #8]
  40a880:	cbnz	x21, 40a870 <__fxstatat@plt+0x72f0>
  40a884:	b	40a864 <__fxstatat@plt+0x72e4>
  40a888:	ldr	x0, [x20, #8]
  40a88c:	cbnz	x0, 40a898 <__fxstatat@plt+0x7318>
  40a890:	add	x20, x20, #0x10
  40a894:	b	40a814 <__fxstatat@plt+0x7294>
  40a898:	ldr	x21, [x0, #8]
  40a89c:	bl	403260 <free@plt>
  40a8a0:	mov	x0, x21
  40a8a4:	b	40a88c <__fxstatat@plt+0x730c>
  40a8a8:	ldr	x20, [x0, #8]
  40a8ac:	bl	403260 <free@plt>
  40a8b0:	mov	x0, x20
  40a8b4:	b	40a824 <__fxstatat@plt+0x72a4>
  40a8b8:	stp	x29, x30, [sp, #-128]!
  40a8bc:	mov	x29, sp
  40a8c0:	stp	x19, x20, [sp, #16]
  40a8c4:	mov	x19, x0
  40a8c8:	mov	x0, x1
  40a8cc:	str	x21, [sp, #32]
  40a8d0:	ldr	x21, [x19, #40]
  40a8d4:	mov	x1, x21
  40a8d8:	bl	409f84 <__fxstatat@plt+0x6a04>
  40a8dc:	cbnz	x0, 40a8f8 <__fxstatat@plt+0x7378>
  40a8e0:	mov	w20, #0x0                   	// #0
  40a8e4:	mov	w0, w20
  40a8e8:	ldp	x19, x20, [sp, #16]
  40a8ec:	ldr	x21, [sp, #32]
  40a8f0:	ldp	x29, x30, [sp], #128
  40a8f4:	ret
  40a8f8:	ldr	x1, [x19, #16]
  40a8fc:	mov	x20, x0
  40a900:	cmp	x1, x0
  40a904:	b.eq	40a9dc <__fxstatat@plt+0x745c>  // b.none
  40a908:	mov	x1, #0x10                  	// #16
  40a90c:	bl	403050 <calloc@plt>
  40a910:	str	x0, [sp, #48]
  40a914:	cbz	x0, 40a8e0 <__fxstatat@plt+0x7360>
  40a918:	stp	x20, xzr, [sp, #64]
  40a91c:	add	x20, x0, x20, lsl #4
  40a920:	mov	x1, x19
  40a924:	ldr	x0, [x19, #48]
  40a928:	str	x0, [sp, #96]
  40a92c:	ldr	x0, [x19, #56]
  40a930:	str	x0, [sp, #104]
  40a934:	ldr	x0, [x19, #64]
  40a938:	str	x0, [sp, #112]
  40a93c:	ldr	x0, [x19, #72]
  40a940:	mov	w2, #0x0                   	// #0
  40a944:	str	x20, [sp, #56]
  40a948:	stp	xzr, x21, [sp, #80]
  40a94c:	str	x0, [sp, #120]
  40a950:	add	x0, sp, #0x30
  40a954:	bl	40a1d8 <__fxstatat@plt+0x6c58>
  40a958:	ands	w20, w0, #0xff
  40a95c:	b.eq	40a994 <__fxstatat@plt+0x7414>  // b.none
  40a960:	ldr	x0, [x19]
  40a964:	bl	403260 <free@plt>
  40a968:	ldr	x0, [sp, #48]
  40a96c:	str	x0, [x19]
  40a970:	ldr	x0, [sp, #56]
  40a974:	str	x0, [x19, #8]
  40a978:	ldr	x0, [sp, #64]
  40a97c:	str	x0, [x19, #16]
  40a980:	ldr	x0, [sp, #72]
  40a984:	str	x0, [x19, #24]
  40a988:	ldr	x0, [sp, #120]
  40a98c:	str	x0, [x19, #72]
  40a990:	b	40a8e4 <__fxstatat@plt+0x7364>
  40a994:	ldr	x0, [sp, #120]
  40a998:	str	x0, [x19, #72]
  40a99c:	add	x1, sp, #0x30
  40a9a0:	mov	x0, x19
  40a9a4:	mov	w2, #0x1                   	// #1
  40a9a8:	bl	40a1d8 <__fxstatat@plt+0x6c58>
  40a9ac:	tst	w0, #0xff
  40a9b0:	b.ne	40a9b8 <__fxstatat@plt+0x7438>  // b.any
  40a9b4:	bl	403120 <abort@plt>
  40a9b8:	add	x1, sp, #0x30
  40a9bc:	mov	x0, x19
  40a9c0:	mov	w2, #0x0                   	// #0
  40a9c4:	bl	40a1d8 <__fxstatat@plt+0x6c58>
  40a9c8:	tst	w0, #0xff
  40a9cc:	b.eq	40a9b4 <__fxstatat@plt+0x7434>  // b.none
  40a9d0:	ldr	x0, [sp, #48]
  40a9d4:	bl	403260 <free@plt>
  40a9d8:	b	40a8e4 <__fxstatat@plt+0x7364>
  40a9dc:	mov	w20, #0x1                   	// #1
  40a9e0:	b	40a8e4 <__fxstatat@plt+0x7364>
  40a9e4:	stp	x29, x30, [sp, #-64]!
  40a9e8:	mov	x29, sp
  40a9ec:	stp	x19, x20, [sp, #16]
  40a9f0:	str	x21, [sp, #32]
  40a9f4:	cbnz	x1, 40a9fc <__fxstatat@plt+0x747c>
  40a9f8:	bl	403120 <abort@plt>
  40a9fc:	mov	x21, x2
  40aa00:	mov	x19, x0
  40aa04:	mov	x20, x1
  40aa08:	add	x2, sp, #0x38
  40aa0c:	mov	w3, #0x0                   	// #0
  40aa10:	bl	40a05c <__fxstatat@plt+0x6adc>
  40aa14:	cbz	x0, 40aa28 <__fxstatat@plt+0x74a8>
  40aa18:	cbz	x21, 40aa20 <__fxstatat@plt+0x74a0>
  40aa1c:	str	x0, [x21]
  40aa20:	mov	w0, #0x0                   	// #0
  40aa24:	b	40aaa0 <__fxstatat@plt+0x7520>
  40aa28:	ldr	x0, [x19, #24]
  40aa2c:	ldr	x1, [x19, #40]
  40aa30:	ucvtf	s1, x0
  40aa34:	ldr	x0, [x19, #16]
  40aa38:	ldr	s2, [x1, #8]
  40aa3c:	ucvtf	s0, x0
  40aa40:	fmul	s0, s0, s2
  40aa44:	fcmpe	s1, s0
  40aa48:	b.le	40aadc <__fxstatat@plt+0x755c>
  40aa4c:	add	x0, x19, #0x28
  40aa50:	bl	40a140 <__fxstatat@plt+0x6bc0>
  40aa54:	ldr	x0, [x19, #16]
  40aa58:	ldr	x1, [x19, #40]
  40aa5c:	ucvtf	s0, x0
  40aa60:	ldr	x0, [x19, #24]
  40aa64:	ldr	s2, [x1, #8]
  40aa68:	ucvtf	s1, x0
  40aa6c:	fmul	s3, s2, s0
  40aa70:	fcmpe	s1, s3
  40aa74:	b.le	40aadc <__fxstatat@plt+0x755c>
  40aa78:	ldrb	w0, [x1, #16]
  40aa7c:	ldr	s1, [x1, #12]
  40aa80:	fmul	s0, s0, s1
  40aa84:	cbnz	w0, 40aa8c <__fxstatat@plt+0x750c>
  40aa88:	fmul	s0, s0, s2
  40aa8c:	mov	w0, #0x5f800000            	// #1602224128
  40aa90:	fmov	s1, w0
  40aa94:	fcmpe	s0, s1
  40aa98:	b.lt	40aab0 <__fxstatat@plt+0x7530>  // b.tstop
  40aa9c:	mov	w0, #0xffffffff            	// #-1
  40aaa0:	ldp	x19, x20, [sp, #16]
  40aaa4:	ldr	x21, [sp, #32]
  40aaa8:	ldp	x29, x30, [sp], #64
  40aaac:	ret
  40aab0:	fcvtzu	x1, s0
  40aab4:	mov	x0, x19
  40aab8:	bl	40a8b8 <__fxstatat@plt+0x7338>
  40aabc:	tst	w0, #0xff
  40aac0:	b.eq	40aa9c <__fxstatat@plt+0x751c>  // b.none
  40aac4:	add	x2, sp, #0x38
  40aac8:	mov	x1, x20
  40aacc:	mov	x0, x19
  40aad0:	mov	w3, #0x0                   	// #0
  40aad4:	bl	40a05c <__fxstatat@plt+0x6adc>
  40aad8:	cbnz	x0, 40a9f8 <__fxstatat@plt+0x7478>
  40aadc:	ldr	x21, [sp, #56]
  40aae0:	ldr	x0, [x21]
  40aae4:	cbz	x0, 40ab28 <__fxstatat@plt+0x75a8>
  40aae8:	ldr	x0, [x19, #72]
  40aaec:	cbz	x0, 40ab18 <__fxstatat@plt+0x7598>
  40aaf0:	ldr	x1, [x0, #8]
  40aaf4:	str	x1, [x19, #72]
  40aaf8:	ldr	x1, [x21, #8]
  40aafc:	stp	x20, x1, [x0]
  40ab00:	str	x0, [x21, #8]
  40ab04:	ldr	x0, [x19, #32]
  40ab08:	add	x0, x0, #0x1
  40ab0c:	str	x0, [x19, #32]
  40ab10:	mov	w0, #0x1                   	// #1
  40ab14:	b	40aaa0 <__fxstatat@plt+0x7520>
  40ab18:	mov	x0, #0x10                  	// #16
  40ab1c:	bl	402f20 <malloc@plt>
  40ab20:	cbz	x0, 40aa9c <__fxstatat@plt+0x751c>
  40ab24:	b	40aaf8 <__fxstatat@plt+0x7578>
  40ab28:	ldr	x0, [x19, #32]
  40ab2c:	str	x20, [x21]
  40ab30:	add	x0, x0, #0x1
  40ab34:	str	x0, [x19, #32]
  40ab38:	ldr	x0, [x19, #24]
  40ab3c:	add	x0, x0, #0x1
  40ab40:	str	x0, [x19, #24]
  40ab44:	b	40ab10 <__fxstatat@plt+0x7590>
  40ab48:	stp	x29, x30, [sp, #-48]!
  40ab4c:	mov	x29, sp
  40ab50:	add	x2, sp, #0x28
  40ab54:	str	x19, [sp, #16]
  40ab58:	mov	x19, x1
  40ab5c:	bl	40a9e4 <__fxstatat@plt+0x7464>
  40ab60:	cmn	w0, #0x1
  40ab64:	b.eq	40ab80 <__fxstatat@plt+0x7600>  // b.none
  40ab68:	cbnz	w0, 40ab70 <__fxstatat@plt+0x75f0>
  40ab6c:	ldr	x19, [sp, #40]
  40ab70:	mov	x0, x19
  40ab74:	ldr	x19, [sp, #16]
  40ab78:	ldp	x29, x30, [sp], #48
  40ab7c:	ret
  40ab80:	mov	x19, #0x0                   	// #0
  40ab84:	b	40ab70 <__fxstatat@plt+0x75f0>
  40ab88:	stp	x29, x30, [sp, #-64]!
  40ab8c:	mov	w3, #0x1                   	// #1
  40ab90:	mov	x29, sp
  40ab94:	add	x2, sp, #0x38
  40ab98:	stp	x19, x20, [sp, #16]
  40ab9c:	mov	x19, x0
  40aba0:	str	x21, [sp, #32]
  40aba4:	bl	40a05c <__fxstatat@plt+0x6adc>
  40aba8:	mov	x20, x0
  40abac:	cbz	x0, 40ac50 <__fxstatat@plt+0x76d0>
  40abb0:	ldr	x0, [x19, #32]
  40abb4:	sub	x0, x0, #0x1
  40abb8:	str	x0, [x19, #32]
  40abbc:	ldr	x0, [sp, #56]
  40abc0:	ldr	x0, [x0]
  40abc4:	cbnz	x0, 40ac50 <__fxstatat@plt+0x76d0>
  40abc8:	ldr	x1, [x19, #24]
  40abcc:	ldr	x0, [x19, #40]
  40abd0:	sub	x1, x1, #0x1
  40abd4:	ucvtf	s0, x1
  40abd8:	ldr	s2, [x0]
  40abdc:	str	x1, [x19, #24]
  40abe0:	ldr	x1, [x19, #16]
  40abe4:	ucvtf	s1, x1
  40abe8:	fmul	s1, s1, s2
  40abec:	fcmpe	s0, s1
  40abf0:	b.pl	40ac50 <__fxstatat@plt+0x76d0>  // b.nfrst
  40abf4:	add	x0, x19, #0x28
  40abf8:	bl	40a140 <__fxstatat@plt+0x6bc0>
  40abfc:	ldr	x1, [x19, #16]
  40ac00:	ldr	x0, [x19, #40]
  40ac04:	ucvtf	s0, x1
  40ac08:	ldr	x1, [x19, #24]
  40ac0c:	ldr	s1, [x0]
  40ac10:	ucvtf	s2, x1
  40ac14:	fmul	s1, s0, s1
  40ac18:	fcmpe	s2, s1
  40ac1c:	b.pl	40ac50 <__fxstatat@plt+0x76d0>  // b.nfrst
  40ac20:	ldrb	w1, [x0, #16]
  40ac24:	ldr	s1, [x0, #4]
  40ac28:	fmul	s0, s0, s1
  40ac2c:	cbz	w1, 40ac64 <__fxstatat@plt+0x76e4>
  40ac30:	fcvtzu	x1, s0
  40ac34:	mov	x0, x19
  40ac38:	bl	40a8b8 <__fxstatat@plt+0x7338>
  40ac3c:	tst	w0, #0xff
  40ac40:	b.ne	40ac50 <__fxstatat@plt+0x76d0>  // b.any
  40ac44:	ldr	x0, [x19, #72]
  40ac48:	cbnz	x0, 40ac70 <__fxstatat@plt+0x76f0>
  40ac4c:	str	xzr, [x19, #72]
  40ac50:	mov	x0, x20
  40ac54:	ldp	x19, x20, [sp, #16]
  40ac58:	ldr	x21, [sp, #32]
  40ac5c:	ldp	x29, x30, [sp], #64
  40ac60:	ret
  40ac64:	ldr	s1, [x0, #8]
  40ac68:	fmul	s0, s0, s1
  40ac6c:	b	40ac30 <__fxstatat@plt+0x76b0>
  40ac70:	ldr	x21, [x0, #8]
  40ac74:	bl	403260 <free@plt>
  40ac78:	mov	x0, x21
  40ac7c:	b	40ac48 <__fxstatat@plt+0x76c8>
  40ac80:	stp	x29, x30, [sp, #-32]!
  40ac84:	mov	x29, sp
  40ac88:	stp	x19, x20, [sp, #16]
  40ac8c:	mov	x20, x0
  40ac90:	mov	x19, x1
  40ac94:	ldr	x0, [x0]
  40ac98:	bl	40fe0c <__fxstatat@plt+0xc88c>
  40ac9c:	ldr	x1, [x20, #8]
  40aca0:	eor	x0, x0, x1
  40aca4:	udiv	x1, x0, x19
  40aca8:	msub	x0, x1, x19, x0
  40acac:	ldp	x19, x20, [sp, #16]
  40acb0:	ldp	x29, x30, [sp], #32
  40acb4:	ret
  40acb8:	ldr	x0, [x0, #8]
  40acbc:	udiv	x2, x0, x1
  40acc0:	msub	x0, x2, x1, x0
  40acc4:	ret
  40acc8:	ldr	x3, [x0, #8]
  40accc:	ldr	x2, [x1, #8]
  40acd0:	cmp	x3, x2
  40acd4:	b.ne	40ad0c <__fxstatat@plt+0x778c>  // b.any
  40acd8:	ldr	x3, [x0, #16]
  40acdc:	ldr	x2, [x1, #16]
  40ace0:	cmp	x3, x2
  40ace4:	b.ne	40ad0c <__fxstatat@plt+0x778c>  // b.any
  40ace8:	stp	x29, x30, [sp, #-16]!
  40acec:	mov	x29, sp
  40acf0:	ldr	x1, [x1]
  40acf4:	ldr	x0, [x0]
  40acf8:	bl	40d098 <__fxstatat@plt+0x9b18>
  40acfc:	and	w0, w0, #0xff
  40ad00:	and	w0, w0, #0x1
  40ad04:	ldp	x29, x30, [sp], #16
  40ad08:	ret
  40ad0c:	mov	w0, #0x0                   	// #0
  40ad10:	and	w0, w0, #0x1
  40ad14:	ret
  40ad18:	ldr	x3, [x0, #8]
  40ad1c:	ldr	x2, [x1, #8]
  40ad20:	cmp	x3, x2
  40ad24:	b.ne	40ad5c <__fxstatat@plt+0x77dc>  // b.any
  40ad28:	ldr	x3, [x0, #16]
  40ad2c:	ldr	x2, [x1, #16]
  40ad30:	cmp	x3, x2
  40ad34:	b.ne	40ad5c <__fxstatat@plt+0x77dc>  // b.any
  40ad38:	stp	x29, x30, [sp, #-16]!
  40ad3c:	mov	x29, sp
  40ad40:	ldr	x0, [x0]
  40ad44:	ldr	x1, [x1]
  40ad48:	bl	4031d0 <strcmp@plt>
  40ad4c:	cmp	w0, #0x0
  40ad50:	cset	w0, eq  // eq = none
  40ad54:	ldp	x29, x30, [sp], #16
  40ad58:	ret
  40ad5c:	mov	w0, #0x0                   	// #0
  40ad60:	ret
  40ad64:	stp	x29, x30, [sp, #-32]!
  40ad68:	mov	x29, sp
  40ad6c:	str	x19, [sp, #16]
  40ad70:	mov	x19, x0
  40ad74:	ldr	x0, [x0]
  40ad78:	bl	403260 <free@plt>
  40ad7c:	mov	x0, x19
  40ad80:	ldr	x19, [sp, #16]
  40ad84:	ldp	x29, x30, [sp], #32
  40ad88:	b	403260 <free@plt>
  40ad8c:	stp	x29, x30, [sp, #-96]!
  40ad90:	mov	x29, sp
  40ad94:	stp	x19, x20, [sp, #16]
  40ad98:	mov	x20, x0
  40ad9c:	mov	x19, x0
  40ada0:	stp	x21, x22, [sp, #32]
  40ada4:	mov	x21, x0
  40ada8:	mov	w22, #0x0                   	// #0
  40adac:	stp	x23, x24, [sp, #48]
  40adb0:	mov	x23, x1
  40adb4:	mov	x24, x2
  40adb8:	stp	x25, x26, [sp, #64]
  40adbc:	mov	x25, x3
  40adc0:	mov	w26, #0x2f                  	// #47
  40adc4:	stp	x27, x28, [sp, #80]
  40adc8:	mov	x27, #0x0                   	// #0
  40adcc:	ldrb	w0, [x21], #1
  40add0:	cbnz	w0, 40addc <__fxstatat@plt+0x785c>
  40add4:	sub	x0, x19, x20
  40add8:	b	40ae94 <__fxstatat@plt+0x7914>
  40addc:	ldrb	w1, [x21]
  40ade0:	cmp	w1, #0x2f
  40ade4:	b.ne	40adf4 <__fxstatat@plt+0x7874>  // b.any
  40ade8:	cmp	w0, #0x2f
  40adec:	csel	x27, x27, x21, eq  // eq = none
  40adf0:	b	40adcc <__fxstatat@plt+0x784c>
  40adf4:	cmp	w0, #0x2f
  40adf8:	b.ne	40adcc <__fxstatat@plt+0x784c>  // b.any
  40adfc:	cbz	w1, 40adcc <__fxstatat@plt+0x784c>
  40ae00:	cbz	x27, 40adcc <__fxstatat@plt+0x784c>
  40ae04:	sub	x0, x27, x19
  40ae08:	cmp	x0, #0x1
  40ae0c:	b.ne	40ae1c <__fxstatat@plt+0x789c>  // b.any
  40ae10:	ldrb	w1, [x19]
  40ae14:	cmp	w1, #0x2e
  40ae18:	b.eq	40aec4 <__fxstatat@plt+0x7944>  // b.none
  40ae1c:	strb	wzr, [x27]
  40ae20:	cmp	x0, #0x2
  40ae24:	b.ne	40ae40 <__fxstatat@plt+0x78c0>  // b.any
  40ae28:	ldrb	w0, [x19]
  40ae2c:	cmp	w0, #0x2e
  40ae30:	b.ne	40ae40 <__fxstatat@plt+0x78c0>  // b.any
  40ae34:	ldrb	w0, [x19, #1]
  40ae38:	cmp	w0, #0x2e
  40ae3c:	b.eq	40ae64 <__fxstatat@plt+0x78e4>  // b.none
  40ae40:	mov	x2, x25
  40ae44:	mov	x1, x19
  40ae48:	mov	x0, x20
  40ae4c:	blr	x24
  40ae50:	tbz	w0, #31, 40aeb0 <__fxstatat@plt+0x7930>
  40ae54:	bl	4034a0 <__errno_location@plt>
  40ae58:	ldr	w28, [x0]
  40ae5c:	mov	w2, w22
  40ae60:	b	40ae70 <__fxstatat@plt+0x78f0>
  40ae64:	mov	w28, #0x0                   	// #0
  40ae68:	mov	w22, #0x0                   	// #0
  40ae6c:	mov	w2, #0x0                   	// #0
  40ae70:	mov	x1, x19
  40ae74:	mov	x0, x23
  40ae78:	mov	x3, #0x0                   	// #0
  40ae7c:	bl	40d398 <__fxstatat@plt+0x9e18>
  40ae80:	mov	w19, w0
  40ae84:	cmn	w0, #0x1
  40ae88:	b.ne	40aebc <__fxstatat@plt+0x793c>  // b.any
  40ae8c:	cbnz	w28, 40aecc <__fxstatat@plt+0x794c>
  40ae90:	sxtw	x0, w19
  40ae94:	ldp	x19, x20, [sp, #16]
  40ae98:	ldp	x21, x22, [sp, #32]
  40ae9c:	ldp	x23, x24, [sp, #48]
  40aea0:	ldp	x25, x26, [sp, #64]
  40aea4:	ldp	x27, x28, [sp, #80]
  40aea8:	ldp	x29, x30, [sp], #96
  40aeac:	ret
  40aeb0:	mov	w28, #0x0                   	// #0
  40aeb4:	mov	w22, #0x1                   	// #1
  40aeb8:	b	40ae5c <__fxstatat@plt+0x78dc>
  40aebc:	strb	w26, [x27]
  40aec0:	cbnz	w0, 40ae8c <__fxstatat@plt+0x790c>
  40aec4:	mov	x19, x21
  40aec8:	b	40adcc <__fxstatat@plt+0x784c>
  40aecc:	bl	4034a0 <__errno_location@plt>
  40aed0:	ldr	w1, [x0]
  40aed4:	cmp	w1, #0x2
  40aed8:	b.ne	40ae90 <__fxstatat@plt+0x7910>  // b.any
  40aedc:	str	w28, [x0]
  40aee0:	b	40ae90 <__fxstatat@plt+0x7910>
  40aee4:	stp	x29, x30, [sp, #-256]!
  40aee8:	mov	x29, sp
  40aeec:	stp	x19, x20, [sp, #16]
  40aef0:	mov	x19, x0
  40aef4:	ldrb	w0, [sp, #264]
  40aef8:	stp	x21, x22, [sp, #32]
  40aefc:	mov	w20, w4
  40af00:	mov	x22, x1
  40af04:	stp	x23, x24, [sp, #48]
  40af08:	mov	x21, x2
  40af0c:	mov	w24, w6
  40af10:	stp	x25, x26, [sp, #64]
  40af14:	stp	x27, x28, [sp, #80]
  40af18:	str	x5, [sp, #104]
  40af1c:	stp	w7, w0, [sp, #112]
  40af20:	ldrb	w0, [x19]
  40af24:	cmp	w0, #0x2f
  40af28:	b.eq	40af40 <__fxstatat@plt+0x79c0>  // b.none
  40af2c:	ldr	w0, [x1]
  40af30:	cmp	w0, #0x4
  40af34:	b.ne	40af40 <__fxstatat@plt+0x79c0>  // b.any
  40af38:	ldr	w27, [x1, #4]
  40af3c:	cbnz	w27, 40af78 <__fxstatat@plt+0x79f8>
  40af40:	cbz	x21, 40afa8 <__fxstatat@plt+0x7a28>
  40af44:	mov	x2, x21
  40af48:	mov	x1, x22
  40af4c:	mov	x0, x19
  40af50:	str	x3, [sp, #120]
  40af54:	bl	40ad8c <__fxstatat@plt+0x780c>
  40af58:	ldr	x3, [sp, #120]
  40af5c:	tbz	x0, #63, 40afac <__fxstatat@plt+0x7a2c>
  40af60:	cmn	x0, #0x1
  40af64:	b.eq	40af70 <__fxstatat@plt+0x79f0>  // b.none
  40af68:	mov	w20, #0x1                   	// #1
  40af6c:	b	40b124 <__fxstatat@plt+0x7ba4>
  40af70:	bl	4034a0 <__errno_location@plt>
  40af74:	ldr	w27, [x0]
  40af78:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  40af7c:	add	x1, x1, #0xf37
  40af80:	mov	w2, #0x5                   	// #5
  40af84:	mov	x0, #0x0                   	// #0
  40af88:	bl	403400 <dcgettext@plt>
  40af8c:	mov	x20, x0
  40af90:	mov	x0, x19
  40af94:	bl	40cc8c <__fxstatat@plt+0x970c>
  40af98:	mov	x2, x20
  40af9c:	mov	x3, x0
  40afa0:	mov	w1, w27
  40afa4:	b	40b18c <__fxstatat@plt+0x7c0c>
  40afa8:	mov	x0, #0x0                   	// #0
  40afac:	ldr	w1, [sp, #112]
  40afb0:	and	w23, w24, #0xc00
  40afb4:	ldr	w2, [sp, #256]
  40afb8:	and	w26, w1, w2
  40afbc:	and	w1, w20, #0x200
  40afc0:	orr	w23, w23, w1
  40afc4:	cmn	w26, #0x1
  40afc8:	b.eq	40b0c4 <__fxstatat@plt+0x7b44>  // b.none
  40afcc:	and	w25, w20, #0xffffffc0
  40afd0:	add	x28, x19, x0
  40afd4:	mov	w1, w25
  40afd8:	mov	x0, x28
  40afdc:	str	x3, [sp, #120]
  40afe0:	bl	403520 <mkdir@plt>
  40afe4:	mov	w27, w0
  40afe8:	cbnz	w0, 40b0d8 <__fxstatat@plt+0x7b58>
  40afec:	ldr	x2, [sp, #104]
  40aff0:	mov	x0, x19
  40aff4:	ldr	x3, [sp, #120]
  40aff8:	mov	x1, x3
  40affc:	blr	x2
  40b000:	and	w0, w24, w20
  40b004:	and	w0, w0, #0x1ff
  40b008:	orr	w23, w0, w23
  40b00c:	cmp	w23, #0x0
  40b010:	ccmn	w26, #0x1, #0x0, eq  // eq = none
  40b014:	b.eq	40af68 <__fxstatat@plt+0x79e8>  // b.none
  40b018:	mov	w2, #0x3                   	// #3
  40b01c:	add	x3, sp, #0x80
  40b020:	mov	x1, x28
  40b024:	mov	x0, x22
  40b028:	bl	40d398 <__fxstatat@plt+0x9e18>
  40b02c:	cmn	w0, #0x1
  40b030:	b.lt	40af68 <__fxstatat@plt+0x79e8>  // b.tstop
  40b034:	cbnz	w0, 40b040 <__fxstatat@plt+0x7ac0>
  40b038:	adrp	x7, 412000 <__fxstatat@plt+0xea80>
  40b03c:	add	x28, x7, #0x959
  40b040:	ldr	w3, [sp, #112]
  40b044:	mov	w6, w24
  40b048:	ldr	w0, [sp, #128]
  40b04c:	mov	w5, w20
  40b050:	ldr	w4, [sp, #256]
  40b054:	mov	w2, w25
  40b058:	mov	x1, x28
  40b05c:	bl	40fe60 <__fxstatat@plt+0xc8e0>
  40b060:	cbz	w0, 40af68 <__fxstatat@plt+0x79e8>
  40b064:	cbz	w27, 40b084 <__fxstatat@plt+0x7b04>
  40b068:	cmp	x21, #0x0
  40b06c:	ccmp	w27, #0x2, #0x4, ne  // ne = any
  40b070:	b.eq	40af78 <__fxstatat@plt+0x79f8>  // b.none
  40b074:	bl	4034a0 <__errno_location@plt>
  40b078:	ldr	w0, [x0]
  40b07c:	cmp	w0, #0x14
  40b080:	b.eq	40af78 <__fxstatat@plt+0x79f8>  // b.none
  40b084:	bl	4034a0 <__errno_location@plt>
  40b088:	ldr	w21, [x0]
  40b08c:	cmn	w26, #0x1
  40b090:	b.eq	40b1a8 <__fxstatat@plt+0x7c28>  // b.none
  40b094:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40b098:	add	x1, x1, #0xef8
  40b09c:	mov	w2, #0x5                   	// #5
  40b0a0:	mov	x0, #0x0                   	// #0
  40b0a4:	bl	403400 <dcgettext@plt>
  40b0a8:	mov	x20, x0
  40b0ac:	mov	x0, x19
  40b0b0:	bl	40cc8c <__fxstatat@plt+0x970c>
  40b0b4:	mov	x2, x20
  40b0b8:	mov	x3, x0
  40b0bc:	mov	w1, w21
  40b0c0:	b	40b18c <__fxstatat@plt+0x7c0c>
  40b0c4:	cmp	w23, #0x0
  40b0c8:	mov	w9, #0xffffffed            	// #-19
  40b0cc:	and	w9, w20, w9
  40b0d0:	csel	w25, w9, w20, ne  // ne = any
  40b0d4:	b	40afd0 <__fxstatat@plt+0x7a50>
  40b0d8:	bl	4034a0 <__errno_location@plt>
  40b0dc:	ldr	w27, [x0]
  40b0e0:	mov	x23, x0
  40b0e4:	ldr	w0, [sp, #116]
  40b0e8:	cbz	w0, 40b19c <__fxstatat@plt+0x7c1c>
  40b0ec:	cbz	w27, 40af68 <__fxstatat@plt+0x79e8>
  40b0f0:	cmp	w27, #0x2
  40b0f4:	cset	w20, ne  // ne = any
  40b0f8:	cmp	x21, #0x0
  40b0fc:	csel	w20, w20, wzr, ne  // ne = any
  40b100:	cbz	w20, 40af78 <__fxstatat@plt+0x79f8>
  40b104:	add	x1, sp, #0x80
  40b108:	mov	x0, x28
  40b10c:	bl	410e30 <__fxstatat@plt+0xd8b0>
  40b110:	cbnz	w0, 40b144 <__fxstatat@plt+0x7bc4>
  40b114:	ldr	w0, [sp, #144]
  40b118:	and	w0, w0, #0xf000
  40b11c:	cmp	w0, #0x4, lsl #12
  40b120:	b.ne	40af78 <__fxstatat@plt+0x79f8>  // b.any
  40b124:	mov	w0, w20
  40b128:	ldp	x19, x20, [sp, #16]
  40b12c:	ldp	x21, x22, [sp, #32]
  40b130:	ldp	x23, x24, [sp, #48]
  40b134:	ldp	x25, x26, [sp, #64]
  40b138:	ldp	x27, x28, [sp, #80]
  40b13c:	ldp	x29, x30, [sp], #256
  40b140:	ret
  40b144:	cmp	w27, #0x11
  40b148:	b.ne	40af78 <__fxstatat@plt+0x79f8>  // b.any
  40b14c:	ldr	w20, [x23]
  40b150:	cmp	w20, #0x2
  40b154:	b.eq	40af78 <__fxstatat@plt+0x79f8>  // b.none
  40b158:	cmp	w20, #0x14
  40b15c:	b.eq	40af78 <__fxstatat@plt+0x79f8>  // b.none
  40b160:	adrp	x1, 410000 <__fxstatat@plt+0xca80>
  40b164:	add	x1, x1, #0xf68
  40b168:	mov	w2, #0x5                   	// #5
  40b16c:	mov	x0, #0x0                   	// #0
  40b170:	bl	403400 <dcgettext@plt>
  40b174:	mov	x21, x0
  40b178:	mov	x0, x19
  40b17c:	bl	40cc8c <__fxstatat@plt+0x970c>
  40b180:	mov	x2, x21
  40b184:	mov	x3, x0
  40b188:	mov	w1, w20
  40b18c:	mov	w0, #0x0                   	// #0
  40b190:	mov	w20, #0x0                   	// #0
  40b194:	bl	402d10 <error@plt>
  40b198:	b	40b124 <__fxstatat@plt+0x7ba4>
  40b19c:	mov	w25, #0xffffffff            	// #-1
  40b1a0:	mov	w2, #0x2                   	// #2
  40b1a4:	b	40b01c <__fxstatat@plt+0x7a9c>
  40b1a8:	adrp	x1, 411000 <__fxstatat@plt+0xda80>
  40b1ac:	add	x1, x1, #0x1f
  40b1b0:	b	40b09c <__fxstatat@plt+0x7b1c>
  40b1b4:	stp	x29, x30, [sp, #-48]!
  40b1b8:	mov	x29, sp
  40b1bc:	stp	x19, x20, [sp, #16]
  40b1c0:	mov	x19, x0
  40b1c4:	str	x21, [sp, #32]
  40b1c8:	ldrb	w0, [x0]
  40b1cc:	sub	w0, w0, #0x30
  40b1d0:	and	w0, w0, #0xff
  40b1d4:	cmp	w0, #0x7
  40b1d8:	b.hi	40b2f0 <__fxstatat@plt+0x7d70>  // b.pmore
  40b1dc:	mov	x0, x19
  40b1e0:	mov	w20, #0x0                   	// #0
  40b1e4:	ldrb	w1, [x0], #1
  40b1e8:	lsl	w20, w20, #3
  40b1ec:	sub	w20, w20, #0x30
  40b1f0:	add	w20, w1, w20
  40b1f4:	cmp	w20, #0xfff
  40b1f8:	b.hi	40b2e0 <__fxstatat@plt+0x7d60>  // b.pmore
  40b1fc:	ldrb	w2, [x0]
  40b200:	sub	w1, w2, #0x30
  40b204:	and	w1, w1, #0xff
  40b208:	cmp	w1, #0x7
  40b20c:	b.ls	40b1e4 <__fxstatat@plt+0x7c64>  // b.plast
  40b210:	cbnz	w2, 40b2e0 <__fxstatat@plt+0x7d60>
  40b214:	sub	x0, x0, x19
  40b218:	and	w19, w20, #0xc00
  40b21c:	cmp	x0, #0x5
  40b220:	orr	w19, w19, #0x3ff
  40b224:	mov	w21, #0xfff                 	// #4095
  40b228:	mov	x0, #0x20                  	// #32
  40b22c:	csel	w19, w19, w21, lt  // lt = tstop
  40b230:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40b234:	stp	w21, w20, [x0, #4]
  40b238:	mov	w1, #0x13d                 	// #317
  40b23c:	strh	w1, [x0]
  40b240:	str	w19, [x0, #12]
  40b244:	strb	wzr, [x0, #17]
  40b248:	ldp	x19, x20, [sp, #16]
  40b24c:	ldr	x21, [sp, #32]
  40b250:	ldp	x29, x30, [sp], #48
  40b254:	ret
  40b258:	cmp	w1, #0x2b
  40b25c:	b.eq	40b2e8 <__fxstatat@plt+0x7d68>  // b.none
  40b260:	and	w1, w1, #0xffffffef
  40b264:	cmp	w1, #0x2d
  40b268:	cset	w1, eq  // eq = none
  40b26c:	add	x0, x0, w1, sxtw
  40b270:	add	x2, x2, #0x1
  40b274:	ldrb	w1, [x2]
  40b278:	cbnz	w1, 40b258 <__fxstatat@plt+0x7cd8>
  40b27c:	mov	x1, #0x10                  	// #16
  40b280:	bl	40eb80 <__fxstatat@plt+0xb600>
  40b284:	adrp	x8, 412000 <__fxstatat@plt+0xea80>
  40b288:	add	x8, x8, #0xf24
  40b28c:	mov	x7, #0x0                   	// #0
  40b290:	mov	w9, #0x438                 	// #1080
  40b294:	mov	w10, #0x207                 	// #519
  40b298:	mov	w11, #0x9c0                 	// #2496
  40b29c:	mov	w12, #0x49                  	// #73
  40b2a0:	mov	w13, #0x92                  	// #146
  40b2a4:	mov	w14, #0x124                 	// #292
  40b2a8:	mov	w3, #0x0                   	// #0
  40b2ac:	ldrb	w1, [x19]
  40b2b0:	cmp	w1, #0x67
  40b2b4:	b.eq	40b380 <__fxstatat@plt+0x7e00>  // b.none
  40b2b8:	b.hi	40b2fc <__fxstatat@plt+0x7d7c>  // b.pmore
  40b2bc:	cmp	w1, #0x61
  40b2c0:	b.eq	40b390 <__fxstatat@plt+0x7e10>  // b.none
  40b2c4:	b.hi	40b2dc <__fxstatat@plt+0x7d5c>  // b.pmore
  40b2c8:	and	w2, w1, #0xffffffef
  40b2cc:	cmp	w2, #0x2d
  40b2d0:	b.eq	40b318 <__fxstatat@plt+0x7d98>  // b.none
  40b2d4:	cmp	w1, #0x2b
  40b2d8:	b.eq	40b318 <__fxstatat@plt+0x7d98>  // b.none
  40b2dc:	bl	403260 <free@plt>
  40b2e0:	mov	x0, #0x0                   	// #0
  40b2e4:	b	40b248 <__fxstatat@plt+0x7cc8>
  40b2e8:	mov	w1, #0x1                   	// #1
  40b2ec:	b	40b26c <__fxstatat@plt+0x7cec>
  40b2f0:	mov	x2, x19
  40b2f4:	mov	x0, #0x1                   	// #1
  40b2f8:	b	40b274 <__fxstatat@plt+0x7cf4>
  40b2fc:	cmp	w1, #0x6f
  40b300:	b.eq	40b388 <__fxstatat@plt+0x7e08>  // b.none
  40b304:	cmp	w1, #0x75
  40b308:	b.ne	40b2dc <__fxstatat@plt+0x7d5c>  // b.any
  40b30c:	orr	w3, w3, w11
  40b310:	add	x19, x19, #0x1
  40b314:	b	40b2ac <__fxstatat@plt+0x7d2c>
  40b318:	add	x6, x0, x7, lsl #4
  40b31c:	mov	x2, x19
  40b320:	ldrb	w1, [x19, #1]
  40b324:	cmp	w1, #0x6f
  40b328:	ldrb	w15, [x2], #1
  40b32c:	b.eq	40b474 <__fxstatat@plt+0x7ef4>  // b.none
  40b330:	b.hi	40b3c0 <__fxstatat@plt+0x7e40>  // b.pmore
  40b334:	cmp	w1, #0x37
  40b338:	b.hi	40b3a4 <__fxstatat@plt+0x7e24>  // b.pmore
  40b33c:	cmp	w1, #0x2f
  40b340:	b.hi	40b3dc <__fxstatat@plt+0x7e5c>  // b.pmore
  40b344:	mov	w5, #0x1                   	// #1
  40b348:	mov	w1, #0x0                   	// #0
  40b34c:	ldrb	w4, [x2]
  40b350:	cmp	w4, #0x58
  40b354:	b.eq	40b4b4 <__fxstatat@plt+0x7f34>  // b.none
  40b358:	sub	w4, w4, #0x72
  40b35c:	and	w16, w4, #0xff
  40b360:	cmp	w16, #0x6
  40b364:	b.hi	40b4bc <__fxstatat@plt+0x7f3c>  // b.pmore
  40b368:	cmp	w4, #0x6
  40b36c:	b.hi	40b4bc <__fxstatat@plt+0x7f3c>  // b.pmore
  40b370:	ldrb	w4, [x8, w4, uxtw]
  40b374:	adr	x16, 40b380 <__fxstatat@plt+0x7e00>
  40b378:	add	x4, x16, w4, sxtb #2
  40b37c:	br	x4
  40b380:	orr	w3, w3, w9
  40b384:	b	40b310 <__fxstatat@plt+0x7d90>
  40b388:	orr	w3, w3, w10
  40b38c:	b	40b310 <__fxstatat@plt+0x7d90>
  40b390:	mov	w3, #0xfff                 	// #4095
  40b394:	b	40b310 <__fxstatat@plt+0x7d90>
  40b398:	add	x6, x6, #0x10
  40b39c:	mov	x19, x2
  40b3a0:	b	40b31c <__fxstatat@plt+0x7d9c>
  40b3a4:	cmp	w1, #0x67
  40b3a8:	b.ne	40b344 <__fxstatat@plt+0x7dc4>  // b.any
  40b3ac:	add	x2, x19, #0x2
  40b3b0:	mov	w5, #0x3                   	// #3
  40b3b4:	mov	w4, #0x0                   	// #0
  40b3b8:	mov	w1, #0x38                  	// #56
  40b3bc:	b	40b428 <__fxstatat@plt+0x7ea8>
  40b3c0:	cmp	w1, #0x75
  40b3c4:	b.ne	40b344 <__fxstatat@plt+0x7dc4>  // b.any
  40b3c8:	add	x2, x19, #0x2
  40b3cc:	mov	w5, #0x3                   	// #3
  40b3d0:	mov	w4, #0x0                   	// #0
  40b3d4:	mov	w1, #0x1c0                 	// #448
  40b3d8:	b	40b428 <__fxstatat@plt+0x7ea8>
  40b3dc:	mov	w1, #0x0                   	// #0
  40b3e0:	ldrb	w4, [x2], #1
  40b3e4:	lsl	w1, w1, #3
  40b3e8:	sub	w1, w1, #0x30
  40b3ec:	add	w1, w4, w1
  40b3f0:	cmp	w1, #0xfff
  40b3f4:	b.hi	40b2dc <__fxstatat@plt+0x7d5c>  // b.pmore
  40b3f8:	ldrb	w4, [x2]
  40b3fc:	sub	w5, w4, #0x30
  40b400:	and	w5, w5, #0xff
  40b404:	cmp	w5, #0x7
  40b408:	b.ls	40b3e0 <__fxstatat@plt+0x7e60>  // b.plast
  40b40c:	cbnz	w3, 40b2dc <__fxstatat@plt+0x7d5c>
  40b410:	cmp	w4, #0x2c
  40b414:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40b418:	b.ne	40b2dc <__fxstatat@plt+0x7d5c>  // b.any
  40b41c:	mov	w3, #0xfff                 	// #4095
  40b420:	mov	w4, w3
  40b424:	mov	w5, #0x1                   	// #1
  40b428:	strb	w15, [x6]
  40b42c:	add	x7, x7, #0x1
  40b430:	strb	w5, [x6, #1]
  40b434:	stp	w3, w1, [x6, #4]
  40b438:	cbnz	w4, 40b448 <__fxstatat@plt+0x7ec8>
  40b43c:	and	w4, w3, w1
  40b440:	cmp	w3, #0x0
  40b444:	csel	w4, w4, w1, ne  // ne = any
  40b448:	ldrb	w1, [x2]
  40b44c:	str	w4, [x6, #12]
  40b450:	cmp	w1, #0x2b
  40b454:	b.eq	40b398 <__fxstatat@plt+0x7e18>  // b.none
  40b458:	and	w4, w1, #0xffffffef
  40b45c:	cmp	w4, #0x2d
  40b460:	b.eq	40b398 <__fxstatat@plt+0x7e18>  // b.none
  40b464:	cmp	w1, #0x2c
  40b468:	b.ne	40b4c4 <__fxstatat@plt+0x7f44>  // b.any
  40b46c:	add	x19, x2, #0x1
  40b470:	b	40b2a8 <__fxstatat@plt+0x7d28>
  40b474:	add	x2, x19, #0x2
  40b478:	mov	w5, #0x3                   	// #3
  40b47c:	mov	w4, #0x0                   	// #0
  40b480:	mov	w1, #0x7                   	// #7
  40b484:	b	40b428 <__fxstatat@plt+0x7ea8>
  40b488:	orr	w1, w1, w14
  40b48c:	add	x2, x2, #0x1
  40b490:	b	40b34c <__fxstatat@plt+0x7dcc>
  40b494:	orr	w1, w1, w13
  40b498:	b	40b48c <__fxstatat@plt+0x7f0c>
  40b49c:	orr	w1, w1, w12
  40b4a0:	b	40b48c <__fxstatat@plt+0x7f0c>
  40b4a4:	orr	w1, w1, #0xc00
  40b4a8:	b	40b48c <__fxstatat@plt+0x7f0c>
  40b4ac:	orr	w1, w1, #0x200
  40b4b0:	b	40b48c <__fxstatat@plt+0x7f0c>
  40b4b4:	mov	w5, #0x2                   	// #2
  40b4b8:	b	40b48c <__fxstatat@plt+0x7f0c>
  40b4bc:	mov	w4, #0x0                   	// #0
  40b4c0:	b	40b428 <__fxstatat@plt+0x7ea8>
  40b4c4:	cbnz	w1, 40b2dc <__fxstatat@plt+0x7d5c>
  40b4c8:	add	x7, x0, x7, lsl #4
  40b4cc:	strb	wzr, [x7, #1]
  40b4d0:	b	40b248 <__fxstatat@plt+0x7cc8>
  40b4d4:	stp	x29, x30, [sp, #-160]!
  40b4d8:	mov	x29, sp
  40b4dc:	add	x1, sp, #0x20
  40b4e0:	str	x19, [sp, #16]
  40b4e4:	bl	410e30 <__fxstatat@plt+0xd8b0>
  40b4e8:	cbnz	w0, 40b51c <__fxstatat@plt+0x7f9c>
  40b4ec:	ldr	w19, [sp, #48]
  40b4f0:	mov	x0, #0x20                  	// #32
  40b4f4:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40b4f8:	strb	wzr, [x0, #17]
  40b4fc:	mov	w1, #0x13d                 	// #317
  40b500:	strh	w1, [x0]
  40b504:	mov	w1, #0xfff                 	// #4095
  40b508:	stp	w1, w19, [x0, #4]
  40b50c:	str	w1, [x0, #12]
  40b510:	ldr	x19, [sp, #16]
  40b514:	ldp	x29, x30, [sp], #160
  40b518:	ret
  40b51c:	mov	x0, #0x0                   	// #0
  40b520:	b	40b510 <__fxstatat@plt+0x7f90>
  40b524:	ands	w1, w1, #0xff
  40b528:	mov	w11, #0xc00                 	// #3072
  40b52c:	and	w0, w0, #0xfff
  40b530:	csel	w11, w11, wzr, ne  // ne = any
  40b534:	mvn	w2, w2
  40b538:	mov	w7, #0x0                   	// #0
  40b53c:	mov	w9, #0x49                  	// #73
  40b540:	mov	w12, #0x124                 	// #292
  40b544:	mov	w13, #0x92                  	// #146
  40b548:	ldrb	w8, [x3, #1]
  40b54c:	cbnz	w8, 40b55c <__fxstatat@plt+0x7fdc>
  40b550:	cbz	x4, 40b558 <__fxstatat@plt+0x7fd8>
  40b554:	str	w7, [x4]
  40b558:	ret
  40b55c:	ldr	w10, [x3, #12]
  40b560:	cmp	w8, #0x2
  40b564:	ldp	w6, w5, [x3, #4]
  40b568:	bic	w10, w11, w10
  40b56c:	b.eq	40b5d4 <__fxstatat@plt+0x8054>  // b.none
  40b570:	cmp	w8, #0x3
  40b574:	b.ne	40b5a0 <__fxstatat@plt+0x8020>  // b.any
  40b578:	and	w5, w0, w5
  40b57c:	tst	w5, w12
  40b580:	csel	w8, w12, wzr, ne  // ne = any
  40b584:	tst	w5, w13
  40b588:	csel	w14, w13, wzr, ne  // ne = any
  40b58c:	tst	w5, w9
  40b590:	orr	w8, w8, w14
  40b594:	csel	w14, w9, wzr, ne  // ne = any
  40b598:	orr	w8, w8, w14
  40b59c:	orr	w5, w8, w5
  40b5a0:	cmp	w6, #0x0
  40b5a4:	bic	w5, w5, w10
  40b5a8:	csel	w8, w2, w6, eq  // eq = none
  40b5ac:	and	w5, w8, w5
  40b5b0:	ldrb	w8, [x3]
  40b5b4:	cmp	w8, #0x2d
  40b5b8:	b.eq	40b610 <__fxstatat@plt+0x8090>  // b.none
  40b5bc:	cmp	w8, #0x3d
  40b5c0:	b.eq	40b5e8 <__fxstatat@plt+0x8068>  // b.none
  40b5c4:	cmp	w8, #0x2b
  40b5c8:	b.ne	40b608 <__fxstatat@plt+0x8088>  // b.any
  40b5cc:	orr	w7, w7, w5
  40b5d0:	b	40b604 <__fxstatat@plt+0x8084>
  40b5d4:	and	w8, w0, w9
  40b5d8:	orr	w8, w8, w1
  40b5dc:	cbz	w8, 40b5a0 <__fxstatat@plt+0x8020>
  40b5e0:	orr	w5, w5, w9
  40b5e4:	b	40b5a0 <__fxstatat@plt+0x8020>
  40b5e8:	cbz	w6, 40b5f0 <__fxstatat@plt+0x8070>
  40b5ec:	mvn	w6, w6
  40b5f0:	orr	w6, w6, w10
  40b5f4:	mvn	w8, w6
  40b5f8:	and	w0, w0, w6
  40b5fc:	and	w8, w8, #0xfff
  40b600:	orr	w7, w7, w8
  40b604:	orr	w0, w0, w5
  40b608:	add	x3, x3, #0x10
  40b60c:	b	40b548 <__fxstatat@plt+0x7fc8>
  40b610:	orr	w7, w7, w5
  40b614:	bic	w0, w0, w5
  40b618:	b	40b608 <__fxstatat@plt+0x8088>
  40b61c:	stp	x29, x30, [sp, #-48]!
  40b620:	mov	x29, sp
  40b624:	stp	x21, x22, [sp, #32]
  40b628:	mov	x21, x3
  40b62c:	mov	w3, #0x4900                	// #18688
  40b630:	movk	w3, #0x8, lsl #16
  40b634:	orr	w2, w2, w3
  40b638:	stp	x19, x20, [sp, #16]
  40b63c:	bl	40fff4 <__fxstatat@plt+0xca74>
  40b640:	tbnz	w0, #31, 40b688 <__fxstatat@plt+0x8108>
  40b644:	mov	w20, w0
  40b648:	bl	403100 <fdopendir@plt>
  40b64c:	mov	x19, x0
  40b650:	cbz	x0, 40b66c <__fxstatat@plt+0x80ec>
  40b654:	str	w20, [x21]
  40b658:	mov	x0, x19
  40b65c:	ldp	x19, x20, [sp, #16]
  40b660:	ldp	x21, x22, [sp, #32]
  40b664:	ldp	x29, x30, [sp], #48
  40b668:	ret
  40b66c:	bl	4034a0 <__errno_location@plt>
  40b670:	mov	x21, x0
  40b674:	mov	w0, w20
  40b678:	ldr	w22, [x21]
  40b67c:	bl	4030d0 <close@plt>
  40b680:	str	w22, [x21]
  40b684:	b	40b658 <__fxstatat@plt+0x80d8>
  40b688:	mov	x19, #0x0                   	// #0
  40b68c:	b	40b658 <__fxstatat@plt+0x80d8>
  40b690:	stp	x29, x30, [sp, #-48]!
  40b694:	mov	x29, sp
  40b698:	stp	x19, x20, [sp, #16]
  40b69c:	str	x21, [sp, #32]
  40b6a0:	cbnz	x0, 40b6bc <__fxstatat@plt+0x813c>
  40b6a4:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40b6a8:	ldr	x1, [x0, #1344]
  40b6ac:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40b6b0:	add	x0, x0, #0xf2b
  40b6b4:	bl	402cd0 <fputs@plt>
  40b6b8:	bl	403120 <abort@plt>
  40b6bc:	mov	x19, x0
  40b6c0:	mov	w1, #0x2f                  	// #47
  40b6c4:	bl	4030e0 <strrchr@plt>
  40b6c8:	mov	x20, x0
  40b6cc:	cbz	x0, 40b71c <__fxstatat@plt+0x819c>
  40b6d0:	add	x21, x0, #0x1
  40b6d4:	sub	x0, x21, x19
  40b6d8:	cmp	x0, #0x6
  40b6dc:	b.le	40b71c <__fxstatat@plt+0x819c>
  40b6e0:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40b6e4:	sub	x0, x20, #0x6
  40b6e8:	add	x1, x1, #0xf63
  40b6ec:	mov	x2, #0x7                   	// #7
  40b6f0:	bl	402f90 <strncmp@plt>
  40b6f4:	cbnz	w0, 40b71c <__fxstatat@plt+0x819c>
  40b6f8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40b6fc:	mov	x0, x21
  40b700:	add	x1, x1, #0xf6b
  40b704:	mov	x2, #0x3                   	// #3
  40b708:	bl	402f90 <strncmp@plt>
  40b70c:	cbnz	w0, 40b73c <__fxstatat@plt+0x81bc>
  40b710:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40b714:	add	x19, x20, #0x4
  40b718:	str	x19, [x0, #1384]
  40b71c:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40b720:	ldr	x21, [sp, #32]
  40b724:	str	x19, [x0, #2536]
  40b728:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40b72c:	str	x19, [x0, #1336]
  40b730:	ldp	x19, x20, [sp, #16]
  40b734:	ldp	x29, x30, [sp], #48
  40b738:	ret
  40b73c:	mov	x19, x21
  40b740:	b	40b71c <__fxstatat@plt+0x819c>
  40b744:	stp	x29, x30, [sp, #-64]!
  40b748:	mov	x29, sp
  40b74c:	stp	x19, x20, [sp, #16]
  40b750:	mov	x19, x2
  40b754:	mov	w20, w3
  40b758:	mov	w2, w4
  40b75c:	add	x3, sp, #0x20
  40b760:	bl	40f614 <__fxstatat@plt+0xc094>
  40b764:	cbnz	w0, 40b794 <__fxstatat@plt+0x8214>
  40b768:	mov	x1, x19
  40b76c:	mov	w2, w20
  40b770:	add	x0, sp, #0x20
  40b774:	bl	40f7d4 <__fxstatat@plt+0xc254>
  40b778:	mov	w19, w0
  40b77c:	add	x0, sp, #0x20
  40b780:	bl	40f5d8 <__fxstatat@plt+0xc058>
  40b784:	mov	w0, w19
  40b788:	ldp	x19, x20, [sp, #16]
  40b78c:	ldp	x29, x30, [sp], #64
  40b790:	ret
  40b794:	mov	w19, #0xfffffffe            	// #-2
  40b798:	b	40b784 <__fxstatat@plt+0x8204>
  40b79c:	stp	x29, x30, [sp, #-64]!
  40b7a0:	mov	x29, sp
  40b7a4:	stp	xzr, xzr, [sp, #32]
  40b7a8:	str	w2, [sp, #32]
  40b7ac:	mov	w2, w1
  40b7b0:	mov	x1, x0
  40b7b4:	add	x0, sp, #0x20
  40b7b8:	str	x19, [sp, #16]
  40b7bc:	stp	xzr, xzr, [sp, #48]
  40b7c0:	bl	40f7d4 <__fxstatat@plt+0xc254>
  40b7c4:	mov	w19, w0
  40b7c8:	add	x0, sp, #0x20
  40b7cc:	bl	40f5d8 <__fxstatat@plt+0xc058>
  40b7d0:	mov	w0, w19
  40b7d4:	ldr	x19, [sp, #16]
  40b7d8:	ldp	x29, x30, [sp], #64
  40b7dc:	ret
  40b7e0:	stp	xzr, xzr, [x8]
  40b7e4:	cmp	w0, #0xa
  40b7e8:	stp	xzr, xzr, [x8, #16]
  40b7ec:	stp	xzr, xzr, [x8, #32]
  40b7f0:	str	xzr, [x8, #48]
  40b7f4:	b.ne	40b804 <__fxstatat@plt+0x8284>  // b.any
  40b7f8:	stp	x29, x30, [sp, #-16]!
  40b7fc:	mov	x29, sp
  40b800:	bl	403120 <abort@plt>
  40b804:	str	w0, [x8]
  40b808:	ret
  40b80c:	stp	x29, x30, [sp, #-48]!
  40b810:	mov	w2, #0x5                   	// #5
  40b814:	mov	x29, sp
  40b818:	stp	x19, x20, [sp, #16]
  40b81c:	mov	x20, x0
  40b820:	str	x21, [sp, #32]
  40b824:	mov	w21, w1
  40b828:	mov	x1, x0
  40b82c:	mov	x0, #0x0                   	// #0
  40b830:	bl	403400 <dcgettext@plt>
  40b834:	mov	x19, x0
  40b838:	cmp	x20, x0
  40b83c:	b.ne	40b8b0 <__fxstatat@plt+0x8330>  // b.any
  40b840:	bl	40fe34 <__fxstatat@plt+0xc8b4>
  40b844:	ldrb	w2, [x0]
  40b848:	and	w2, w2, #0xffffffdf
  40b84c:	cmp	w2, #0x55
  40b850:	b.ne	40b8c4 <__fxstatat@plt+0x8344>  // b.any
  40b854:	ldrb	w1, [x0, #1]
  40b858:	and	w1, w1, #0xffffffdf
  40b85c:	cmp	w1, #0x54
  40b860:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b864:	ldrb	w1, [x0, #2]
  40b868:	and	w1, w1, #0xffffffdf
  40b86c:	cmp	w1, #0x46
  40b870:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b874:	ldrb	w1, [x0, #3]
  40b878:	cmp	w1, #0x2d
  40b87c:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b880:	ldrb	w1, [x0, #4]
  40b884:	cmp	w1, #0x38
  40b888:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b88c:	ldrb	w0, [x0, #5]
  40b890:	cbnz	w0, 40b93c <__fxstatat@plt+0x83bc>
  40b894:	ldrb	w1, [x19]
  40b898:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40b89c:	adrp	x19, 412000 <__fxstatat@plt+0xea80>
  40b8a0:	add	x0, x0, #0xf6f
  40b8a4:	cmp	w1, #0x60
  40b8a8:	add	x19, x19, #0xf7a
  40b8ac:	csel	x19, x19, x0, eq  // eq = none
  40b8b0:	mov	x0, x19
  40b8b4:	ldp	x19, x20, [sp, #16]
  40b8b8:	ldr	x21, [sp, #32]
  40b8bc:	ldp	x29, x30, [sp], #48
  40b8c0:	ret
  40b8c4:	cmp	w2, #0x47
  40b8c8:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b8cc:	ldrb	w1, [x0, #1]
  40b8d0:	and	w1, w1, #0xffffffdf
  40b8d4:	cmp	w1, #0x42
  40b8d8:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b8dc:	ldrb	w1, [x0, #2]
  40b8e0:	cmp	w1, #0x31
  40b8e4:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b8e8:	ldrb	w1, [x0, #3]
  40b8ec:	cmp	w1, #0x38
  40b8f0:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b8f4:	ldrb	w1, [x0, #4]
  40b8f8:	cmp	w1, #0x30
  40b8fc:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b900:	ldrb	w1, [x0, #5]
  40b904:	cmp	w1, #0x33
  40b908:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b90c:	ldrb	w1, [x0, #6]
  40b910:	cmp	w1, #0x30
  40b914:	b.ne	40b93c <__fxstatat@plt+0x83bc>  // b.any
  40b918:	ldrb	w0, [x0, #7]
  40b91c:	cbnz	w0, 40b93c <__fxstatat@plt+0x83bc>
  40b920:	ldrb	w1, [x19]
  40b924:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40b928:	adrp	x19, 412000 <__fxstatat@plt+0xea80>
  40b92c:	add	x0, x0, #0xf73
  40b930:	cmp	w1, #0x60
  40b934:	add	x19, x19, #0xf76
  40b938:	b	40b8ac <__fxstatat@plt+0x832c>
  40b93c:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40b940:	adrp	x19, 413000 <__fxstatat@plt+0xfa80>
  40b944:	cmp	w21, #0x9
  40b948:	add	x0, x0, #0xf7e
  40b94c:	add	x19, x19, #0x233
  40b950:	b	40b8ac <__fxstatat@plt+0x832c>
  40b954:	sub	sp, sp, #0xf0
  40b958:	stp	x29, x30, [sp, #16]
  40b95c:	add	x29, sp, #0x10
  40b960:	stp	x19, x20, [sp, #32]
  40b964:	stp	x21, x22, [sp, #48]
  40b968:	mov	x21, x2
  40b96c:	stp	x23, x24, [sp, #64]
  40b970:	mov	x24, x3
  40b974:	stp	x25, x26, [sp, #80]
  40b978:	mov	w25, w4
  40b97c:	mov	x26, x0
  40b980:	stp	x27, x28, [sp, #96]
  40b984:	str	x1, [sp, #112]
  40b988:	str	w5, [sp, #120]
  40b98c:	str	x7, [sp, #128]
  40b990:	str	x6, [sp, #152]
  40b994:	bl	403280 <__ctype_get_mb_cur_max@plt>
  40b998:	str	x0, [sp, #160]
  40b99c:	cmp	w25, #0xa
  40b9a0:	ldr	x0, [sp, #120]
  40b9a4:	str	xzr, [sp, #136]
  40b9a8:	ubfx	x28, x0, #1, #1
  40b9ac:	mov	w0, #0x1                   	// #1
  40b9b0:	str	w0, [sp, #148]
  40b9b4:	b.hi	40bbb0 <__fxstatat@plt+0x8630>  // b.pmore
  40b9b8:	mov	w20, #0x0                   	// #0
  40b9bc:	mov	w23, #0x0                   	// #0
  40b9c0:	mov	w22, #0x0                   	// #0
  40b9c4:	mov	x10, #0x0                   	// #0
  40b9c8:	mov	x6, #0x0                   	// #0
  40b9cc:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40b9d0:	add	x0, x0, #0xfd0
  40b9d4:	ldrb	w0, [x0, w25, uxtw]
  40b9d8:	adr	x1, 40b9e4 <__fxstatat@plt+0x8464>
  40b9dc:	add	x0, x1, w0, sxtb #2
  40b9e0:	br	x0
  40b9e4:	ldr	x0, [sp, #112]
  40b9e8:	mov	w28, #0x0                   	// #0
  40b9ec:	str	x0, [sp, #136]
  40b9f0:	b	40b9cc <__fxstatat@plt+0x844c>
  40b9f4:	mov	w28, #0x0                   	// #0
  40b9f8:	mov	x19, #0x0                   	// #0
  40b9fc:	b	40ba1c <__fxstatat@plt+0x849c>
  40ba00:	mov	w28, #0x1                   	// #1
  40ba04:	adrp	x6, 413000 <__fxstatat@plt+0xfa80>
  40ba08:	mov	w22, w28
  40ba0c:	add	x6, x6, #0x233
  40ba10:	mov	x10, #0x1                   	// #1
  40ba14:	mov	x19, #0x0                   	// #0
  40ba18:	mov	w25, #0x5                   	// #5
  40ba1c:	ldr	x0, [sp, #136]
  40ba20:	mov	x13, #0x0                   	// #0
  40ba24:	str	w20, [sp, #144]
  40ba28:	ldr	x27, [sp, #112]
  40ba2c:	str	x0, [sp, #112]
  40ba30:	cmn	x24, #0x1
  40ba34:	b.ne	40c450 <__fxstatat@plt+0x8ed0>  // b.any
  40ba38:	ldrb	w0, [x21, x13]
  40ba3c:	cmp	w0, #0x0
  40ba40:	cset	w14, ne  // ne = any
  40ba44:	cmp	w25, #0x2
  40ba48:	cbnz	w14, 40bbd4 <__fxstatat@plt+0x8654>
  40ba4c:	cset	w0, eq  // eq = none
  40ba50:	cmp	x19, #0x0
  40ba54:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40ba58:	b.eq	40ba60 <__fxstatat@plt+0x84e0>  // b.none
  40ba5c:	cbnz	w28, 40bce8 <__fxstatat@plt+0x8768>
  40ba60:	eor	w5, w28, #0x1
  40ba64:	ands	w0, w0, w5
  40ba68:	b.eq	40c4b4 <__fxstatat@plt+0x8f34>  // b.none
  40ba6c:	ldr	w1, [sp, #144]
  40ba70:	cbz	w1, 40c478 <__fxstatat@plt+0x8ef8>
  40ba74:	ldr	w0, [sp, #148]
  40ba78:	cbz	w0, 40c458 <__fxstatat@plt+0x8ed8>
  40ba7c:	ldr	w5, [sp, #120]
  40ba80:	mov	x3, x24
  40ba84:	ldr	x1, [sp, #112]
  40ba88:	mov	x2, x21
  40ba8c:	ldr	x7, [sp, #128]
  40ba90:	mov	w4, #0x5                   	// #5
  40ba94:	ldr	x6, [sp, #152]
  40ba98:	ldr	x0, [sp, #240]
  40ba9c:	str	x0, [sp]
  40baa0:	mov	x0, x26
  40baa4:	bl	40b954 <__fxstatat@plt+0x83d4>
  40baa8:	b	40c494 <__fxstatat@plt+0x8f14>
  40baac:	adrp	x6, 413000 <__fxstatat@plt+0xfa80>
  40bab0:	add	x6, x6, #0x233
  40bab4:	cbnz	w28, 40bbc8 <__fxstatat@plt+0x8648>
  40bab8:	ldr	x0, [sp, #112]
  40babc:	cbz	x0, 40bac8 <__fxstatat@plt+0x8548>
  40bac0:	mov	w0, #0x22                  	// #34
  40bac4:	strb	w0, [x26]
  40bac8:	mov	x10, #0x1                   	// #1
  40bacc:	mov	w22, #0x1                   	// #1
  40bad0:	mov	x19, x10
  40bad4:	b	40ba1c <__fxstatat@plt+0x849c>
  40bad8:	cmp	w25, #0xa
  40badc:	b.eq	40bb08 <__fxstatat@plt+0x8588>  // b.none
  40bae0:	mov	w1, w25
  40bae4:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40bae8:	add	x0, x0, #0xf80
  40baec:	bl	40b80c <__fxstatat@plt+0x828c>
  40baf0:	mov	w1, w25
  40baf4:	str	x0, [sp, #128]
  40baf8:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40bafc:	add	x0, x0, #0xf7e
  40bb00:	bl	40b80c <__fxstatat@plt+0x828c>
  40bb04:	str	x0, [sp, #240]
  40bb08:	mov	x19, #0x0                   	// #0
  40bb0c:	cbnz	w28, 40bb1c <__fxstatat@plt+0x859c>
  40bb10:	ldr	x0, [sp, #128]
  40bb14:	ldrb	w0, [x0, x19]
  40bb18:	cbnz	w0, 40bb34 <__fxstatat@plt+0x85b4>
  40bb1c:	ldr	x0, [sp, #240]
  40bb20:	mov	w22, #0x1                   	// #1
  40bb24:	bl	402cc0 <strlen@plt>
  40bb28:	mov	x10, x0
  40bb2c:	ldr	x6, [sp, #240]
  40bb30:	b	40ba1c <__fxstatat@plt+0x849c>
  40bb34:	ldr	x1, [sp, #112]
  40bb38:	cmp	x1, x19
  40bb3c:	b.ls	40bb44 <__fxstatat@plt+0x85c4>  // b.plast
  40bb40:	strb	w0, [x26, x19]
  40bb44:	add	x19, x19, #0x1
  40bb48:	b	40bb10 <__fxstatat@plt+0x8590>
  40bb4c:	cbnz	w28, 40bb98 <__fxstatat@plt+0x8618>
  40bb50:	mov	w22, #0x1                   	// #1
  40bb54:	ldr	x0, [sp, #112]
  40bb58:	adrp	x6, 412000 <__fxstatat@plt+0xea80>
  40bb5c:	add	x6, x6, #0xf7e
  40bb60:	cbz	x0, 40bb6c <__fxstatat@plt+0x85ec>
  40bb64:	mov	w0, #0x27                  	// #39
  40bb68:	strb	w0, [x26]
  40bb6c:	mov	x10, #0x1                   	// #1
  40bb70:	mov	w28, #0x0                   	// #0
  40bb74:	mov	x19, x10
  40bb78:	b	40bba8 <__fxstatat@plt+0x8628>
  40bb7c:	cbz	w28, 40bb54 <__fxstatat@plt+0x85d4>
  40bb80:	adrp	x6, 412000 <__fxstatat@plt+0xea80>
  40bb84:	mov	x10, #0x1                   	// #1
  40bb88:	add	x6, x6, #0xf7e
  40bb8c:	b	40b9f8 <__fxstatat@plt+0x8478>
  40bb90:	mov	w28, #0x1                   	// #1
  40bb94:	mov	w22, w28
  40bb98:	adrp	x6, 412000 <__fxstatat@plt+0xea80>
  40bb9c:	add	x6, x6, #0xf7e
  40bba0:	mov	x10, #0x1                   	// #1
  40bba4:	mov	x19, #0x0                   	// #0
  40bba8:	mov	w25, #0x2                   	// #2
  40bbac:	b	40ba1c <__fxstatat@plt+0x849c>
  40bbb0:	bl	403120 <abort@plt>
  40bbb4:	mov	w28, #0x0                   	// #0
  40bbb8:	mov	w22, #0x1                   	// #1
  40bbbc:	b	40b9f8 <__fxstatat@plt+0x8478>
  40bbc0:	mov	w28, #0x1                   	// #1
  40bbc4:	b	40bb98 <__fxstatat@plt+0x8618>
  40bbc8:	mov	w22, w28
  40bbcc:	mov	x10, #0x1                   	// #1
  40bbd0:	b	40b9f8 <__fxstatat@plt+0x8478>
  40bbd4:	add	x0, x21, x13
  40bbd8:	str	x0, [sp, #136]
  40bbdc:	cset	w3, ne  // ne = any
  40bbe0:	ands	w3, w22, w3
  40bbe4:	b.eq	40bc98 <__fxstatat@plt+0x8718>  // b.none
  40bbe8:	cbz	x10, 40bc98 <__fxstatat@plt+0x8718>
  40bbec:	cmp	x10, #0x1
  40bbf0:	add	x20, x13, x10
  40bbf4:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40bbf8:	b.ne	40bc28 <__fxstatat@plt+0x86a8>  // b.any
  40bbfc:	mov	x0, x21
  40bc00:	stp	x13, x6, [sp, #168]
  40bc04:	str	x10, [sp, #184]
  40bc08:	str	w3, [sp, #192]
  40bc0c:	str	w14, [sp, #200]
  40bc10:	bl	402cc0 <strlen@plt>
  40bc14:	ldp	x13, x6, [sp, #168]
  40bc18:	mov	x24, x0
  40bc1c:	ldr	w3, [sp, #192]
  40bc20:	ldr	w14, [sp, #200]
  40bc24:	ldr	x10, [sp, #184]
  40bc28:	cmp	x20, x24
  40bc2c:	b.hi	40bc98 <__fxstatat@plt+0x8718>  // b.pmore
  40bc30:	ldr	x0, [sp, #136]
  40bc34:	mov	x2, x10
  40bc38:	mov	x1, x6
  40bc3c:	stp	x6, x10, [sp, #168]
  40bc40:	str	x13, [sp, #184]
  40bc44:	str	w3, [sp, #192]
  40bc48:	str	w14, [sp, #200]
  40bc4c:	bl	403180 <memcmp@plt>
  40bc50:	ldr	w3, [sp, #192]
  40bc54:	ldr	w14, [sp, #200]
  40bc58:	ldp	x6, x10, [sp, #168]
  40bc5c:	ldr	x13, [sp, #184]
  40bc60:	cbnz	w0, 40bc98 <__fxstatat@plt+0x8718>
  40bc64:	cbnz	w28, 40c4e0 <__fxstatat@plt+0x8f60>
  40bc68:	mov	w18, w3
  40bc6c:	ldr	x0, [sp, #136]
  40bc70:	ldrb	w7, [x0]
  40bc74:	cmp	w7, #0x3f
  40bc78:	b.ls	40bcc0 <__fxstatat@plt+0x8740>  // b.plast
  40bc7c:	cmp	w7, #0x5a
  40bc80:	b.hi	40bd74 <__fxstatat@plt+0x87f4>  // b.pmore
  40bc84:	cmp	w7, #0x40
  40bc88:	b.eq	40bd84 <__fxstatat@plt+0x8804>  // b.none
  40bc8c:	mov	w20, w14
  40bc90:	mov	w3, #0x0                   	// #0
  40bc94:	b	40bfd8 <__fxstatat@plt+0x8a58>
  40bc98:	mov	w18, #0x0                   	// #0
  40bc9c:	b	40bc6c <__fxstatat@plt+0x86ec>
  40bca0:	cmp	w0, #0x23
  40bca4:	b.hi	40bd84 <__fxstatat@plt+0x8804>  // b.pmore
  40bca8:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40bcac:	add	x1, x1, #0xfdc
  40bcb0:	ldrh	w0, [x1, w0, uxtw #1]
  40bcb4:	adr	x1, 40bcc0 <__fxstatat@plt+0x8740>
  40bcb8:	add	x0, x1, w0, sxth #2
  40bcbc:	br	x0
  40bcc0:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40bcc4:	add	x0, x0, #0x24
  40bcc8:	ldrh	w0, [x0, w7, uxtw #1]
  40bccc:	adr	x1, 40bcd8 <__fxstatat@plt+0x8758>
  40bcd0:	add	x0, x1, w0, sxth #2
  40bcd4:	br	x0
  40bcd8:	mov	w0, #0x72                  	// #114
  40bcdc:	cmp	w28, #0x0
  40bce0:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40bce4:	b.ne	40bcf4 <__fxstatat@plt+0x8774>  // b.any
  40bce8:	mov	w25, #0x2                   	// #2
  40bcec:	b	40bf30 <__fxstatat@plt+0x89b0>
  40bcf0:	mov	w0, #0x62                  	// #98
  40bcf4:	cbz	w22, 40beb8 <__fxstatat@plt+0x8938>
  40bcf8:	mov	w7, w0
  40bcfc:	mov	w20, #0x0                   	// #0
  40bd00:	cmp	w25, #0x2
  40bd04:	cset	w0, eq  // eq = none
  40bd08:	cbnz	w28, 40bf30 <__fxstatat@plt+0x89b0>
  40bd0c:	eor	w1, w23, #0x1
  40bd10:	ands	w0, w0, w1
  40bd14:	b.eq	40bd58 <__fxstatat@plt+0x87d8>  // b.none
  40bd18:	cmp	x27, x19
  40bd1c:	b.ls	40bd28 <__fxstatat@plt+0x87a8>  // b.plast
  40bd20:	mov	w1, #0x27                  	// #39
  40bd24:	strb	w1, [x26, x19]
  40bd28:	add	x1, x19, #0x1
  40bd2c:	cmp	x27, x1
  40bd30:	b.ls	40bd3c <__fxstatat@plt+0x87bc>  // b.plast
  40bd34:	mov	w2, #0x24                  	// #36
  40bd38:	strb	w2, [x26, x1]
  40bd3c:	add	x1, x19, #0x2
  40bd40:	cmp	x27, x1
  40bd44:	b.ls	40bd50 <__fxstatat@plt+0x87d0>  // b.plast
  40bd48:	mov	w2, #0x27                  	// #39
  40bd4c:	strb	w2, [x26, x1]
  40bd50:	add	x19, x19, #0x3
  40bd54:	mov	w23, w0
  40bd58:	cmp	x27, x19
  40bd5c:	b.ls	40bd68 <__fxstatat@plt+0x87e8>  // b.plast
  40bd60:	mov	w0, #0x5c                  	// #92
  40bd64:	strb	w0, [x26, x19]
  40bd68:	add	x19, x19, #0x1
  40bd6c:	mov	w3, w14
  40bd70:	b	40c014 <__fxstatat@plt+0x8a94>
  40bd74:	sub	w0, w7, #0x5b
  40bd78:	and	w1, w0, #0xff
  40bd7c:	cmp	w1, #0x23
  40bd80:	b.ls	40bca0 <__fxstatat@plt+0x8720>  // b.plast
  40bd84:	ldr	x0, [sp, #160]
  40bd88:	cmp	x0, #0x1
  40bd8c:	b.ne	40c184 <__fxstatat@plt+0x8c04>  // b.any
  40bd90:	str	x13, [sp, #136]
  40bd94:	stp	x6, x10, [sp, #168]
  40bd98:	str	w7, [sp, #184]
  40bd9c:	str	w18, [sp, #192]
  40bda0:	str	w14, [sp, #200]
  40bda4:	bl	4031e0 <__ctype_b_loc@plt>
  40bda8:	ldr	w7, [sp, #184]
  40bdac:	ldr	x0, [x0]
  40bdb0:	ldp	x15, x6, [sp, #160]
  40bdb4:	ldrh	w20, [x0, w7, uxtw #1]
  40bdb8:	ldr	w18, [sp, #192]
  40bdbc:	ldr	w14, [sp, #200]
  40bdc0:	ldr	x13, [sp, #136]
  40bdc4:	ubfx	x20, x20, #14, #1
  40bdc8:	ldr	x10, [sp, #176]
  40bdcc:	eor	w3, w20, #0x1
  40bdd0:	and	w3, w22, w3
  40bdd4:	ands	w3, w3, #0xff
  40bdd8:	b.eq	40bfd8 <__fxstatat@plt+0x8a58>  // b.none
  40bddc:	mov	w20, #0x0                   	// #0
  40bde0:	b	40c2f4 <__fxstatat@plt+0x8d74>
  40bde4:	cbz	w22, 40beb0 <__fxstatat@plt+0x8930>
  40bde8:	cmp	w25, #0x2
  40bdec:	cset	w0, eq  // eq = none
  40bdf0:	cbnz	w28, 40c4e0 <__fxstatat@plt+0x8f60>
  40bdf4:	eor	w1, w23, #0x1
  40bdf8:	ands	w1, w0, w1
  40bdfc:	b.eq	40bea8 <__fxstatat@plt+0x8928>  // b.none
  40be00:	cmp	x27, x19
  40be04:	b.ls	40be10 <__fxstatat@plt+0x8890>  // b.plast
  40be08:	mov	w0, #0x27                  	// #39
  40be0c:	strb	w0, [x26, x19]
  40be10:	add	x0, x19, #0x1
  40be14:	cmp	x27, x0
  40be18:	b.ls	40be24 <__fxstatat@plt+0x88a4>  // b.plast
  40be1c:	mov	w2, #0x24                  	// #36
  40be20:	strb	w2, [x26, x0]
  40be24:	add	x0, x19, #0x2
  40be28:	cmp	x27, x0
  40be2c:	b.ls	40be38 <__fxstatat@plt+0x88b8>  // b.plast
  40be30:	mov	w2, #0x27                  	// #39
  40be34:	strb	w2, [x26, x0]
  40be38:	add	x0, x19, #0x3
  40be3c:	mov	w23, w1
  40be40:	cmp	x27, x0
  40be44:	b.ls	40be50 <__fxstatat@plt+0x88d0>  // b.plast
  40be48:	mov	w1, #0x5c                  	// #92
  40be4c:	strb	w1, [x26, x0]
  40be50:	add	x19, x0, #0x1
  40be54:	cbz	w3, 40c424 <__fxstatat@plt+0x8ea4>
  40be58:	add	x1, x13, #0x1
  40be5c:	cmp	x1, x24
  40be60:	b.cs	40bea0 <__fxstatat@plt+0x8920>  // b.hs, b.nlast
  40be64:	ldrb	w1, [x21, x1]
  40be68:	sub	w1, w1, #0x30
  40be6c:	and	w1, w1, #0xff
  40be70:	cmp	w1, #0x9
  40be74:	b.hi	40bea0 <__fxstatat@plt+0x8920>  // b.pmore
  40be78:	cmp	x27, x19
  40be7c:	b.ls	40be88 <__fxstatat@plt+0x8908>  // b.plast
  40be80:	mov	w1, #0x30                  	// #48
  40be84:	strb	w1, [x26, x19]
  40be88:	add	x1, x0, #0x2
  40be8c:	cmp	x27, x1
  40be90:	b.ls	40be9c <__fxstatat@plt+0x891c>  // b.plast
  40be94:	mov	w2, #0x30                  	// #48
  40be98:	strb	w2, [x26, x1]
  40be9c:	add	x19, x0, #0x3
  40bea0:	mov	w20, #0x0                   	// #0
  40bea4:	b	40c42c <__fxstatat@plt+0x8eac>
  40bea8:	mov	x0, x19
  40beac:	b	40be40 <__fxstatat@plt+0x88c0>
  40beb0:	ldr	x0, [sp, #120]
  40beb4:	tbnz	w0, #0, 40c06c <__fxstatat@plt+0x8aec>
  40beb8:	mov	w20, #0x0                   	// #0
  40bebc:	b	40bc90 <__fxstatat@plt+0x8710>
  40bec0:	cmp	w25, #0x2
  40bec4:	b.eq	40bf2c <__fxstatat@plt+0x89ac>  // b.none
  40bec8:	cmp	w25, #0x5
  40becc:	b.ne	40beb8 <__fxstatat@plt+0x8938>  // b.any
  40bed0:	ldr	x0, [sp, #120]
  40bed4:	tbz	w0, #2, 40beb8 <__fxstatat@plt+0x8938>
  40bed8:	add	x1, x13, #0x2
  40bedc:	cmp	x1, x24
  40bee0:	b.cs	40beb8 <__fxstatat@plt+0x8938>  // b.hs, b.nlast
  40bee4:	ldr	x0, [sp, #136]
  40bee8:	ldrb	w0, [x0, #1]
  40beec:	cmp	w0, #0x3f
  40bef0:	b.ne	40beb8 <__fxstatat@plt+0x8938>  // b.any
  40bef4:	ldrb	w7, [x21, x1]
  40bef8:	cmp	w7, #0x2f
  40befc:	b.hi	40bf68 <__fxstatat@plt+0x89e8>  // b.pmore
  40bf00:	cmp	w7, #0x20
  40bf04:	b.ls	40c43c <__fxstatat@plt+0x8ebc>  // b.plast
  40bf08:	sub	w2, w7, #0x21
  40bf0c:	cmp	w2, #0xe
  40bf10:	b.hi	40c434 <__fxstatat@plt+0x8eb4>  // b.pmore
  40bf14:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40bf18:	add	x0, x0, #0xa4
  40bf1c:	ldrh	w0, [x0, w2, uxtw #1]
  40bf20:	adr	x2, 40bf2c <__fxstatat@plt+0x89ac>
  40bf24:	add	x0, x2, w0, sxth #2
  40bf28:	br	x0
  40bf2c:	cbz	w28, 40beb8 <__fxstatat@plt+0x8938>
  40bf30:	ldr	x0, [sp, #240]
  40bf34:	cmp	w22, #0x0
  40bf38:	str	x0, [sp]
  40bf3c:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40bf40:	ldr	w0, [sp, #120]
  40bf44:	mov	x3, x24
  40bf48:	mov	x2, x21
  40bf4c:	mov	x1, x27
  40bf50:	and	w5, w0, #0xfffffffd
  40bf54:	mov	x6, #0x0                   	// #0
  40bf58:	mov	w0, #0x4                   	// #4
  40bf5c:	csel	w4, w25, w0, ne  // ne = any
  40bf60:	ldr	x7, [sp, #128]
  40bf64:	b	40baa0 <__fxstatat@plt+0x8520>
  40bf68:	sub	w2, w7, #0x3c
  40bf6c:	and	w2, w2, #0xff
  40bf70:	cmp	w2, #0x2
  40bf74:	b.hi	40c43c <__fxstatat@plt+0x8ebc>  // b.pmore
  40bf78:	cbnz	w28, 40bf30 <__fxstatat@plt+0x89b0>
  40bf7c:	cmp	x27, x19
  40bf80:	b.ls	40bf8c <__fxstatat@plt+0x8a0c>  // b.plast
  40bf84:	mov	w0, #0x3f                  	// #63
  40bf88:	strb	w0, [x26, x19]
  40bf8c:	add	x0, x19, #0x1
  40bf90:	cmp	x27, x0
  40bf94:	b.ls	40bfa0 <__fxstatat@plt+0x8a20>  // b.plast
  40bf98:	mov	w2, #0x22                  	// #34
  40bf9c:	strb	w2, [x26, x0]
  40bfa0:	add	x0, x19, #0x2
  40bfa4:	cmp	x27, x0
  40bfa8:	b.ls	40bfb4 <__fxstatat@plt+0x8a34>  // b.plast
  40bfac:	mov	w2, #0x22                  	// #34
  40bfb0:	strb	w2, [x26, x0]
  40bfb4:	add	x0, x19, #0x3
  40bfb8:	cmp	x27, x0
  40bfbc:	b.ls	40bfc8 <__fxstatat@plt+0x8a48>  // b.plast
  40bfc0:	mov	w2, #0x3f                  	// #63
  40bfc4:	strb	w2, [x26, x0]
  40bfc8:	add	x19, x19, #0x4
  40bfcc:	mov	x13, x1
  40bfd0:	mov	w20, #0x0                   	// #0
  40bfd4:	mov	w3, #0x0                   	// #0
  40bfd8:	cmp	w25, #0x2
  40bfdc:	eor	w0, w22, #0x1
  40bfe0:	cset	w1, eq  // eq = none
  40bfe4:	orr	w0, w1, w0
  40bfe8:	tst	w0, #0xff
  40bfec:	b.eq	40bff4 <__fxstatat@plt+0x8a74>  // b.none
  40bff0:	cbz	w28, 40c010 <__fxstatat@plt+0x8a90>
  40bff4:	ldr	x0, [sp, #152]
  40bff8:	cbz	x0, 40c010 <__fxstatat@plt+0x8a90>
  40bffc:	ldr	x1, [sp, #152]
  40c000:	ubfx	x0, x7, #5, #8
  40c004:	ldr	w0, [x1, x0, lsl #2]
  40c008:	lsr	w0, w0, w7
  40c00c:	tbnz	w0, #0, 40bd00 <__fxstatat@plt+0x8780>
  40c010:	cbnz	w18, 40bd00 <__fxstatat@plt+0x8780>
  40c014:	eor	w3, w3, #0x1
  40c018:	tst	w23, w3
  40c01c:	b.eq	40c04c <__fxstatat@plt+0x8acc>  // b.none
  40c020:	cmp	x27, x19
  40c024:	b.ls	40c030 <__fxstatat@plt+0x8ab0>  // b.plast
  40c028:	mov	w0, #0x27                  	// #39
  40c02c:	strb	w0, [x26, x19]
  40c030:	add	x0, x19, #0x1
  40c034:	cmp	x27, x0
  40c038:	b.ls	40c044 <__fxstatat@plt+0x8ac4>  // b.plast
  40c03c:	mov	w1, #0x27                  	// #39
  40c040:	strb	w1, [x26, x0]
  40c044:	add	x19, x19, #0x2
  40c048:	mov	w23, #0x0                   	// #0
  40c04c:	cmp	x27, x19
  40c050:	b.ls	40c058 <__fxstatat@plt+0x8ad8>  // b.plast
  40c054:	strb	w7, [x26, x19]
  40c058:	ldr	w0, [sp, #148]
  40c05c:	cmp	w20, #0x0
  40c060:	add	x19, x19, #0x1
  40c064:	csel	w0, w0, wzr, ne  // ne = any
  40c068:	str	w0, [sp, #148]
  40c06c:	add	x13, x13, #0x1
  40c070:	b	40ba30 <__fxstatat@plt+0x84b0>
  40c074:	mov	w0, #0x74                  	// #116
  40c078:	b	40bcdc <__fxstatat@plt+0x875c>
  40c07c:	mov	w0, #0x76                  	// #118
  40c080:	b	40bcf4 <__fxstatat@plt+0x8774>
  40c084:	cmp	w25, #0x2
  40c088:	b.ne	40c09c <__fxstatat@plt+0x8b1c>  // b.any
  40c08c:	cbnz	w28, 40bf30 <__fxstatat@plt+0x89b0>
  40c090:	mov	w20, #0x0                   	// #0
  40c094:	mov	w3, #0x0                   	// #0
  40c098:	b	40c014 <__fxstatat@plt+0x8a94>
  40c09c:	cmp	w22, #0x0
  40c0a0:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  40c0a4:	b.eq	40c0ac <__fxstatat@plt+0x8b2c>  // b.none
  40c0a8:	cbnz	x10, 40c090 <__fxstatat@plt+0x8b10>
  40c0ac:	mov	w0, w7
  40c0b0:	b	40bcdc <__fxstatat@plt+0x875c>
  40c0b4:	mov	w0, #0x6e                  	// #110
  40c0b8:	b	40bcdc <__fxstatat@plt+0x875c>
  40c0bc:	mov	w0, #0x61                  	// #97
  40c0c0:	b	40bcf4 <__fxstatat@plt+0x8774>
  40c0c4:	mov	w0, #0x66                  	// #102
  40c0c8:	b	40bcf4 <__fxstatat@plt+0x8774>
  40c0cc:	cmn	x24, #0x1
  40c0d0:	b.ne	40c0fc <__fxstatat@plt+0x8b7c>  // b.any
  40c0d4:	ldrb	w0, [x21, #1]
  40c0d8:	cmp	w0, #0x0
  40c0dc:	cset	w0, ne  // ne = any
  40c0e0:	cbnz	w0, 40beb8 <__fxstatat@plt+0x8938>
  40c0e4:	cbnz	x13, 40beb8 <__fxstatat@plt+0x8938>
  40c0e8:	mov	w20, w14
  40c0ec:	cmp	w25, #0x2
  40c0f0:	csel	w3, w28, wzr, eq  // eq = none
  40c0f4:	cbz	w3, 40bfd8 <__fxstatat@plt+0x8a58>
  40c0f8:	b	40bce8 <__fxstatat@plt+0x8768>
  40c0fc:	cmp	x24, #0x1
  40c100:	b	40c0dc <__fxstatat@plt+0x8b5c>
  40c104:	mov	w20, #0x0                   	// #0
  40c108:	b	40c0ec <__fxstatat@plt+0x8b6c>
  40c10c:	cmp	w25, #0x2
  40c110:	b.ne	40c444 <__fxstatat@plt+0x8ec4>  // b.any
  40c114:	cbnz	w28, 40bf30 <__fxstatat@plt+0x89b0>
  40c118:	ldr	x0, [sp, #112]
  40c11c:	cmp	x27, #0x0
  40c120:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  40c124:	b.eq	40c178 <__fxstatat@plt+0x8bf8>  // b.none
  40c128:	cmp	x27, x19
  40c12c:	b.ls	40c138 <__fxstatat@plt+0x8bb8>  // b.plast
  40c130:	mov	w0, #0x27                  	// #39
  40c134:	strb	w0, [x26, x19]
  40c138:	add	x0, x19, #0x1
  40c13c:	cmp	x0, x27
  40c140:	b.cs	40c14c <__fxstatat@plt+0x8bcc>  // b.hs, b.nlast
  40c144:	mov	w1, #0x5c                  	// #92
  40c148:	strb	w1, [x26, x0]
  40c14c:	add	x0, x19, #0x2
  40c150:	cmp	x0, x27
  40c154:	b.cs	40c160 <__fxstatat@plt+0x8be0>  // b.hs, b.nlast
  40c158:	mov	w1, #0x27                  	// #39
  40c15c:	strb	w1, [x26, x0]
  40c160:	add	x19, x19, #0x3
  40c164:	mov	w20, w14
  40c168:	mov	w3, #0x0                   	// #0
  40c16c:	mov	w23, #0x0                   	// #0
  40c170:	str	w14, [sp, #144]
  40c174:	b	40bfd8 <__fxstatat@plt+0x8a58>
  40c178:	str	x27, [sp, #112]
  40c17c:	mov	x27, #0x0                   	// #0
  40c180:	b	40c138 <__fxstatat@plt+0x8bb8>
  40c184:	str	xzr, [sp, #232]
  40c188:	cmn	x24, #0x1
  40c18c:	b.ne	40c1c4 <__fxstatat@plt+0x8c44>  // b.any
  40c190:	mov	x0, x21
  40c194:	stp	x13, x6, [sp, #168]
  40c198:	str	x10, [sp, #184]
  40c19c:	str	w7, [sp, #192]
  40c1a0:	str	w18, [sp, #200]
  40c1a4:	str	w14, [sp, #208]
  40c1a8:	bl	402cc0 <strlen@plt>
  40c1ac:	ldp	x13, x6, [sp, #168]
  40c1b0:	mov	x24, x0
  40c1b4:	ldr	w7, [sp, #192]
  40c1b8:	ldr	w18, [sp, #200]
  40c1bc:	ldr	w14, [sp, #208]
  40c1c0:	ldr	x10, [sp, #184]
  40c1c4:	mov	w20, w14
  40c1c8:	mov	x15, #0x0                   	// #0
  40c1cc:	add	x2, x13, x15
  40c1d0:	add	x3, sp, #0xe8
  40c1d4:	add	x1, x21, x2
  40c1d8:	add	x0, sp, #0xe4
  40c1dc:	sub	x2, x24, x2
  40c1e0:	stp	x1, x13, [sp, #168]
  40c1e4:	stp	x15, x6, [sp, #184]
  40c1e8:	str	x10, [sp, #200]
  40c1ec:	stp	w7, w18, [sp, #208]
  40c1f0:	str	w14, [sp, #216]
  40c1f4:	bl	40f4a4 <__fxstatat@plt+0xbf24>
  40c1f8:	ldp	w7, w18, [sp, #208]
  40c1fc:	mov	x3, x0
  40c200:	ldr	w14, [sp, #216]
  40c204:	ldp	x13, x15, [sp, #176]
  40c208:	ldp	x6, x10, [sp, #192]
  40c20c:	cbz	x0, 40c2ec <__fxstatat@plt+0x8d6c>
  40c210:	cmn	x0, #0x1
  40c214:	b.eq	40c23c <__fxstatat@plt+0x8cbc>  // b.none
  40c218:	cmn	x0, #0x2
  40c21c:	ldr	x1, [sp, #168]
  40c220:	b.ne	40c24c <__fxstatat@plt+0x8ccc>  // b.any
  40c224:	add	x0, x13, x15
  40c228:	cmp	x24, x0
  40c22c:	b.ls	40c23c <__fxstatat@plt+0x8cbc>  // b.plast
  40c230:	ldr	x0, [sp, #136]
  40c234:	ldrb	w0, [x0, x15]
  40c238:	cbnz	w0, 40c244 <__fxstatat@plt+0x8cc4>
  40c23c:	mov	w20, #0x0                   	// #0
  40c240:	b	40c2ec <__fxstatat@plt+0x8d6c>
  40c244:	add	x15, x15, #0x1
  40c248:	b	40c224 <__fxstatat@plt+0x8ca4>
  40c24c:	cmp	w28, #0x0
  40c250:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40c254:	b.ne	40c298 <__fxstatat@plt+0x8d18>  // b.any
  40c258:	mov	x0, #0x1                   	// #1
  40c25c:	b	40c290 <__fxstatat@plt+0x8d10>
  40c260:	ldrb	w2, [x1, x0]
  40c264:	sub	w2, w2, #0x5b
  40c268:	and	w2, w2, #0xff
  40c26c:	cmp	w2, #0x21
  40c270:	b.hi	40c28c <__fxstatat@plt+0x8d0c>  // b.pmore
  40c274:	mov	x4, #0x1                   	// #1
  40c278:	lsl	x2, x4, x2
  40c27c:	mov	x4, #0x2b                  	// #43
  40c280:	movk	x4, #0x2, lsl #32
  40c284:	tst	x2, x4
  40c288:	b.ne	40bce8 <__fxstatat@plt+0x8768>  // b.any
  40c28c:	add	x0, x0, #0x1
  40c290:	cmp	x0, x3
  40c294:	b.ne	40c260 <__fxstatat@plt+0x8ce0>  // b.any
  40c298:	ldr	w0, [sp, #228]
  40c29c:	stp	x15, x13, [sp, #168]
  40c2a0:	stp	x6, x10, [sp, #184]
  40c2a4:	str	w7, [sp, #200]
  40c2a8:	stp	w18, w14, [sp, #208]
  40c2ac:	str	x3, [sp, #216]
  40c2b0:	bl	403460 <iswprint@plt>
  40c2b4:	ldr	x15, [sp, #168]
  40c2b8:	cmp	w0, #0x0
  40c2bc:	ldr	x3, [sp, #216]
  40c2c0:	csel	w20, w20, wzr, ne  // ne = any
  40c2c4:	add	x0, sp, #0xe8
  40c2c8:	add	x15, x15, x3
  40c2cc:	str	x15, [sp, #168]
  40c2d0:	str	x15, [sp, #216]
  40c2d4:	bl	403140 <mbsinit@plt>
  40c2d8:	ldr	w7, [sp, #200]
  40c2dc:	ldp	w18, w14, [sp, #208]
  40c2e0:	ldp	x15, x13, [sp, #168]
  40c2e4:	ldp	x6, x10, [sp, #184]
  40c2e8:	cbz	w0, 40c1cc <__fxstatat@plt+0x8c4c>
  40c2ec:	cmp	x15, #0x1
  40c2f0:	b.ls	40bdcc <__fxstatat@plt+0x884c>  // b.plast
  40c2f4:	eor	w0, w20, #0x1
  40c2f8:	add	x15, x13, x15
  40c2fc:	and	w0, w22, w0
  40c300:	mov	w3, #0x0                   	// #0
  40c304:	and	w0, w0, #0xff
  40c308:	mov	w16, #0x5c                  	// #92
  40c30c:	mov	w1, #0x27                  	// #39
  40c310:	mov	w17, #0x24                  	// #36
  40c314:	cbz	w0, 40c408 <__fxstatat@plt+0x8e88>
  40c318:	cmp	w25, #0x2
  40c31c:	cset	w3, eq  // eq = none
  40c320:	cbnz	w28, 40c4e0 <__fxstatat@plt+0x8f60>
  40c324:	eor	w2, w23, #0x1
  40c328:	ands	w2, w3, w2
  40c32c:	b.eq	40c364 <__fxstatat@plt+0x8de4>  // b.none
  40c330:	cmp	x27, x19
  40c334:	b.ls	40c33c <__fxstatat@plt+0x8dbc>  // b.plast
  40c338:	strb	w1, [x26, x19]
  40c33c:	add	x3, x19, #0x1
  40c340:	cmp	x27, x3
  40c344:	b.ls	40c34c <__fxstatat@plt+0x8dcc>  // b.plast
  40c348:	strb	w17, [x26, x3]
  40c34c:	add	x3, x19, #0x2
  40c350:	cmp	x27, x3
  40c354:	b.ls	40c35c <__fxstatat@plt+0x8ddc>  // b.plast
  40c358:	strb	w1, [x26, x3]
  40c35c:	add	x19, x19, #0x3
  40c360:	mov	w23, w2
  40c364:	cmp	x27, x19
  40c368:	b.ls	40c370 <__fxstatat@plt+0x8df0>  // b.plast
  40c36c:	strb	w16, [x26, x19]
  40c370:	add	x3, x19, #0x1
  40c374:	cmp	x27, x3
  40c378:	b.ls	40c388 <__fxstatat@plt+0x8e08>  // b.plast
  40c37c:	lsr	w2, w7, #6
  40c380:	add	w2, w2, #0x30
  40c384:	strb	w2, [x26, x3]
  40c388:	add	x3, x19, #0x2
  40c38c:	cmp	x27, x3
  40c390:	b.ls	40c3a0 <__fxstatat@plt+0x8e20>  // b.plast
  40c394:	ubfx	x2, x7, #3, #3
  40c398:	add	w2, w2, #0x30
  40c39c:	strb	w2, [x26, x3]
  40c3a0:	and	w7, w7, #0x7
  40c3a4:	add	x19, x19, #0x3
  40c3a8:	add	w7, w7, #0x30
  40c3ac:	mov	w3, w0
  40c3b0:	add	x2, x13, #0x1
  40c3b4:	eor	w14, w3, #0x1
  40c3b8:	and	w14, w23, w14
  40c3bc:	cmp	x2, x15
  40c3c0:	b.cs	40c014 <__fxstatat@plt+0x8a94>  // b.hs, b.nlast
  40c3c4:	cbz	w14, 40c3ec <__fxstatat@plt+0x8e6c>
  40c3c8:	cmp	x27, x19
  40c3cc:	b.ls	40c3d4 <__fxstatat@plt+0x8e54>  // b.plast
  40c3d0:	strb	w1, [x26, x19]
  40c3d4:	add	x13, x19, #0x1
  40c3d8:	cmp	x27, x13
  40c3dc:	b.ls	40c3e4 <__fxstatat@plt+0x8e64>  // b.plast
  40c3e0:	strb	w1, [x26, x13]
  40c3e4:	add	x19, x19, #0x2
  40c3e8:	mov	w23, #0x0                   	// #0
  40c3ec:	cmp	x27, x19
  40c3f0:	b.ls	40c3f8 <__fxstatat@plt+0x8e78>  // b.plast
  40c3f4:	strb	w7, [x26, x19]
  40c3f8:	ldrb	w7, [x21, x2]
  40c3fc:	add	x19, x19, #0x1
  40c400:	mov	x13, x2
  40c404:	b	40c314 <__fxstatat@plt+0x8d94>
  40c408:	cbz	w18, 40c3b0 <__fxstatat@plt+0x8e30>
  40c40c:	cmp	x27, x19
  40c410:	b.ls	40c418 <__fxstatat@plt+0x8e98>  // b.plast
  40c414:	strb	w16, [x26, x19]
  40c418:	add	x19, x19, #0x1
  40c41c:	mov	w18, #0x0                   	// #0
  40c420:	b	40c3b0 <__fxstatat@plt+0x8e30>
  40c424:	mov	w3, w22
  40c428:	mov	w20, #0x0                   	// #0
  40c42c:	mov	w7, #0x30                  	// #48
  40c430:	b	40bfd8 <__fxstatat@plt+0x8a58>
  40c434:	mov	w7, #0x3f                  	// #63
  40c438:	b	40beb8 <__fxstatat@plt+0x8938>
  40c43c:	mov	w7, w0
  40c440:	b	40beb8 <__fxstatat@plt+0x8938>
  40c444:	mov	w20, w14
  40c448:	str	w14, [sp, #144]
  40c44c:	b	40bc90 <__fxstatat@plt+0x8710>
  40c450:	cmp	x24, x13
  40c454:	b	40ba40 <__fxstatat@plt+0x84c0>
  40c458:	ldr	x0, [sp, #112]
  40c45c:	cmp	x27, #0x0
  40c460:	cset	w28, eq  // eq = none
  40c464:	mov	w25, #0x2                   	// #2
  40c468:	cmp	x0, #0x0
  40c46c:	csel	w20, w28, wzr, ne  // ne = any
  40c470:	cbnz	w20, 40b9e4 <__fxstatat@plt+0x8464>
  40c474:	ldr	w0, [sp, #144]
  40c478:	cmp	x6, #0x0
  40c47c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40c480:	mov	x0, x19
  40c484:	b.ne	40c4d8 <__fxstatat@plt+0x8f58>  // b.any
  40c488:	cmp	x27, x0
  40c48c:	b.ls	40c494 <__fxstatat@plt+0x8f14>  // b.plast
  40c490:	strb	wzr, [x26, x0]
  40c494:	ldp	x29, x30, [sp, #16]
  40c498:	ldp	x19, x20, [sp, #32]
  40c49c:	ldp	x21, x22, [sp, #48]
  40c4a0:	ldp	x23, x24, [sp, #64]
  40c4a4:	ldp	x25, x26, [sp, #80]
  40c4a8:	ldp	x27, x28, [sp, #96]
  40c4ac:	add	sp, sp, #0xf0
  40c4b0:	ret
  40c4b4:	mov	w0, w5
  40c4b8:	b	40c478 <__fxstatat@plt+0x8ef8>
  40c4bc:	cmp	x27, x0
  40c4c0:	b.ls	40c4c8 <__fxstatat@plt+0x8f48>  // b.plast
  40c4c4:	strb	w1, [x26, x0]
  40c4c8:	add	x0, x0, #0x1
  40c4cc:	ldrb	w1, [x6, x0]
  40c4d0:	cbnz	w1, 40c4bc <__fxstatat@plt+0x8f3c>
  40c4d4:	b	40c488 <__fxstatat@plt+0x8f08>
  40c4d8:	sub	x6, x6, x19
  40c4dc:	b	40c4cc <__fxstatat@plt+0x8f4c>
  40c4e0:	mov	w22, w28
  40c4e4:	b	40bf30 <__fxstatat@plt+0x89b0>
  40c4e8:	sub	sp, sp, #0x80
  40c4ec:	stp	x29, x30, [sp, #16]
  40c4f0:	add	x29, sp, #0x10
  40c4f4:	stp	x19, x20, [sp, #32]
  40c4f8:	mov	w19, w0
  40c4fc:	mov	x20, x3
  40c500:	stp	x21, x22, [sp, #48]
  40c504:	stp	x23, x24, [sp, #64]
  40c508:	mov	x24, x1
  40c50c:	stp	x25, x26, [sp, #80]
  40c510:	mov	x25, x2
  40c514:	stp	x27, x28, [sp, #96]
  40c518:	bl	4034a0 <__errno_location@plt>
  40c51c:	mov	x23, x0
  40c520:	ldr	w0, [x0]
  40c524:	adrp	x27, 427000 <__fxstatat@plt+0x23a80>
  40c528:	str	w0, [sp, #116]
  40c52c:	ldr	x28, [x27, #1240]
  40c530:	tbz	w19, #31, 40c538 <__fxstatat@plt+0x8fb8>
  40c534:	bl	403120 <abort@plt>
  40c538:	add	x22, x27, #0x4d8
  40c53c:	ldr	w0, [x22, #8]
  40c540:	cmp	w0, w19
  40c544:	b.gt	40c5b0 <__fxstatat@plt+0x9030>
  40c548:	mov	w0, #0x7fffffff            	// #2147483647
  40c54c:	cmp	w19, w0
  40c550:	b.ne	40c558 <__fxstatat@plt+0x8fd8>  // b.any
  40c554:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40c558:	add	x2, x22, #0x10
  40c55c:	add	w26, w19, #0x1
  40c560:	cmp	x28, x2
  40c564:	str	x2, [sp, #120]
  40c568:	csel	x0, x28, xzr, ne  // ne = any
  40c56c:	sbfiz	x1, x26, #4, #32
  40c570:	bl	40ebb0 <__fxstatat@plt+0xb630>
  40c574:	str	x0, [x27, #1240]
  40c578:	ldr	x2, [sp, #120]
  40c57c:	mov	x21, x0
  40c580:	cmp	x28, x2
  40c584:	b.ne	40c590 <__fxstatat@plt+0x9010>  // b.any
  40c588:	ldp	x0, x1, [x22, #16]
  40c58c:	stp	x0, x1, [x21]
  40c590:	ldr	w0, [x22, #8]
  40c594:	mov	x28, x21
  40c598:	mov	w1, #0x0                   	// #0
  40c59c:	sub	w2, w26, w0
  40c5a0:	add	x0, x21, w0, sxtw #4
  40c5a4:	sbfiz	x2, x2, #4, #32
  40c5a8:	bl	402fe0 <memset@plt>
  40c5ac:	str	w26, [x22, #8]
  40c5b0:	sbfiz	x9, x19, #4, #32
  40c5b4:	add	x19, x28, w19, sxtw #4
  40c5b8:	ldp	x7, x0, [x20, #40]
  40c5bc:	add	x27, x20, #0x8
  40c5c0:	ldp	w4, w26, [x20]
  40c5c4:	mov	x6, x27
  40c5c8:	ldr	x22, [x28, x9]
  40c5cc:	orr	w26, w26, #0x1
  40c5d0:	ldr	x21, [x19, #8]
  40c5d4:	str	x0, [sp]
  40c5d8:	mov	x3, x25
  40c5dc:	mov	x2, x24
  40c5e0:	mov	x1, x22
  40c5e4:	mov	w5, w26
  40c5e8:	mov	x0, x21
  40c5ec:	str	x9, [sp, #120]
  40c5f0:	bl	40b954 <__fxstatat@plt+0x83d4>
  40c5f4:	cmp	x22, x0
  40c5f8:	b.hi	40c654 <__fxstatat@plt+0x90d4>  // b.pmore
  40c5fc:	ldr	x9, [sp, #120]
  40c600:	add	x22, x0, #0x1
  40c604:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c608:	add	x0, x0, #0x9f0
  40c60c:	cmp	x21, x0
  40c610:	str	x22, [x28, x9]
  40c614:	b.eq	40c620 <__fxstatat@plt+0x90a0>  // b.none
  40c618:	mov	x0, x21
  40c61c:	bl	403260 <free@plt>
  40c620:	mov	x0, x22
  40c624:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40c628:	ldp	x7, x1, [x20, #40]
  40c62c:	mov	x21, x0
  40c630:	ldr	w4, [x20]
  40c634:	mov	x6, x27
  40c638:	str	x0, [x19, #8]
  40c63c:	mov	w5, w26
  40c640:	str	x1, [sp]
  40c644:	mov	x3, x25
  40c648:	mov	x2, x24
  40c64c:	mov	x1, x22
  40c650:	bl	40b954 <__fxstatat@plt+0x83d4>
  40c654:	ldr	w0, [sp, #116]
  40c658:	ldp	x29, x30, [sp, #16]
  40c65c:	ldp	x19, x20, [sp, #32]
  40c660:	ldp	x25, x26, [sp, #80]
  40c664:	ldp	x27, x28, [sp, #96]
  40c668:	str	w0, [x23]
  40c66c:	mov	x0, x21
  40c670:	ldp	x21, x22, [sp, #48]
  40c674:	ldp	x23, x24, [sp, #64]
  40c678:	add	sp, sp, #0x80
  40c67c:	ret
  40c680:	stp	x29, x30, [sp, #-48]!
  40c684:	mov	x29, sp
  40c688:	stp	x19, x20, [sp, #16]
  40c68c:	mov	x19, x0
  40c690:	str	x21, [sp, #32]
  40c694:	bl	4034a0 <__errno_location@plt>
  40c698:	ldr	w21, [x0]
  40c69c:	mov	x20, x0
  40c6a0:	cbnz	x19, 40c6b0 <__fxstatat@plt+0x9130>
  40c6a4:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c6a8:	add	x19, x19, #0x9f0
  40c6ac:	add	x19, x19, #0x100
  40c6b0:	mov	x0, x19
  40c6b4:	mov	x1, #0x38                  	// #56
  40c6b8:	bl	40ecec <__fxstatat@plt+0xb76c>
  40c6bc:	str	w21, [x20]
  40c6c0:	ldp	x19, x20, [sp, #16]
  40c6c4:	ldr	x21, [sp, #32]
  40c6c8:	ldp	x29, x30, [sp], #48
  40c6cc:	ret
  40c6d0:	cbnz	x0, 40c6e0 <__fxstatat@plt+0x9160>
  40c6d4:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c6d8:	add	x0, x0, #0x9f0
  40c6dc:	add	x0, x0, #0x100
  40c6e0:	ldr	w0, [x0]
  40c6e4:	ret
  40c6e8:	cbnz	x0, 40c6f8 <__fxstatat@plt+0x9178>
  40c6ec:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c6f0:	add	x0, x0, #0x9f0
  40c6f4:	add	x0, x0, #0x100
  40c6f8:	str	w1, [x0]
  40c6fc:	ret
  40c700:	and	w1, w1, #0xff
  40c704:	cbnz	x0, 40c714 <__fxstatat@plt+0x9194>
  40c708:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c70c:	add	x0, x0, #0x9f0
  40c710:	add	x0, x0, #0x100
  40c714:	ubfx	x4, x1, #5, #3
  40c718:	add	x0, x0, #0x8
  40c71c:	and	w3, w1, #0x1f
  40c720:	lsl	x4, x4, #2
  40c724:	ldr	w6, [x0, x4]
  40c728:	lsr	w5, w6, w3
  40c72c:	eor	w1, w5, w2
  40c730:	and	w1, w1, #0x1
  40c734:	lsl	w1, w1, w3
  40c738:	eor	w1, w1, w6
  40c73c:	str	w1, [x0, x4]
  40c740:	and	w0, w5, #0x1
  40c744:	ret
  40c748:	mov	x2, x0
  40c74c:	cbnz	x0, 40c75c <__fxstatat@plt+0x91dc>
  40c750:	adrp	x2, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c754:	add	x2, x2, #0x9f0
  40c758:	add	x2, x2, #0x100
  40c75c:	ldr	w0, [x2, #4]
  40c760:	str	w1, [x2, #4]
  40c764:	ret
  40c768:	cbnz	x0, 40c778 <__fxstatat@plt+0x91f8>
  40c76c:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c770:	add	x0, x0, #0x9f0
  40c774:	add	x0, x0, #0x100
  40c778:	mov	w3, #0xa                   	// #10
  40c77c:	str	w3, [x0]
  40c780:	cmp	x1, #0x0
  40c784:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40c788:	b.ne	40c798 <__fxstatat@plt+0x9218>  // b.any
  40c78c:	stp	x29, x30, [sp, #-16]!
  40c790:	mov	x29, sp
  40c794:	bl	403120 <abort@plt>
  40c798:	stp	x1, x2, [x0, #40]
  40c79c:	ret
  40c7a0:	sub	sp, sp, #0x60
  40c7a4:	stp	x29, x30, [sp, #16]
  40c7a8:	add	x29, sp, #0x10
  40c7ac:	stp	x19, x20, [sp, #32]
  40c7b0:	stp	x21, x22, [sp, #48]
  40c7b4:	mov	x21, x0
  40c7b8:	mov	x22, x1
  40c7bc:	stp	x23, x24, [sp, #64]
  40c7c0:	mov	x23, x2
  40c7c4:	mov	x24, x3
  40c7c8:	str	x25, [sp, #80]
  40c7cc:	cbnz	x4, 40c830 <__fxstatat@plt+0x92b0>
  40c7d0:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c7d4:	add	x19, x19, #0x9f0
  40c7d8:	add	x19, x19, #0x100
  40c7dc:	bl	4034a0 <__errno_location@plt>
  40c7e0:	ldr	w25, [x0]
  40c7e4:	mov	x20, x0
  40c7e8:	add	x6, x19, #0x8
  40c7ec:	ldr	x0, [x19, #48]
  40c7f0:	str	x0, [sp]
  40c7f4:	mov	x3, x24
  40c7f8:	mov	x2, x23
  40c7fc:	ldp	w4, w5, [x19]
  40c800:	mov	x1, x22
  40c804:	ldr	x7, [x19, #40]
  40c808:	mov	x0, x21
  40c80c:	bl	40b954 <__fxstatat@plt+0x83d4>
  40c810:	ldp	x29, x30, [sp, #16]
  40c814:	ldp	x21, x22, [sp, #48]
  40c818:	ldp	x23, x24, [sp, #64]
  40c81c:	str	w25, [x20]
  40c820:	ldp	x19, x20, [sp, #32]
  40c824:	ldr	x25, [sp, #80]
  40c828:	add	sp, sp, #0x60
  40c82c:	ret
  40c830:	mov	x19, x4
  40c834:	b	40c7dc <__fxstatat@plt+0x925c>
  40c838:	sub	sp, sp, #0x80
  40c83c:	stp	x29, x30, [sp, #16]
  40c840:	add	x29, sp, #0x10
  40c844:	stp	x19, x20, [sp, #32]
  40c848:	mov	x20, x2
  40c84c:	stp	x21, x22, [sp, #48]
  40c850:	stp	x23, x24, [sp, #64]
  40c854:	mov	x23, x0
  40c858:	mov	x24, x1
  40c85c:	stp	x25, x26, [sp, #80]
  40c860:	stp	x27, x28, [sp, #96]
  40c864:	cbnz	x3, 40c934 <__fxstatat@plt+0x93b4>
  40c868:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c86c:	add	x19, x19, #0x9f0
  40c870:	add	x19, x19, #0x100
  40c874:	bl	4034a0 <__errno_location@plt>
  40c878:	ldr	w8, [x0]
  40c87c:	mov	x22, x0
  40c880:	ldr	w5, [x19, #4]
  40c884:	ldr	x0, [x19, #48]
  40c888:	str	x0, [sp]
  40c88c:	cmp	x20, #0x0
  40c890:	add	x28, x19, #0x8
  40c894:	cset	w25, eq  // eq = none
  40c898:	ldr	w4, [x19]
  40c89c:	ldr	x7, [x19, #40]
  40c8a0:	orr	w25, w25, w5
  40c8a4:	mov	x6, x28
  40c8a8:	mov	x3, x24
  40c8ac:	mov	x2, x23
  40c8b0:	mov	w5, w25
  40c8b4:	mov	x1, #0x0                   	// #0
  40c8b8:	mov	x0, #0x0                   	// #0
  40c8bc:	str	w8, [sp, #124]
  40c8c0:	bl	40b954 <__fxstatat@plt+0x83d4>
  40c8c4:	add	x27, x0, #0x1
  40c8c8:	mov	x21, x0
  40c8cc:	mov	x0, x27
  40c8d0:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40c8d4:	ldr	x1, [x19, #48]
  40c8d8:	str	x1, [sp]
  40c8dc:	mov	x26, x0
  40c8e0:	mov	x6, x28
  40c8e4:	ldr	w4, [x19]
  40c8e8:	mov	w5, w25
  40c8ec:	ldr	x7, [x19, #40]
  40c8f0:	mov	x3, x24
  40c8f4:	mov	x2, x23
  40c8f8:	mov	x1, x27
  40c8fc:	bl	40b954 <__fxstatat@plt+0x83d4>
  40c900:	ldr	w8, [sp, #124]
  40c904:	str	w8, [x22]
  40c908:	cbz	x20, 40c910 <__fxstatat@plt+0x9390>
  40c90c:	str	x21, [x20]
  40c910:	mov	x0, x26
  40c914:	ldp	x29, x30, [sp, #16]
  40c918:	ldp	x19, x20, [sp, #32]
  40c91c:	ldp	x21, x22, [sp, #48]
  40c920:	ldp	x23, x24, [sp, #64]
  40c924:	ldp	x25, x26, [sp, #80]
  40c928:	ldp	x27, x28, [sp, #96]
  40c92c:	add	sp, sp, #0x80
  40c930:	ret
  40c934:	mov	x19, x3
  40c938:	b	40c874 <__fxstatat@plt+0x92f4>
  40c93c:	mov	x3, x2
  40c940:	mov	x2, #0x0                   	// #0
  40c944:	b	40c838 <__fxstatat@plt+0x92b8>
  40c948:	stp	x29, x30, [sp, #-64]!
  40c94c:	mov	x29, sp
  40c950:	stp	x19, x20, [sp, #16]
  40c954:	adrp	x20, 427000 <__fxstatat@plt+0x23a80>
  40c958:	add	x19, x20, #0x4d8
  40c95c:	stp	x21, x22, [sp, #32]
  40c960:	mov	x22, #0x0                   	// #0
  40c964:	ldr	x21, [x20, #1240]
  40c968:	str	x23, [sp, #48]
  40c96c:	add	x23, x21, #0x8
  40c970:	ldr	w0, [x19, #8]
  40c974:	add	x22, x22, #0x1
  40c978:	cmp	w0, w22
  40c97c:	b.gt	40c9d4 <__fxstatat@plt+0x9454>
  40c980:	ldr	x0, [x21, #8]
  40c984:	adrp	x22, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c988:	add	x22, x22, #0x9f0
  40c98c:	cmp	x0, x22
  40c990:	b.eq	40c9a0 <__fxstatat@plt+0x9420>  // b.none
  40c994:	bl	403260 <free@plt>
  40c998:	mov	x0, #0x100                 	// #256
  40c99c:	stp	x0, x22, [x19, #16]
  40c9a0:	add	x22, x19, #0x10
  40c9a4:	cmp	x21, x22
  40c9a8:	b.eq	40c9b8 <__fxstatat@plt+0x9438>  // b.none
  40c9ac:	mov	x0, x21
  40c9b0:	bl	403260 <free@plt>
  40c9b4:	str	x22, [x20, #1240]
  40c9b8:	mov	w0, #0x1                   	// #1
  40c9bc:	str	w0, [x19, #8]
  40c9c0:	ldp	x19, x20, [sp, #16]
  40c9c4:	ldp	x21, x22, [sp, #32]
  40c9c8:	ldr	x23, [sp, #48]
  40c9cc:	ldp	x29, x30, [sp], #64
  40c9d0:	ret
  40c9d4:	lsl	x0, x22, #4
  40c9d8:	ldr	x0, [x23, x0]
  40c9dc:	bl	403260 <free@plt>
  40c9e0:	b	40c970 <__fxstatat@plt+0x93f0>
  40c9e4:	adrp	x3, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c9e8:	add	x3, x3, #0x9f0
  40c9ec:	add	x3, x3, #0x100
  40c9f0:	mov	x2, #0xffffffffffffffff    	// #-1
  40c9f4:	b	40c4e8 <__fxstatat@plt+0x8f68>
  40c9f8:	adrp	x3, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40c9fc:	add	x3, x3, #0x9f0
  40ca00:	add	x3, x3, #0x100
  40ca04:	b	40c4e8 <__fxstatat@plt+0x8f68>
  40ca08:	mov	x1, x0
  40ca0c:	mov	w0, #0x0                   	// #0
  40ca10:	b	40c9e4 <__fxstatat@plt+0x9464>
  40ca14:	mov	x2, x1
  40ca18:	mov	x1, x0
  40ca1c:	mov	w0, #0x0                   	// #0
  40ca20:	b	40c9f8 <__fxstatat@plt+0x9478>
  40ca24:	stp	x29, x30, [sp, #-96]!
  40ca28:	add	x8, sp, #0x28
  40ca2c:	mov	x29, sp
  40ca30:	stp	x19, x20, [sp, #16]
  40ca34:	mov	x20, x2
  40ca38:	mov	w19, w0
  40ca3c:	mov	w0, w1
  40ca40:	bl	40b7e0 <__fxstatat@plt+0x8260>
  40ca44:	add	x3, sp, #0x28
  40ca48:	mov	x1, x20
  40ca4c:	mov	w0, w19
  40ca50:	mov	x2, #0xffffffffffffffff    	// #-1
  40ca54:	bl	40c4e8 <__fxstatat@plt+0x8f68>
  40ca58:	ldp	x19, x20, [sp, #16]
  40ca5c:	ldp	x29, x30, [sp], #96
  40ca60:	ret
  40ca64:	stp	x29, x30, [sp, #-112]!
  40ca68:	add	x8, sp, #0x38
  40ca6c:	mov	x29, sp
  40ca70:	stp	x19, x20, [sp, #16]
  40ca74:	mov	x20, x2
  40ca78:	mov	w19, w0
  40ca7c:	mov	w0, w1
  40ca80:	str	x21, [sp, #32]
  40ca84:	mov	x21, x3
  40ca88:	bl	40b7e0 <__fxstatat@plt+0x8260>
  40ca8c:	add	x3, sp, #0x38
  40ca90:	mov	x2, x21
  40ca94:	mov	x1, x20
  40ca98:	mov	w0, w19
  40ca9c:	bl	40c4e8 <__fxstatat@plt+0x8f68>
  40caa0:	ldp	x19, x20, [sp, #16]
  40caa4:	ldr	x21, [sp, #32]
  40caa8:	ldp	x29, x30, [sp], #112
  40caac:	ret
  40cab0:	mov	x2, x1
  40cab4:	mov	w1, w0
  40cab8:	mov	w0, #0x0                   	// #0
  40cabc:	b	40ca24 <__fxstatat@plt+0x94a4>
  40cac0:	mov	x3, x2
  40cac4:	mov	x2, x1
  40cac8:	mov	w1, w0
  40cacc:	mov	w0, #0x0                   	// #0
  40cad0:	b	40ca64 <__fxstatat@plt+0x94e4>
  40cad4:	stp	x29, x30, [sp, #-112]!
  40cad8:	mov	x29, sp
  40cadc:	stp	x19, x20, [sp, #16]
  40cae0:	mov	x20, x1
  40cae4:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40cae8:	add	x1, x1, #0x9f0
  40caec:	mov	x19, x0
  40caf0:	add	x1, x1, #0x100
  40caf4:	str	x21, [sp, #32]
  40caf8:	and	w21, w2, #0xff
  40cafc:	mov	x2, #0x38                  	// #56
  40cb00:	add	x0, sp, x2
  40cb04:	bl	402c90 <memcpy@plt>
  40cb08:	mov	w1, w21
  40cb0c:	add	x0, sp, #0x38
  40cb10:	mov	w2, #0x1                   	// #1
  40cb14:	bl	40c700 <__fxstatat@plt+0x9180>
  40cb18:	add	x3, sp, #0x38
  40cb1c:	mov	x2, x20
  40cb20:	mov	x1, x19
  40cb24:	mov	w0, #0x0                   	// #0
  40cb28:	bl	40c4e8 <__fxstatat@plt+0x8f68>
  40cb2c:	ldp	x19, x20, [sp, #16]
  40cb30:	ldr	x21, [sp, #32]
  40cb34:	ldp	x29, x30, [sp], #112
  40cb38:	ret
  40cb3c:	mov	w2, w1
  40cb40:	mov	x1, #0xffffffffffffffff    	// #-1
  40cb44:	b	40cad4 <__fxstatat@plt+0x9554>
  40cb48:	mov	w1, #0x3a                  	// #58
  40cb4c:	b	40cb3c <__fxstatat@plt+0x95bc>
  40cb50:	mov	w2, #0x3a                  	// #58
  40cb54:	b	40cad4 <__fxstatat@plt+0x9554>
  40cb58:	stp	x29, x30, [sp, #-160]!
  40cb5c:	add	x8, sp, #0x20
  40cb60:	mov	x29, sp
  40cb64:	stp	x19, x20, [sp, #16]
  40cb68:	mov	x20, x2
  40cb6c:	mov	w19, w0
  40cb70:	mov	w0, w1
  40cb74:	bl	40b7e0 <__fxstatat@plt+0x8260>
  40cb78:	add	x1, sp, #0x20
  40cb7c:	add	x0, sp, #0x68
  40cb80:	mov	x2, #0x38                  	// #56
  40cb84:	bl	402c90 <memcpy@plt>
  40cb88:	add	x0, sp, #0x68
  40cb8c:	mov	w2, #0x1                   	// #1
  40cb90:	mov	w1, #0x3a                  	// #58
  40cb94:	bl	40c700 <__fxstatat@plt+0x9180>
  40cb98:	add	x3, sp, #0x68
  40cb9c:	mov	x1, x20
  40cba0:	mov	w0, w19
  40cba4:	mov	x2, #0xffffffffffffffff    	// #-1
  40cba8:	bl	40c4e8 <__fxstatat@plt+0x8f68>
  40cbac:	ldp	x19, x20, [sp, #16]
  40cbb0:	ldp	x29, x30, [sp], #160
  40cbb4:	ret
  40cbb8:	stp	x29, x30, [sp, #-128]!
  40cbbc:	mov	x29, sp
  40cbc0:	stp	x21, x22, [sp, #32]
  40cbc4:	mov	x22, x1
  40cbc8:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40cbcc:	add	x1, x1, #0x9f0
  40cbd0:	mov	x21, x4
  40cbd4:	add	x1, x1, #0x100
  40cbd8:	stp	x19, x20, [sp, #16]
  40cbdc:	mov	x20, x3
  40cbe0:	mov	w19, w0
  40cbe4:	add	x0, sp, #0x48
  40cbe8:	str	x23, [sp, #48]
  40cbec:	mov	x23, x2
  40cbf0:	mov	x2, #0x38                  	// #56
  40cbf4:	bl	402c90 <memcpy@plt>
  40cbf8:	mov	x2, x23
  40cbfc:	mov	x1, x22
  40cc00:	add	x0, sp, #0x48
  40cc04:	bl	40c768 <__fxstatat@plt+0x91e8>
  40cc08:	add	x3, sp, #0x48
  40cc0c:	mov	x2, x21
  40cc10:	mov	x1, x20
  40cc14:	mov	w0, w19
  40cc18:	bl	40c4e8 <__fxstatat@plt+0x8f68>
  40cc1c:	ldp	x19, x20, [sp, #16]
  40cc20:	ldp	x21, x22, [sp, #32]
  40cc24:	ldr	x23, [sp, #48]
  40cc28:	ldp	x29, x30, [sp], #128
  40cc2c:	ret
  40cc30:	mov	x4, #0xffffffffffffffff    	// #-1
  40cc34:	b	40cbb8 <__fxstatat@plt+0x9638>
  40cc38:	mov	x3, x2
  40cc3c:	mov	x2, x1
  40cc40:	mov	x1, x0
  40cc44:	mov	w0, #0x0                   	// #0
  40cc48:	b	40cc30 <__fxstatat@plt+0x96b0>
  40cc4c:	mov	x4, x3
  40cc50:	mov	x3, x2
  40cc54:	mov	x2, x1
  40cc58:	mov	x1, x0
  40cc5c:	mov	w0, #0x0                   	// #0
  40cc60:	b	40cbb8 <__fxstatat@plt+0x9638>
  40cc64:	adrp	x3, 427000 <__fxstatat@plt+0x23a80>
  40cc68:	add	x3, x3, #0x4d8
  40cc6c:	add	x3, x3, #0x20
  40cc70:	b	40c4e8 <__fxstatat@plt+0x8f68>
  40cc74:	mov	x2, x1
  40cc78:	mov	x1, x0
  40cc7c:	mov	w0, #0x0                   	// #0
  40cc80:	b	40cc64 <__fxstatat@plt+0x96e4>
  40cc84:	mov	x2, #0xffffffffffffffff    	// #-1
  40cc88:	b	40cc64 <__fxstatat@plt+0x96e4>
  40cc8c:	mov	x1, x0
  40cc90:	mov	w0, #0x0                   	// #0
  40cc94:	b	40cc84 <__fxstatat@plt+0x9704>
  40cc98:	stp	x29, x30, [sp, #-336]!
  40cc9c:	mov	x29, sp
  40cca0:	stp	x19, x20, [sp, #16]
  40cca4:	stp	x21, x22, [sp, #32]
  40cca8:	mov	x22, x1
  40ccac:	mov	x21, x3
  40ccb0:	stp	x23, x24, [sp, #48]
  40ccb4:	mov	w24, w0
  40ccb8:	mov	w23, w2
  40ccbc:	str	x25, [sp, #64]
  40ccc0:	mov	w25, w4
  40ccc4:	bl	403270 <renameat2@plt>
  40ccc8:	mov	w19, w0
  40cccc:	tbz	w0, #31, 40cd3c <__fxstatat@plt+0x97bc>
  40ccd0:	bl	4034a0 <__errno_location@plt>
  40ccd4:	mov	x20, x0
  40ccd8:	ldr	w0, [x0]
  40ccdc:	cmp	w0, #0x26
  40cce0:	ccmp	w0, #0x16, #0x4, ne  // ne = any
  40cce4:	b.eq	40ccf0 <__fxstatat@plt+0x9770>  // b.none
  40cce8:	cmp	w0, #0x5f
  40ccec:	b.ne	40cd3c <__fxstatat@plt+0x97bc>  // b.any
  40ccf0:	cbz	w25, 40cd58 <__fxstatat@plt+0x97d8>
  40ccf4:	tst	w25, #0xfffffffe
  40ccf8:	b.eq	40cd08 <__fxstatat@plt+0x9788>  // b.none
  40ccfc:	mov	w0, #0x5f                  	// #95
  40cd00:	str	w0, [x20]
  40cd04:	b	40cd38 <__fxstatat@plt+0x97b8>
  40cd08:	add	x2, sp, #0xd0
  40cd0c:	mov	x1, x21
  40cd10:	mov	w0, w23
  40cd14:	bl	40d8a0 <__fxstatat@plt+0xa320>
  40cd18:	cbz	w0, 40cd28 <__fxstatat@plt+0x97a8>
  40cd1c:	ldr	w0, [x20]
  40cd20:	cmp	w0, #0x4b
  40cd24:	b.ne	40cd30 <__fxstatat@plt+0x97b0>  // b.any
  40cd28:	mov	w0, #0x11                  	// #17
  40cd2c:	b	40cd00 <__fxstatat@plt+0x9780>
  40cd30:	cmp	w0, #0x2
  40cd34:	b.eq	40cd98 <__fxstatat@plt+0x9818>  // b.none
  40cd38:	mov	w19, #0xffffffff            	// #-1
  40cd3c:	mov	w0, w19
  40cd40:	ldp	x19, x20, [sp, #16]
  40cd44:	ldp	x21, x22, [sp, #32]
  40cd48:	ldp	x23, x24, [sp, #48]
  40cd4c:	ldr	x25, [sp, #64]
  40cd50:	ldp	x29, x30, [sp], #336
  40cd54:	ret
  40cd58:	mov	w25, #0x0                   	// #0
  40cd5c:	mov	x0, x22
  40cd60:	bl	402cc0 <strlen@plt>
  40cd64:	mov	x19, x0
  40cd68:	mov	x0, x21
  40cd6c:	bl	402cc0 <strlen@plt>
  40cd70:	cmp	x19, #0x0
  40cd74:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40cd78:	b.ne	40cda0 <__fxstatat@plt+0x9820>  // b.any
  40cd7c:	mov	x3, x21
  40cd80:	mov	w2, w23
  40cd84:	mov	x1, x22
  40cd88:	mov	w0, w24
  40cd8c:	bl	4032b0 <renameat@plt>
  40cd90:	mov	w19, w0
  40cd94:	b	40cd3c <__fxstatat@plt+0x97bc>
  40cd98:	mov	w25, #0x1                   	// #1
  40cd9c:	b	40cd5c <__fxstatat@plt+0x97dc>
  40cda0:	add	x19, x22, x19
  40cda4:	add	x0, x21, x0
  40cda8:	ldurb	w2, [x19, #-1]
  40cdac:	ldurb	w1, [x0, #-1]
  40cdb0:	mov	w0, #0x2f                  	// #47
  40cdb4:	cmp	w2, #0x2f
  40cdb8:	ccmp	w1, w0, #0x4, ne  // ne = any
  40cdbc:	b.ne	40cd7c <__fxstatat@plt+0x97fc>  // b.any
  40cdc0:	add	x2, sp, #0x50
  40cdc4:	mov	x1, x22
  40cdc8:	mov	w0, w24
  40cdcc:	bl	40d8a0 <__fxstatat@plt+0xa320>
  40cdd0:	cbnz	w0, 40cd38 <__fxstatat@plt+0x97b8>
  40cdd4:	cbz	w25, 40cdf0 <__fxstatat@plt+0x9870>
  40cdd8:	ldr	w0, [sp, #96]
  40cddc:	and	w0, w0, #0xf000
  40cde0:	cmp	w0, #0x4, lsl #12
  40cde4:	b.eq	40cd7c <__fxstatat@plt+0x97fc>  // b.none
  40cde8:	mov	w0, #0x2                   	// #2
  40cdec:	b	40cd00 <__fxstatat@plt+0x9780>
  40cdf0:	add	x2, sp, #0xd0
  40cdf4:	mov	x1, x21
  40cdf8:	mov	w0, w23
  40cdfc:	bl	40d8a0 <__fxstatat@plt+0xa320>
  40ce00:	cbz	w0, 40ce24 <__fxstatat@plt+0x98a4>
  40ce04:	ldr	w0, [x20]
  40ce08:	cmp	w0, #0x2
  40ce0c:	b.ne	40cd38 <__fxstatat@plt+0x97b8>  // b.any
  40ce10:	ldr	w0, [sp, #96]
  40ce14:	and	w0, w0, #0xf000
  40ce18:	cmp	w0, #0x4, lsl #12
  40ce1c:	b.ne	40cd38 <__fxstatat@plt+0x97b8>  // b.any
  40ce20:	b	40cd7c <__fxstatat@plt+0x97fc>
  40ce24:	ldr	w0, [sp, #224]
  40ce28:	and	w0, w0, #0xf000
  40ce2c:	cmp	w0, #0x4, lsl #12
  40ce30:	b.eq	40ce3c <__fxstatat@plt+0x98bc>  // b.none
  40ce34:	mov	w0, #0x14                  	// #20
  40ce38:	b	40cd00 <__fxstatat@plt+0x9780>
  40ce3c:	ldr	w0, [sp, #96]
  40ce40:	and	w0, w0, #0xf000
  40ce44:	cmp	w0, #0x4, lsl #12
  40ce48:	b.eq	40cd7c <__fxstatat@plt+0x97fc>  // b.none
  40ce4c:	mov	w0, #0x15                  	// #21
  40ce50:	b	40cd00 <__fxstatat@plt+0x9780>
  40ce54:	stp	x29, x30, [sp, #-64]!
  40ce58:	mov	x29, sp
  40ce5c:	stp	x19, x20, [sp, #16]
  40ce60:	mov	x19, x2
  40ce64:	stp	x21, x22, [sp, #32]
  40ce68:	mov	w21, w0
  40ce6c:	mov	x22, x1
  40ce70:	str	x23, [sp, #48]
  40ce74:	mov	x23, #0x7ff00000            	// #2146435072
  40ce78:	mov	x2, x19
  40ce7c:	mov	x1, x22
  40ce80:	mov	w0, w21
  40ce84:	bl	4033c0 <read@plt>
  40ce88:	mov	x20, x0
  40ce8c:	tbz	x0, #63, 40ceb0 <__fxstatat@plt+0x9930>
  40ce90:	bl	4034a0 <__errno_location@plt>
  40ce94:	ldr	w0, [x0]
  40ce98:	cmp	w0, #0x4
  40ce9c:	b.eq	40ce78 <__fxstatat@plt+0x98f8>  // b.none
  40cea0:	cmp	w0, #0x16
  40cea4:	b.ne	40ceb0 <__fxstatat@plt+0x9930>  // b.any
  40cea8:	cmp	x19, x23
  40ceac:	b.hi	40cec8 <__fxstatat@plt+0x9948>  // b.pmore
  40ceb0:	mov	x0, x20
  40ceb4:	ldp	x19, x20, [sp, #16]
  40ceb8:	ldp	x21, x22, [sp, #32]
  40cebc:	ldr	x23, [sp, #48]
  40cec0:	ldp	x29, x30, [sp], #64
  40cec4:	ret
  40cec8:	mov	x19, #0x7ff00000            	// #2146435072
  40cecc:	b	40ce78 <__fxstatat@plt+0x98f8>
  40ced0:	stp	x29, x30, [sp, #-64]!
  40ced4:	mov	x29, sp
  40ced8:	stp	x19, x20, [sp, #16]
  40cedc:	mov	x19, x2
  40cee0:	stp	x21, x22, [sp, #32]
  40cee4:	mov	w21, w0
  40cee8:	mov	x22, x1
  40ceec:	str	x23, [sp, #48]
  40cef0:	mov	x23, #0x7ff00000            	// #2146435072
  40cef4:	mov	x2, x19
  40cef8:	mov	x1, x22
  40cefc:	mov	w0, w21
  40cf00:	bl	403110 <write@plt>
  40cf04:	mov	x20, x0
  40cf08:	tbz	x0, #63, 40cf2c <__fxstatat@plt+0x99ac>
  40cf0c:	bl	4034a0 <__errno_location@plt>
  40cf10:	ldr	w0, [x0]
  40cf14:	cmp	w0, #0x4
  40cf18:	b.eq	40cef4 <__fxstatat@plt+0x9974>  // b.none
  40cf1c:	cmp	w0, #0x16
  40cf20:	b.ne	40cf2c <__fxstatat@plt+0x99ac>  // b.any
  40cf24:	cmp	x19, x23
  40cf28:	b.hi	40cf44 <__fxstatat@plt+0x99c4>  // b.pmore
  40cf2c:	mov	x0, x20
  40cf30:	ldp	x19, x20, [sp, #16]
  40cf34:	ldp	x21, x22, [sp, #32]
  40cf38:	ldr	x23, [sp, #48]
  40cf3c:	ldp	x29, x30, [sp], #64
  40cf40:	ret
  40cf44:	mov	x19, #0x7ff00000            	// #2146435072
  40cf48:	b	40cef4 <__fxstatat@plt+0x9974>
  40cf4c:	stp	x29, x30, [sp, #-336]!
  40cf50:	mov	x29, sp
  40cf54:	stp	x19, x20, [sp, #16]
  40cf58:	mov	x20, x1
  40cf5c:	stp	x21, x22, [sp, #32]
  40cf60:	mov	x21, x3
  40cf64:	mov	w22, w2
  40cf68:	stp	x23, x24, [sp, #48]
  40cf6c:	mov	w23, w0
  40cf70:	mov	x0, x1
  40cf74:	str	x25, [sp, #64]
  40cf78:	bl	409a34 <__fxstatat@plt+0x64b4>
  40cf7c:	mov	x19, x0
  40cf80:	mov	x0, x21
  40cf84:	bl	409a34 <__fxstatat@plt+0x64b4>
  40cf88:	mov	x24, x0
  40cf8c:	mov	x0, x19
  40cf90:	bl	409a84 <__fxstatat@plt+0x6504>
  40cf94:	mov	x25, x0
  40cf98:	mov	x0, x24
  40cf9c:	bl	409a84 <__fxstatat@plt+0x6504>
  40cfa0:	cmp	x25, x0
  40cfa4:	b.ne	40d090 <__fxstatat@plt+0x9b10>  // b.any
  40cfa8:	mov	x0, x19
  40cfac:	mov	x2, x25
  40cfb0:	mov	x1, x24
  40cfb4:	bl	403180 <memcmp@plt>
  40cfb8:	mov	w19, w0
  40cfbc:	cbnz	w0, 40d090 <__fxstatat@plt+0x9b10>
  40cfc0:	mov	x0, x20
  40cfc4:	bl	409960 <__fxstatat@plt+0x63e0>
  40cfc8:	add	x2, sp, #0x50
  40cfcc:	mov	x20, x0
  40cfd0:	mov	x1, x0
  40cfd4:	mov	w3, #0x100                 	// #256
  40cfd8:	mov	w0, w23
  40cfdc:	bl	410e60 <__fxstatat@plt+0xd8e0>
  40cfe0:	cbz	w0, 40d000 <__fxstatat@plt+0x9a80>
  40cfe4:	bl	4034a0 <__errno_location@plt>
  40cfe8:	ldr	w1, [x0]
  40cfec:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40cff0:	mov	x3, x20
  40cff4:	add	x2, x2, #0x8bb
  40cff8:	mov	w0, #0x1                   	// #1
  40cffc:	bl	402d10 <error@plt>
  40d000:	mov	x0, x20
  40d004:	bl	403260 <free@plt>
  40d008:	mov	x0, x21
  40d00c:	bl	409960 <__fxstatat@plt+0x63e0>
  40d010:	add	x2, sp, #0xd0
  40d014:	mov	x20, x0
  40d018:	mov	x1, x0
  40d01c:	mov	w3, #0x100                 	// #256
  40d020:	mov	w0, w22
  40d024:	bl	410e60 <__fxstatat@plt+0xd8e0>
  40d028:	cbz	w0, 40d048 <__fxstatat@plt+0x9ac8>
  40d02c:	bl	4034a0 <__errno_location@plt>
  40d030:	ldr	w1, [x0]
  40d034:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40d038:	mov	x3, x20
  40d03c:	add	x2, x2, #0x8bb
  40d040:	mov	w0, #0x1                   	// #1
  40d044:	bl	402d10 <error@plt>
  40d048:	ldr	x1, [sp, #88]
  40d04c:	ldr	x0, [sp, #216]
  40d050:	cmp	x1, x0
  40d054:	b.ne	40d068 <__fxstatat@plt+0x9ae8>  // b.any
  40d058:	ldr	x1, [sp, #80]
  40d05c:	ldr	x0, [sp, #208]
  40d060:	cmp	x1, x0
  40d064:	cset	w19, eq  // eq = none
  40d068:	and	w19, w19, #0x1
  40d06c:	mov	x0, x20
  40d070:	bl	403260 <free@plt>
  40d074:	mov	w0, w19
  40d078:	ldp	x19, x20, [sp, #16]
  40d07c:	ldp	x21, x22, [sp, #32]
  40d080:	ldp	x23, x24, [sp, #48]
  40d084:	ldr	x25, [sp, #64]
  40d088:	ldp	x29, x30, [sp], #336
  40d08c:	ret
  40d090:	mov	w19, #0x0                   	// #0
  40d094:	b	40d074 <__fxstatat@plt+0x9af4>
  40d098:	mov	x3, x1
  40d09c:	mov	w2, #0xffffff9c            	// #-100
  40d0a0:	mov	x1, x0
  40d0a4:	mov	w0, w2
  40d0a8:	b	40cf4c <__fxstatat@plt+0x99cc>
  40d0ac:	ldr	x2, [x0, #8]
  40d0b0:	ldr	x1, [x1, #8]
  40d0b4:	cmp	x2, x1
  40d0b8:	cset	w0, hi  // hi = pmore
  40d0bc:	csinv	w0, w0, wzr, cs  // cs = hs, nlast
  40d0c0:	ret
  40d0c4:	ldr	x0, [x0]
  40d0c8:	ldr	x1, [x1]
  40d0cc:	b	4031d0 <strcmp@plt>
  40d0d0:	stp	x29, x30, [sp, #-144]!
  40d0d4:	mov	x29, sp
  40d0d8:	stp	x23, x24, [sp, #48]
  40d0dc:	mov	x23, x0
  40d0e0:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d0e4:	add	x0, x0, #0x148
  40d0e8:	stp	x19, x20, [sp, #16]
  40d0ec:	stp	x21, x22, [sp, #32]
  40d0f0:	stp	x25, x26, [sp, #64]
  40d0f4:	stp	x27, x28, [sp, #80]
  40d0f8:	ldr	x26, [x0, w1, uxtw #3]
  40d0fc:	cbz	x23, 40d24c <__fxstatat@plt+0x9ccc>
  40d100:	bl	4034a0 <__errno_location@plt>
  40d104:	mov	x24, x0
  40d108:	mov	x20, #0x0                   	// #0
  40d10c:	mov	x22, #0x0                   	// #0
  40d110:	mov	x21, #0x0                   	// #0
  40d114:	mov	x25, #0x0                   	// #0
  40d118:	mov	x19, #0x0                   	// #0
  40d11c:	str	xzr, [sp, #104]
  40d120:	str	wzr, [x24]
  40d124:	mov	x0, x23
  40d128:	bl	403060 <readdir@plt>
  40d12c:	mov	x28, x0
  40d130:	cbz	x0, 40d22c <__fxstatat@plt+0x9cac>
  40d134:	add	x27, x0, #0x13
  40d138:	ldrb	w0, [x0, #19]
  40d13c:	cmp	w0, #0x2e
  40d140:	b.ne	40d1d4 <__fxstatat@plt+0x9c54>  // b.any
  40d144:	ldrb	w0, [x28, #20]
  40d148:	cmp	w0, #0x2e
  40d14c:	cset	x0, eq  // eq = none
  40d150:	add	x0, x0, #0x1
  40d154:	ldrb	w0, [x27, x0]
  40d158:	cbz	w0, 40d120 <__fxstatat@plt+0x9ba0>
  40d15c:	mov	x0, x27
  40d160:	bl	402cc0 <strlen@plt>
  40d164:	add	x4, x0, #0x1
  40d168:	adds	x0, x20, x4
  40d16c:	str	x0, [sp, #112]
  40d170:	cset	x0, cs  // cs = hs, nlast
  40d174:	cbz	x26, 40d1dc <__fxstatat@plt+0x9c5c>
  40d178:	ldr	x0, [sp, #104]
  40d17c:	cmp	x22, x0
  40d180:	b.ne	40d1a4 <__fxstatat@plt+0x9c24>  // b.any
  40d184:	mov	x0, x21
  40d188:	add	x1, sp, #0x88
  40d18c:	mov	x2, #0x10                  	// #16
  40d190:	str	x22, [sp, #136]
  40d194:	bl	40ec20 <__fxstatat@plt+0xb6a0>
  40d198:	mov	x21, x0
  40d19c:	ldr	x0, [sp, #136]
  40d1a0:	str	x0, [sp, #104]
  40d1a4:	lsl	x1, x22, #4
  40d1a8:	mov	x0, x27
  40d1ac:	str	x1, [sp, #120]
  40d1b0:	add	x20, x21, x22, lsl #4
  40d1b4:	add	x22, x22, #0x1
  40d1b8:	bl	40ed1c <__fxstatat@plt+0xb79c>
  40d1bc:	ldr	x1, [sp, #120]
  40d1c0:	str	x0, [x21, x1]
  40d1c4:	ldr	x0, [x28]
  40d1c8:	str	x0, [x20, #8]
  40d1cc:	ldr	x20, [sp, #112]
  40d1d0:	b	40d120 <__fxstatat@plt+0x9ba0>
  40d1d4:	mov	x0, #0x0                   	// #0
  40d1d8:	b	40d154 <__fxstatat@plt+0x9bd4>
  40d1dc:	sub	x1, x25, x20
  40d1e0:	cmp	x1, x4
  40d1e4:	b.hi	40d218 <__fxstatat@plt+0x9c98>  // b.pmore
  40d1e8:	adds	x1, x20, x4
  40d1ec:	str	x1, [sp, #136]
  40d1f0:	cbz	x0, 40d1f8 <__fxstatat@plt+0x9c78>
  40d1f4:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40d1f8:	mov	x0, x19
  40d1fc:	add	x1, sp, #0x88
  40d200:	mov	x2, #0x1                   	// #1
  40d204:	str	x4, [sp, #120]
  40d208:	bl	40ec20 <__fxstatat@plt+0xb6a0>
  40d20c:	mov	x19, x0
  40d210:	ldr	x4, [sp, #120]
  40d214:	ldr	x25, [sp, #136]
  40d218:	mov	x2, x4
  40d21c:	mov	x1, x27
  40d220:	add	x0, x19, x20
  40d224:	bl	402c90 <memcpy@plt>
  40d228:	b	40d1cc <__fxstatat@plt+0x9c4c>
  40d22c:	ldr	w23, [x24]
  40d230:	cbz	w23, 40d26c <__fxstatat@plt+0x9cec>
  40d234:	mov	x0, x21
  40d238:	bl	403260 <free@plt>
  40d23c:	mov	x0, x19
  40d240:	bl	403260 <free@plt>
  40d244:	str	w23, [x24]
  40d248:	mov	x23, #0x0                   	// #0
  40d24c:	mov	x0, x23
  40d250:	ldp	x19, x20, [sp, #16]
  40d254:	ldp	x21, x22, [sp, #32]
  40d258:	ldp	x23, x24, [sp, #48]
  40d25c:	ldp	x25, x26, [sp, #64]
  40d260:	ldp	x27, x28, [sp, #80]
  40d264:	ldp	x29, x30, [sp], #144
  40d268:	ret
  40d26c:	cbz	x26, 40d2e8 <__fxstatat@plt+0x9d68>
  40d270:	cbz	x22, 40d288 <__fxstatat@plt+0x9d08>
  40d274:	mov	x3, x26
  40d278:	mov	x1, x22
  40d27c:	mov	x0, x21
  40d280:	mov	x2, #0x10                  	// #16
  40d284:	bl	402e00 <qsort@plt>
  40d288:	add	x0, x20, #0x1
  40d28c:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40d290:	mov	x19, x0
  40d294:	mov	x23, #0x0                   	// #0
  40d298:	mov	x20, #0x0                   	// #0
  40d29c:	add	x24, x19, x20
  40d2a0:	cmp	x22, x23
  40d2a4:	b.ne	40d2bc <__fxstatat@plt+0x9d3c>  // b.any
  40d2a8:	mov	x0, x21
  40d2ac:	bl	403260 <free@plt>
  40d2b0:	mov	x23, x19
  40d2b4:	strb	wzr, [x19, x20]
  40d2b8:	b	40d24c <__fxstatat@plt+0x9ccc>
  40d2bc:	lsl	x25, x23, #4
  40d2c0:	mov	x0, x24
  40d2c4:	add	x23, x23, #0x1
  40d2c8:	ldr	x1, [x21, x25]
  40d2cc:	bl	402e90 <stpcpy@plt>
  40d2d0:	sub	x0, x0, x24
  40d2d4:	add	x0, x0, #0x1
  40d2d8:	add	x20, x20, x0
  40d2dc:	ldr	x0, [x21, x25]
  40d2e0:	bl	403260 <free@plt>
  40d2e4:	b	40d29c <__fxstatat@plt+0x9d1c>
  40d2e8:	cmp	x25, x20
  40d2ec:	b.ne	40d2b0 <__fxstatat@plt+0x9d30>  // b.any
  40d2f0:	mov	x0, x19
  40d2f4:	add	x1, x20, #0x1
  40d2f8:	bl	40ebb0 <__fxstatat@plt+0xb630>
  40d2fc:	mov	x19, x0
  40d300:	b	40d2b0 <__fxstatat@plt+0x9d30>
  40d304:	stp	x29, x30, [sp, #-48]!
  40d308:	mov	x29, sp
  40d30c:	stp	x19, x20, [sp, #16]
  40d310:	mov	w20, w1
  40d314:	str	x21, [sp, #32]
  40d318:	bl	40fcec <__fxstatat@plt+0xc76c>
  40d31c:	mov	x19, x0
  40d320:	cbz	x0, 40d358 <__fxstatat@plt+0x9dd8>
  40d324:	mov	w1, w20
  40d328:	bl	40d0d0 <__fxstatat@plt+0x9b50>
  40d32c:	mov	x20, x0
  40d330:	mov	x0, x19
  40d334:	bl	4030c0 <closedir@plt>
  40d338:	cbz	w0, 40d36c <__fxstatat@plt+0x9dec>
  40d33c:	bl	4034a0 <__errno_location@plt>
  40d340:	mov	x19, x0
  40d344:	mov	x0, x20
  40d348:	ldr	w21, [x19]
  40d34c:	bl	403260 <free@plt>
  40d350:	str	w21, [x19]
  40d354:	mov	x19, #0x0                   	// #0
  40d358:	mov	x0, x19
  40d35c:	ldp	x19, x20, [sp, #16]
  40d360:	ldr	x21, [sp, #32]
  40d364:	ldp	x29, x30, [sp], #48
  40d368:	ret
  40d36c:	mov	x19, x20
  40d370:	b	40d358 <__fxstatat@plt+0x9dd8>
  40d374:	str	wzr, [x0]
  40d378:	ret
  40d37c:	ldr	w1, [x0]
  40d380:	cmp	w1, #0x4
  40d384:	b.ne	40d390 <__fxstatat@plt+0x9e10>  // b.any
  40d388:	ldr	w0, [x0, #4]
  40d38c:	ret
  40d390:	mov	w0, #0x0                   	// #0
  40d394:	b	40d38c <__fxstatat@plt+0x9e0c>
  40d398:	stp	x29, x30, [sp, #-64]!
  40d39c:	mov	x29, sp
  40d3a0:	stp	x19, x20, [sp, #16]
  40d3a4:	mov	x19, x0
  40d3a8:	mov	w20, w2
  40d3ac:	stp	x21, x22, [sp, #32]
  40d3b0:	mov	x22, x3
  40d3b4:	str	x23, [sp, #48]
  40d3b8:	mov	x23, x1
  40d3bc:	cbnz	x3, 40d3c4 <__fxstatat@plt+0x9e44>
  40d3c0:	tbz	w20, #0, 40d40c <__fxstatat@plt+0x9e8c>
  40d3c4:	mov	w0, #0x4900                	// #18688
  40d3c8:	ubfiz	w1, w20, #15, #1
  40d3cc:	orr	w1, w1, w0
  40d3d0:	mov	x0, x23
  40d3d4:	bl	403540 <__open_2@plt>
  40d3d8:	mov	w21, w0
  40d3dc:	cbz	x22, 40d3f0 <__fxstatat@plt+0x9e70>
  40d3e0:	str	w0, [x22]
  40d3e4:	bl	4034a0 <__errno_location@plt>
  40d3e8:	ldr	w0, [x0]
  40d3ec:	str	w0, [x22, #4]
  40d3f0:	tbz	w21, #31, 40d5a4 <__fxstatat@plt+0xa024>
  40d3f4:	bl	4034a0 <__errno_location@plt>
  40d3f8:	ldr	w0, [x0]
  40d3fc:	cmp	w0, #0xd
  40d400:	b.eq	40d410 <__fxstatat@plt+0x9e90>  // b.none
  40d404:	mov	w20, #0xffffffff            	// #-1
  40d408:	b	40d51c <__fxstatat@plt+0x9f9c>
  40d40c:	mov	w21, #0xffffffff            	// #-1
  40d410:	ldr	w1, [x19]
  40d414:	cmp	w1, #0x5
  40d418:	b.hi	40d4e8 <__fxstatat@plt+0x9f68>  // b.pmore
  40d41c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d420:	add	x0, x0, #0x1b0
  40d424:	ldrb	w0, [x0, w1, uxtw]
  40d428:	adr	x1, 40d434 <__fxstatat@plt+0x9eb4>
  40d42c:	add	x0, x1, w0, sxtb #2
  40d430:	br	x0
  40d434:	adrp	x0, 412000 <__fxstatat@plt+0xea80>
  40d438:	mov	w1, #0x0                   	// #0
  40d43c:	add	x0, x0, #0x959
  40d440:	bl	409afc <__fxstatat@plt+0x657c>
  40d444:	tbnz	w0, #31, 40d490 <__fxstatat@plt+0x9f10>
  40d448:	mov	w1, #0x1                   	// #1
  40d44c:	str	w1, [x19]
  40d450:	str	w0, [x19, #4]
  40d454:	tbz	w21, #31, 40d508 <__fxstatat@plt+0x9f88>
  40d458:	mov	x0, x23
  40d45c:	bl	403250 <chdir@plt>
  40d460:	mov	w20, w0
  40d464:	cbnz	w0, 40d51c <__fxstatat@plt+0x9f9c>
  40d468:	ldr	w0, [x19]
  40d46c:	sub	w0, w0, #0x1
  40d470:	cmp	w0, #0x4
  40d474:	b.hi	40d584 <__fxstatat@plt+0xa004>  // b.pmore
  40d478:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d47c:	add	x1, x1, #0x1b8
  40d480:	ldrb	w0, [x1, w0, uxtw]
  40d484:	adr	x1, 40d490 <__fxstatat@plt+0x9f10>
  40d488:	add	x0, x1, w0, sxtb #2
  40d48c:	br	x0
  40d490:	bl	4034a0 <__errno_location@plt>
  40d494:	ldr	w1, [x0]
  40d498:	cmp	w1, #0x74
  40d49c:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  40d4a0:	b.eq	40d4b4 <__fxstatat@plt+0x9f34>  // b.none
  40d4a4:	mov	w1, #0x4                   	// #4
  40d4a8:	str	w1, [x19]
  40d4ac:	ldr	w0, [x0]
  40d4b0:	b	40d450 <__fxstatat@plt+0x9ed0>
  40d4b4:	mov	x0, #0xffffffff00000003    	// #-4294967293
  40d4b8:	str	x0, [x19]
  40d4bc:	ldr	w0, [x19, #4]
  40d4c0:	tbz	w0, #31, 40d454 <__fxstatat@plt+0x9ed4>
  40d4c4:	bl	402e40 <fork@plt>
  40d4c8:	str	w0, [x19, #4]
  40d4cc:	cmp	w0, #0x0
  40d4d0:	cbz	w0, 40d454 <__fxstatat@plt+0x9ed4>
  40d4d4:	b.gt	40d598 <__fxstatat@plt+0xa018>
  40d4d8:	mov	w0, #0x4                   	// #4
  40d4dc:	str	w0, [x19]
  40d4e0:	bl	4034a0 <__errno_location@plt>
  40d4e4:	b	40d4ac <__fxstatat@plt+0x9f2c>
  40d4e8:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40d4ec:	add	x3, x3, #0x1cd
  40d4f0:	mov	w2, #0x63                  	// #99
  40d4f4:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d4f8:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d4fc:	add	x1, x1, #0x160
  40d500:	add	x0, x0, #0x1ac
  40d504:	b	40d580 <__fxstatat@plt+0xa000>
  40d508:	mov	w0, w21
  40d50c:	bl	402d20 <fchdir@plt>
  40d510:	b	40d460 <__fxstatat@plt+0x9ee0>
  40d514:	mov	w0, #0x2                   	// #2
  40d518:	str	w0, [x19]
  40d51c:	cmp	w21, #0x0
  40d520:	ccmp	x22, #0x0, #0x0, ge  // ge = tcont
  40d524:	b.ne	40d540 <__fxstatat@plt+0x9fc0>  // b.any
  40d528:	bl	4034a0 <__errno_location@plt>
  40d52c:	mov	x19, x0
  40d530:	mov	w0, w21
  40d534:	ldr	w22, [x19]
  40d538:	bl	4030d0 <close@plt>
  40d53c:	str	w22, [x19]
  40d540:	mov	w0, w20
  40d544:	ldp	x19, x20, [sp, #16]
  40d548:	ldp	x21, x22, [sp, #32]
  40d54c:	ldr	x23, [sp, #48]
  40d550:	ldp	x29, x30, [sp], #64
  40d554:	ret
  40d558:	ldr	w20, [x19, #4]
  40d55c:	cbz	w20, 40d51c <__fxstatat@plt+0x9f9c>
  40d560:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40d564:	add	x3, x3, #0x1cd
  40d568:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d56c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d570:	add	x3, x3, #0xc
  40d574:	add	x1, x1, #0x160
  40d578:	add	x0, x0, #0x16d
  40d57c:	mov	w2, #0x9b                  	// #155
  40d580:	bl	403490 <__assert_fail@plt>
  40d584:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40d588:	add	x3, x3, #0x1cd
  40d58c:	add	x3, x3, #0xc
  40d590:	mov	w2, #0x9f                  	// #159
  40d594:	b	40d4f4 <__fxstatat@plt+0x9f74>
  40d598:	mov	w20, #0xfffffffe            	// #-2
  40d59c:	mov	x22, #0x0                   	// #0
  40d5a0:	b	40d51c <__fxstatat@plt+0x9f9c>
  40d5a4:	tbz	w20, #1, 40d410 <__fxstatat@plt+0x9e90>
  40d5a8:	mov	w20, #0x0                   	// #0
  40d5ac:	b	40d51c <__fxstatat@plt+0x9f9c>
  40d5b0:	stp	x29, x30, [sp, #-48]!
  40d5b4:	mov	x29, sp
  40d5b8:	ldr	w2, [x0]
  40d5bc:	stp	x19, x20, [sp, #16]
  40d5c0:	mov	x19, x0
  40d5c4:	cmp	w2, #0x4
  40d5c8:	b.hi	40d6b8 <__fxstatat@plt+0xa138>  // b.pmore
  40d5cc:	mov	w0, w1
  40d5d0:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d5d4:	add	x1, x1, #0x1c0
  40d5d8:	ldrb	w1, [x1, w2, uxtw]
  40d5dc:	adr	x2, 40d5e8 <__fxstatat@plt+0xa068>
  40d5e0:	add	x1, x2, w1, sxtb #2
  40d5e4:	br	x1
  40d5e8:	ldr	w0, [x19, #4]
  40d5ec:	bl	402d20 <fchdir@plt>
  40d5f0:	cbnz	w0, 40d608 <__fxstatat@plt+0xa088>
  40d5f4:	mov	w1, #0x1                   	// #1
  40d5f8:	str	w1, [x19]
  40d5fc:	ldp	x19, x20, [sp, #16]
  40d600:	ldp	x29, x30, [sp], #48
  40d604:	ret
  40d608:	bl	4034a0 <__errno_location@plt>
  40d60c:	ldr	w20, [x0]
  40d610:	ldr	w0, [x19, #4]
  40d614:	bl	4030d0 <close@plt>
  40d618:	mov	w0, #0x4                   	// #4
  40d61c:	stp	w0, w20, [x19]
  40d620:	bl	4034a0 <__errno_location@plt>
  40d624:	ldr	w1, [x19, #4]
  40d628:	str	w1, [x0]
  40d62c:	mov	w0, #0xffffffff            	// #-1
  40d630:	b	40d5fc <__fxstatat@plt+0xa07c>
  40d634:	ldr	w20, [x19, #4]
  40d638:	cmp	w20, #0x0
  40d63c:	cbnz	w20, 40d644 <__fxstatat@plt+0xa0c4>
  40d640:	bl	402ca0 <_exit@plt>
  40d644:	b.gt	40d684 <__fxstatat@plt+0xa104>
  40d648:	mov	w0, #0x0                   	// #0
  40d64c:	b	40d5fc <__fxstatat@plt+0xa07c>
  40d650:	bl	4034a0 <__errno_location@plt>
  40d654:	ldr	w0, [x0]
  40d658:	cmp	w0, #0x4
  40d65c:	b.eq	40d684 <__fxstatat@plt+0xa104>  // b.none
  40d660:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40d664:	add	x3, x3, #0x1cd
  40d668:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d66c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d670:	add	x3, x3, #0x19
  40d674:	add	x1, x1, #0x160
  40d678:	add	x0, x0, #0x180
  40d67c:	mov	w2, #0xd8                  	// #216
  40d680:	bl	403490 <__assert_fail@plt>
  40d684:	add	x1, sp, #0x2c
  40d688:	mov	w0, w20
  40d68c:	mov	w2, #0x0                   	// #0
  40d690:	bl	4034f0 <waitpid@plt>
  40d694:	tbnz	w0, #31, 40d650 <__fxstatat@plt+0xa0d0>
  40d698:	mov	w0, #0xffffffff            	// #-1
  40d69c:	str	w0, [x19, #4]
  40d6a0:	ldr	w0, [sp, #44]
  40d6a4:	ands	w0, w0, #0x7f
  40d6a8:	b.eq	40d6b0 <__fxstatat@plt+0xa130>  // b.none
  40d6ac:	bl	402d00 <raise@plt>
  40d6b0:	ldrb	w0, [sp, #45]
  40d6b4:	b	40d5fc <__fxstatat@plt+0xa07c>
  40d6b8:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40d6bc:	add	x3, x3, #0x1cd
  40d6c0:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d6c4:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d6c8:	add	x3, x3, #0x19
  40d6cc:	add	x1, x1, #0x160
  40d6d0:	add	x0, x0, #0x1ac
  40d6d4:	mov	w2, #0xe2                  	// #226
  40d6d8:	b	40d680 <__fxstatat@plt+0xa100>
  40d6dc:	stp	x29, x30, [sp, #-32]!
  40d6e0:	mov	x29, sp
  40d6e4:	ldr	w1, [x0]
  40d6e8:	str	x19, [sp, #16]
  40d6ec:	cmp	w1, #0x4
  40d6f0:	b.hi	40d758 <__fxstatat@plt+0xa1d8>  // b.pmore
  40d6f4:	mov	x19, x0
  40d6f8:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d6fc:	add	x0, x0, #0x1c8
  40d700:	ldrb	w0, [x0, w1, uxtw]
  40d704:	adr	x1, 40d710 <__fxstatat@plt+0xa190>
  40d708:	add	x0, x1, w0, sxtb #2
  40d70c:	br	x0
  40d710:	ldr	w0, [x19, #4]
  40d714:	bl	4030d0 <close@plt>
  40d718:	mov	w0, #0x5                   	// #5
  40d71c:	str	w0, [x19]
  40d720:	ldr	x19, [sp, #16]
  40d724:	ldp	x29, x30, [sp], #32
  40d728:	ret
  40d72c:	ldr	w0, [x19, #4]
  40d730:	tbnz	w0, #31, 40d718 <__fxstatat@plt+0xa198>
  40d734:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40d738:	add	x3, x3, #0x1cd
  40d73c:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d740:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d744:	add	x3, x3, #0x28
  40d748:	add	x1, x1, #0x160
  40d74c:	add	x0, x0, #0x19c
  40d750:	mov	w2, #0xf7                  	// #247
  40d754:	bl	403490 <__assert_fail@plt>
  40d758:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40d75c:	add	x3, x3, #0x1cd
  40d760:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40d764:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40d768:	add	x3, x3, #0x28
  40d76c:	add	x1, x1, #0x160
  40d770:	add	x0, x0, #0x1ac
  40d774:	mov	w2, #0xfb                  	// #251
  40d778:	b	40d754 <__fxstatat@plt+0xa1d4>
  40d77c:	stp	x29, x30, [sp, #-96]!
  40d780:	sub	w4, w0, #0x1
  40d784:	mov	x29, sp
  40d788:	sxtw	x4, w4
  40d78c:	stp	x21, x22, [sp, #32]
  40d790:	mov	w22, w0
  40d794:	mov	x21, x1
  40d798:	stp	x23, x24, [sp, #48]
  40d79c:	mov	x23, x2
  40d7a0:	mov	x24, x3
  40d7a4:	stp	x19, x20, [sp, #16]
  40d7a8:	stp	x25, x26, [sp, #64]
  40d7ac:	str	wzr, [sp, #88]
  40d7b0:	mov	w20, w4
  40d7b4:	tbnz	w4, #31, 40d7cc <__fxstatat@plt+0xa24c>
  40d7b8:	ldr	x0, [x21, x4, lsl #3]
  40d7bc:	sub	x4, x4, #0x1
  40d7c0:	ldrb	w0, [x0]
  40d7c4:	cmp	w0, #0x2f
  40d7c8:	b.eq	40d7b0 <__fxstatat@plt+0xa230>  // b.none
  40d7cc:	mov	x25, x21
  40d7d0:	mov	w19, #0x0                   	// #0
  40d7d4:	mov	w26, #0x0                   	// #0
  40d7d8:	cmp	w26, w20
  40d7dc:	b.lt	40d818 <__fxstatat@plt+0xa298>  // b.tstop
  40d7e0:	add	x0, sp, #0x58
  40d7e4:	bl	40d6dc <__fxstatat@plt+0xa15c>
  40d7e8:	cmp	w20, #0x0
  40d7ec:	csel	w20, w20, wzr, ge  // ge = tcont
  40d7f0:	sxtw	x20, w20
  40d7f4:	cmp	w22, w20
  40d7f8:	b.gt	40d878 <__fxstatat@plt+0xa2f8>
  40d7fc:	mov	w0, w19
  40d800:	ldp	x19, x20, [sp, #16]
  40d804:	ldp	x21, x22, [sp, #32]
  40d808:	ldp	x23, x24, [sp, #48]
  40d80c:	ldp	x25, x26, [sp, #64]
  40d810:	ldp	x29, x30, [sp], #96
  40d814:	ret
  40d818:	ldr	w0, [sp, #88]
  40d81c:	cmp	w0, #0x3
  40d820:	b.ne	40d830 <__fxstatat@plt+0xa2b0>  // b.any
  40d824:	ldr	w0, [sp, #92]
  40d828:	cmp	w0, #0x0
  40d82c:	b.gt	40d848 <__fxstatat@plt+0xa2c8>
  40d830:	ldr	x0, [x25]
  40d834:	mov	x2, x24
  40d838:	add	x1, sp, #0x58
  40d83c:	blr	x23
  40d840:	cmp	w19, w0
  40d844:	csel	w19, w19, w0, ge  // ge = tcont
  40d848:	ldr	x0, [x25, #8]
  40d84c:	ldrb	w0, [x0]
  40d850:	cmp	w0, #0x2f
  40d854:	b.eq	40d86c <__fxstatat@plt+0xa2ec>  // b.none
  40d858:	mov	w1, w19
  40d85c:	add	x0, sp, #0x58
  40d860:	bl	40d5b0 <__fxstatat@plt+0xa030>
  40d864:	cmp	w19, w0
  40d868:	csel	w19, w19, w0, ge  // ge = tcont
  40d86c:	add	w26, w26, #0x1
  40d870:	add	x25, x25, #0x8
  40d874:	b	40d7d8 <__fxstatat@plt+0xa258>
  40d878:	ldr	x0, [x21, x20, lsl #3]
  40d87c:	mov	x2, x24
  40d880:	add	x1, sp, #0x58
  40d884:	add	x20, x20, #0x1
  40d888:	blr	x23
  40d88c:	cmp	w19, w0
  40d890:	csel	w19, w19, w0, ge  // ge = tcont
  40d894:	b	40d7f4 <__fxstatat@plt+0xa274>
  40d898:	mov	w3, #0x0                   	// #0
  40d89c:	b	410e60 <__fxstatat@plt+0xd8e0>
  40d8a0:	mov	w3, #0x100                 	// #256
  40d8a4:	b	410e60 <__fxstatat@plt+0xd8e0>
  40d8a8:	stp	x29, x30, [sp, #-160]!
  40d8ac:	add	x1, sp, #0x20
  40d8b0:	mov	x29, sp
  40d8b4:	str	x19, [sp, #16]
  40d8b8:	bl	410e50 <__fxstatat@plt+0xd8d0>
  40d8bc:	mov	w19, w0
  40d8c0:	bl	4034a0 <__errno_location@plt>
  40d8c4:	cbz	w19, 40d8d4 <__fxstatat@plt+0xa354>
  40d8c8:	ldr	w1, [x0]
  40d8cc:	cmp	w1, #0x4b
  40d8d0:	b.ne	40d8dc <__fxstatat@plt+0xa35c>  // b.any
  40d8d4:	mov	w1, #0x11                  	// #17
  40d8d8:	str	w1, [x0]
  40d8dc:	ldr	w0, [x0]
  40d8e0:	ldr	x19, [sp, #16]
  40d8e4:	cmp	w0, #0x2
  40d8e8:	csetm	w0, ne  // ne = any
  40d8ec:	ldp	x29, x30, [sp], #160
  40d8f0:	ret
  40d8f4:	mov	w1, #0x1c0                 	// #448
  40d8f8:	b	403520 <mkdir@plt>
  40d8fc:	ldr	w1, [x1]
  40d900:	mov	w2, #0xffffff3c            	// #-196
  40d904:	mov	w3, #0xc2                  	// #194
  40d908:	and	w1, w1, w2
  40d90c:	mov	w2, #0x180                 	// #384
  40d910:	orr	w1, w1, w3
  40d914:	b	402f50 <open@plt>
  40d918:	stp	x29, x30, [sp, #-112]!
  40d91c:	mov	x29, sp
  40d920:	stp	x19, x20, [sp, #16]
  40d924:	mov	x19, x4
  40d928:	stp	x21, x22, [sp, #32]
  40d92c:	mov	x22, x0
  40d930:	stp	x23, x24, [sp, #48]
  40d934:	mov	w23, w1
  40d938:	mov	x24, x2
  40d93c:	stp	x25, x26, [sp, #64]
  40d940:	stp	x27, x28, [sp, #80]
  40d944:	str	x3, [sp, #104]
  40d948:	bl	4034a0 <__errno_location@plt>
  40d94c:	ldr	w28, [x0]
  40d950:	mov	x20, x0
  40d954:	mov	x0, x22
  40d958:	bl	402cc0 <strlen@plt>
  40d95c:	add	x1, x19, w23, sxtw
  40d960:	cmp	x1, x0
  40d964:	b.hi	40d988 <__fxstatat@plt+0xa408>  // b.pmore
  40d968:	sub	x26, x0, x1
  40d96c:	adrp	x1, 412000 <__fxstatat@plt+0xea80>
  40d970:	add	x27, x22, x26
  40d974:	add	x1, x1, #0xda2
  40d978:	mov	x0, x27
  40d97c:	bl	4032e0 <strspn@plt>
  40d980:	cmp	x19, x0
  40d984:	b.ls	40d998 <__fxstatat@plt+0xa418>  // b.plast
  40d988:	mov	w0, #0x16                  	// #22
  40d98c:	str	w0, [x20]
  40d990:	mov	w21, #0xffffffff            	// #-1
  40d994:	b	40da14 <__fxstatat@plt+0xa494>
  40d998:	mov	x1, x19
  40d99c:	mov	x0, #0x0                   	// #0
  40d9a0:	bl	410068 <__fxstatat@plt+0xcae8>
  40d9a4:	mov	x25, x0
  40d9a8:	cbz	x0, 40d990 <__fxstatat@plt+0xa410>
  40d9ac:	add	x19, x22, x19
  40d9b0:	mov	w23, #0xa2f8                	// #41720
  40d9b4:	add	x19, x19, x26
  40d9b8:	adrp	x26, 413000 <__fxstatat@plt+0xfa80>
  40d9bc:	add	x26, x26, #0x238
  40d9c0:	movk	w23, #0x3, lsl #16
  40d9c4:	mov	x21, x27
  40d9c8:	b	40d9e0 <__fxstatat@plt+0xa460>
  40d9cc:	mov	x0, x25
  40d9d0:	mov	x1, #0x3d                  	// #61
  40d9d4:	bl	410090 <__fxstatat@plt+0xcb10>
  40d9d8:	ldrb	w0, [x26, x0]
  40d9dc:	strb	w0, [x21], #1
  40d9e0:	cmp	x19, x21
  40d9e4:	b.ne	40d9cc <__fxstatat@plt+0xa44c>  // b.any
  40d9e8:	ldr	x2, [sp, #104]
  40d9ec:	mov	x1, x24
  40d9f0:	mov	x0, x22
  40d9f4:	blr	x2
  40d9f8:	mov	w21, w0
  40d9fc:	tbnz	w0, #31, 40da34 <__fxstatat@plt+0xa4b4>
  40da00:	str	w28, [x20]
  40da04:	ldr	w19, [x20]
  40da08:	mov	x0, x25
  40da0c:	bl	41018c <__fxstatat@plt+0xcc0c>
  40da10:	str	w19, [x20]
  40da14:	mov	w0, w21
  40da18:	ldp	x19, x20, [sp, #16]
  40da1c:	ldp	x21, x22, [sp, #32]
  40da20:	ldp	x23, x24, [sp, #48]
  40da24:	ldp	x25, x26, [sp, #64]
  40da28:	ldp	x27, x28, [sp, #80]
  40da2c:	ldp	x29, x30, [sp], #112
  40da30:	ret
  40da34:	ldr	w21, [x20]
  40da38:	cmp	w21, #0x11
  40da3c:	b.ne	40da58 <__fxstatat@plt+0xa4d8>  // b.any
  40da40:	subs	w23, w23, #0x1
  40da44:	b.ne	40d9c4 <__fxstatat@plt+0xa444>  // b.any
  40da48:	mov	x0, x25
  40da4c:	bl	41018c <__fxstatat@plt+0xcc0c>
  40da50:	str	w21, [x20]
  40da54:	b	40d990 <__fxstatat@plt+0xa410>
  40da58:	mov	w21, #0xffffffff            	// #-1
  40da5c:	b	40da04 <__fxstatat@plt+0xa484>
  40da60:	stp	x29, x30, [sp, #-32]!
  40da64:	cmp	w3, #0x2
  40da68:	mov	x29, sp
  40da6c:	str	w2, [sp, #28]
  40da70:	adrp	x2, 413000 <__fxstatat@plt+0xfa80>
  40da74:	add	x2, x2, #0x238
  40da78:	b.hi	40da94 <__fxstatat@plt+0xa514>  // b.pmore
  40da7c:	add	x2, x2, #0x40
  40da80:	ldr	x3, [x2, w3, uxtw #3]
  40da84:	add	x2, sp, #0x1c
  40da88:	bl	40d918 <__fxstatat@plt+0xa398>
  40da8c:	ldp	x29, x30, [sp], #32
  40da90:	ret
  40da94:	add	x3, x2, #0x58
  40da98:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40da9c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40daa0:	add	x1, x1, #0x203
  40daa4:	add	x0, x0, #0x212
  40daa8:	mov	w2, #0x147                 	// #327
  40daac:	bl	403490 <__assert_fail@plt>
  40dab0:	mov	x4, #0x6                   	// #6
  40dab4:	b	40da60 <__fxstatat@plt+0xa4e0>
  40dab8:	mov	x4, #0x6                   	// #6
  40dabc:	b	40d918 <__fxstatat@plt+0xa398>
  40dac0:	stp	x29, x30, [sp, #-48]!
  40dac4:	cmp	w0, #0x2
  40dac8:	mov	x29, sp
  40dacc:	stp	x19, x20, [sp, #16]
  40dad0:	mov	w19, w0
  40dad4:	stp	x21, x22, [sp, #32]
  40dad8:	b.hi	40db00 <__fxstatat@plt+0xa580>  // b.pmore
  40dadc:	bl	410a14 <__fxstatat@plt+0xd494>
  40dae0:	mov	w21, w0
  40dae4:	bl	4034a0 <__errno_location@plt>
  40dae8:	mov	x20, x0
  40daec:	mov	w0, w19
  40daf0:	mov	w19, w21
  40daf4:	ldr	w22, [x20]
  40daf8:	bl	4030d0 <close@plt>
  40dafc:	str	w22, [x20]
  40db00:	mov	w0, w19
  40db04:	ldp	x19, x20, [sp, #16]
  40db08:	ldp	x21, x22, [sp, #32]
  40db0c:	ldp	x29, x30, [sp], #48
  40db10:	ret
  40db14:	ldr	x0, [x0]
  40db18:	udiv	x2, x0, x1
  40db1c:	msub	x0, x2, x1, x0
  40db20:	ret
  40db24:	ldr	x2, [x0]
  40db28:	ldr	x0, [x1]
  40db2c:	cmp	x2, x0
  40db30:	cset	w0, eq  // eq = none
  40db34:	ret
  40db38:	stp	x29, x30, [sp, #-288]!
  40db3c:	mov	x29, sp
  40db40:	stp	x19, x20, [sp, #16]
  40db44:	stp	x21, x22, [sp, #32]
  40db48:	stp	x23, x24, [sp, #48]
  40db4c:	stp	x25, x26, [sp, #64]
  40db50:	stp	x27, x28, [sp, #80]
  40db54:	ldp	x22, x23, [x2, #88]
  40db58:	ldp	x25, x24, [x3, #88]
  40db5c:	tbz	w4, #0, 40df08 <__fxstatat@plt+0xa988>
  40db60:	cmp	x22, x25
  40db64:	mov	w26, w0
  40db68:	cset	w0, eq  // eq = none
  40db6c:	str	w0, [sp, #108]
  40db70:	cmp	w0, #0x0
  40db74:	mov	x27, x1
  40db78:	mov	x28, x2
  40db7c:	ccmp	w23, w24, #0x0, ne  // ne = any
  40db80:	b.eq	40df00 <__fxstatat@plt+0xa980>  // b.none
  40db84:	sub	x0, x25, #0x1
  40db88:	cmp	x0, x22
  40db8c:	b.gt	40df10 <__fxstatat@plt+0xa990>
  40db90:	sub	x0, x22, #0x1
  40db94:	and	w20, w4, #0x1
  40db98:	cmp	x0, x25
  40db9c:	b.gt	40de10 <__fxstatat@plt+0xa890>
  40dba0:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40dba4:	ldr	x0, [x19, #2856]
  40dba8:	cbnz	x0, 40dbd4 <__fxstatat@plt+0xa654>
  40dbac:	adrp	x4, 403000 <gettimeofday@plt>
  40dbb0:	adrp	x3, 40d000 <__fxstatat@plt+0x9a80>
  40dbb4:	add	x4, x4, #0x260
  40dbb8:	add	x3, x3, #0xb24
  40dbbc:	adrp	x2, 40d000 <__fxstatat@plt+0x9a80>
  40dbc0:	mov	x1, #0x0                   	// #0
  40dbc4:	add	x2, x2, #0xb14
  40dbc8:	mov	x0, #0x10                  	// #16
  40dbcc:	bl	40a694 <__fxstatat@plt+0x7114>
  40dbd0:	str	x0, [x19, #2856]
  40dbd4:	ldr	x21, [x19, #2856]
  40dbd8:	add	x2, x19, #0xb28
  40dbdc:	cbz	x21, 40dd18 <__fxstatat@plt+0xa798>
  40dbe0:	ldr	x0, [x2, #8]
  40dbe4:	cbnz	x0, 40dc10 <__fxstatat@plt+0xa690>
  40dbe8:	mov	x0, #0x10                  	// #16
  40dbec:	bl	402f20 <malloc@plt>
  40dbf0:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40dbf4:	add	x2, x1, #0xb28
  40dbf8:	str	x0, [x2, #8]
  40dbfc:	cbz	x0, 40dd18 <__fxstatat@plt+0xa798>
  40dc00:	mov	w1, #0x9400                	// #37888
  40dc04:	strb	wzr, [x0, #12]
  40dc08:	movk	w1, #0x7735, lsl #16
  40dc0c:	str	w1, [x0, #8]
  40dc10:	ldr	x1, [x2, #8]
  40dc14:	ldr	x0, [x28]
  40dc18:	str	x0, [x1]
  40dc1c:	mov	x0, x21
  40dc20:	bl	40ab48 <__fxstatat@plt+0x75c8>
  40dc24:	mov	x21, x0
  40dc28:	cbz	x0, 40dd18 <__fxstatat@plt+0xa798>
  40dc2c:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40dc30:	add	x2, x0, #0xb28
  40dc34:	ldr	x0, [x2, #8]
  40dc38:	cmp	x0, x21
  40dc3c:	b.ne	40dc44 <__fxstatat@plt+0xa6c4>  // b.any
  40dc40:	str	xzr, [x2, #8]
  40dc44:	ldrb	w0, [x21, #12]
  40dc48:	ldr	w4, [x21, #8]
  40dc4c:	cbnz	w0, 40dcd4 <__fxstatat@plt+0xa754>
  40dc50:	ldr	x6, [x28, #80]
  40dc54:	mov	w19, #0xa                   	// #10
  40dc58:	ldr	x1, [x28, #112]
  40dc5c:	sdiv	w0, w6, w19
  40dc60:	sdiv	w2, w1, w19
  40dc64:	msub	w3, w0, w19, w6
  40dc68:	msub	w1, w2, w19, w1
  40dc6c:	orr	w3, w3, w1
  40dc70:	sdiv	w1, w23, w19
  40dc74:	msub	w7, w1, w19, w23
  40dc78:	orr	w3, w3, w7
  40dc7c:	cbnz	w3, 40deb0 <__fxstatat@plt+0xa930>
  40dc80:	ldr	x7, [x28, #72]
  40dc84:	mov	w3, w19
  40dc88:	mov	w8, #0x9                   	// #9
  40dc8c:	cmp	w19, w4
  40dc90:	b.ge	40dcb8 <__fxstatat@plt+0xa738>  // b.tcont
  40dc94:	sdiv	w11, w0, w3
  40dc98:	sdiv	w10, w2, w3
  40dc9c:	sdiv	w9, w1, w3
  40dca0:	msub	w0, w11, w3, w0
  40dca4:	msub	w2, w10, w3, w2
  40dca8:	msub	w1, w9, w3, w1
  40dcac:	orr	w0, w0, w2
  40dcb0:	orr	w0, w0, w1
  40dcb4:	cbz	w0, 40dd54 <__fxstatat@plt+0xa7d4>
  40dcb8:	str	w19, [x21, #8]
  40dcbc:	cmp	w19, #0x1
  40dcc0:	b.gt	40dd78 <__fxstatat@plt+0xa7f8>
  40dcc4:	mov	w4, w19
  40dcc8:	mov	w0, #0x1                   	// #1
  40dccc:	str	w19, [x21, #8]
  40dcd0:	strb	w0, [x21, #12]
  40dcd4:	mov	w0, #0x9400                	// #37888
  40dcd8:	movk	w0, #0x7735, lsl #16
  40dcdc:	cmp	w4, w0
  40dce0:	cset	w0, eq  // eq = none
  40dce4:	mvn	w0, w0
  40dce8:	sxtw	x0, w0
  40dcec:	and	x25, x25, x0
  40dcf0:	sdiv	w0, w24, w4
  40dcf4:	msub	w0, w0, w4, w24
  40dcf8:	sub	w0, w24, w0
  40dcfc:	cmp	x25, x22
  40dd00:	b.gt	40df10 <__fxstatat@plt+0xa990>
  40dd04:	b.ne	40df18 <__fxstatat@plt+0xa998>  // b.any
  40dd08:	cmp	w0, w23
  40dd0c:	cset	w20, lt  // lt = tstop
  40dd10:	csinv	w20, w20, wzr, le
  40dd14:	b	40de10 <__fxstatat@plt+0xa890>
  40dd18:	ldr	x0, [x19, #2856]
  40dd1c:	cbnz	x0, 40dd38 <__fxstatat@plt+0xa7b8>
  40dd20:	mov	w0, #0x9400                	// #37888
  40dd24:	add	x21, sp, #0x70
  40dd28:	movk	w0, #0x7735, lsl #16
  40dd2c:	str	w0, [sp, #120]
  40dd30:	strb	wzr, [sp, #124]
  40dd34:	b	40dc44 <__fxstatat@plt+0xa6c4>
  40dd38:	ldr	x1, [x28]
  40dd3c:	str	x1, [sp, #112]
  40dd40:	add	x1, sp, #0x70
  40dd44:	bl	40a46c <__fxstatat@plt+0x6eec>
  40dd48:	mov	x21, x0
  40dd4c:	cbnz	x0, 40dc44 <__fxstatat@plt+0xa6c4>
  40dd50:	b	40dd20 <__fxstatat@plt+0xa7a0>
  40dd54:	subs	w8, w8, #0x1
  40dd58:	b.ne	40de3c <__fxstatat@plt+0xa8bc>  // b.any
  40dd5c:	ldr	x1, [x28, #104]
  40dd60:	orr	x0, x22, x7
  40dd64:	orr	x0, x0, x1
  40dd68:	tbz	w0, #0, 40de30 <__fxstatat@plt+0xa8b0>
  40dd6c:	mov	w19, #0xca00                	// #51712
  40dd70:	movk	w19, #0x3b9a, lsl #16
  40dd74:	str	w19, [x21, #8]
  40dd78:	cmp	x22, x25
  40dd7c:	b.gt	40de10 <__fxstatat@plt+0xa890>
  40dd80:	ldr	w0, [sp, #108]
  40dd84:	cmp	w0, #0x0
  40dd88:	ccmp	w23, w24, #0x1, ne  // ne = any
  40dd8c:	b.ge	40de10 <__fxstatat@plt+0xa890>  // b.tcont
  40dd90:	mov	w0, #0x9400                	// #37888
  40dd94:	movk	w0, #0x7735, lsl #16
  40dd98:	cmp	w19, w0
  40dd9c:	cset	w0, eq  // eq = none
  40dda0:	mvn	w1, w0
  40dda4:	sxtw	x1, w1
  40dda8:	and	x1, x1, x25
  40ddac:	cmp	x22, x1
  40ddb0:	b.lt	40df10 <__fxstatat@plt+0xa990>  // b.tstop
  40ddb4:	b.ne	40ddcc <__fxstatat@plt+0xa84c>  // b.any
  40ddb8:	sdiv	w1, w24, w19
  40ddbc:	msub	w1, w1, w19, w24
  40ddc0:	sub	w1, w24, w1
  40ddc4:	cmp	w1, w23
  40ddc8:	b.gt	40df10 <__fxstatat@plt+0xa990>
  40ddcc:	and	x0, x0, #0xff
  40ddd0:	sxtw	x6, w6
  40ddd4:	orr	x0, x0, x22
  40ddd8:	str	x0, [sp, #144]
  40dddc:	mov	w0, #0x9                   	// #9
  40dde0:	add	x2, sp, #0x80
  40dde4:	mov	x1, x27
  40dde8:	mov	w3, #0x100                 	// #256
  40ddec:	udiv	w0, w19, w0
  40ddf0:	stp	x7, x6, [sp, #128]
  40ddf4:	add	w0, w0, w23
  40ddf8:	sxtw	x0, w0
  40ddfc:	str	x0, [sp, #152]
  40de00:	mov	w0, w26
  40de04:	bl	403300 <utimensat@plt>
  40de08:	cbz	w0, 40de50 <__fxstatat@plt+0xa8d0>
  40de0c:	mov	w20, #0xfffffffe            	// #-2
  40de10:	mov	w0, w20
  40de14:	ldp	x19, x20, [sp, #16]
  40de18:	ldp	x21, x22, [sp, #32]
  40de1c:	ldp	x23, x24, [sp, #48]
  40de20:	ldp	x25, x26, [sp, #64]
  40de24:	ldp	x27, x28, [sp, #80]
  40de28:	ldp	x29, x30, [sp], #288
  40de2c:	ret
  40de30:	mov	w19, #0x9400                	// #37888
  40de34:	movk	w19, #0x7735, lsl #16
  40de38:	b	40dd74 <__fxstatat@plt+0xa7f4>
  40de3c:	mul	w19, w19, w3
  40de40:	mov	w0, w11
  40de44:	mov	w2, w10
  40de48:	mov	w1, w9
  40de4c:	b	40dc8c <__fxstatat@plt+0xa70c>
  40de50:	add	x2, sp, #0xa0
  40de54:	mov	x1, x27
  40de58:	mov	w0, w26
  40de5c:	mov	w3, #0x100                 	// #256
  40de60:	bl	410e60 <__fxstatat@plt+0xd8e0>
  40de64:	mov	w28, w0
  40de68:	ldp	x1, x0, [sp, #248]
  40de6c:	sxtw	x2, w23
  40de70:	eor	x0, x2, x0
  40de74:	eor	x1, x22, x1
  40de78:	orr	x1, x1, x0
  40de7c:	sxtw	x0, w28
  40de80:	orr	x1, x1, x0
  40de84:	cbnz	x1, 40deb8 <__fxstatat@plt+0xa938>
  40de88:	ldp	x0, x1, [sp, #248]
  40de8c:	mov	w2, #0xca00                	// #51712
  40de90:	movk	w2, #0x3b9a, lsl #16
  40de94:	and	w0, w0, #0x1
  40de98:	madd	w0, w0, w2, w1
  40de9c:	mov	w1, #0xa                   	// #10
  40dea0:	mov	w2, w1
  40dea4:	sdiv	w3, w0, w2
  40dea8:	msub	w0, w3, w2, w0
  40deac:	cbz	w0, 40ded8 <__fxstatat@plt+0xa958>
  40deb0:	mov	w19, w20
  40deb4:	b	40dcc4 <__fxstatat@plt+0xa744>
  40deb8:	mov	x1, x27
  40debc:	mov	w0, w26
  40dec0:	mov	w3, #0x100                 	// #256
  40dec4:	stp	x22, x2, [sp, #144]
  40dec8:	add	x2, sp, #0x80
  40decc:	bl	403300 <utimensat@plt>
  40ded0:	cbnz	w28, 40de0c <__fxstatat@plt+0xa88c>
  40ded4:	b	40de88 <__fxstatat@plt+0xa908>
  40ded8:	subs	w1, w1, #0x1
  40dedc:	b.eq	40def4 <__fxstatat@plt+0xa974>  // b.none
  40dee0:	mul	w20, w20, w2
  40dee4:	cmp	w20, w19
  40dee8:	b.eq	40deb0 <__fxstatat@plt+0xa930>  // b.none
  40deec:	mov	w0, w3
  40def0:	b	40dea4 <__fxstatat@plt+0xa924>
  40def4:	mov	w20, #0x9400                	// #37888
  40def8:	movk	w20, #0x7735, lsl #16
  40defc:	b	40deb0 <__fxstatat@plt+0xa930>
  40df00:	mov	w20, #0x0                   	// #0
  40df04:	b	40de10 <__fxstatat@plt+0xa890>
  40df08:	mov	w0, w24
  40df0c:	b	40dcfc <__fxstatat@plt+0xa77c>
  40df10:	mov	w20, #0xffffffff            	// #-1
  40df14:	b	40de10 <__fxstatat@plt+0xa890>
  40df18:	mov	w20, #0x1                   	// #1
  40df1c:	b	40de10 <__fxstatat@plt+0xa890>
  40df20:	mov	w4, w3
  40df24:	mov	x3, x2
  40df28:	mov	x2, x1
  40df2c:	mov	x1, x0
  40df30:	mov	w0, #0xffffff9c            	// #-100
  40df34:	b	40db38 <__fxstatat@plt+0xa5b8>
  40df38:	stp	x29, x30, [sp, #-32]!
  40df3c:	mov	x3, #0x3ffffffe            	// #1073741822
  40df40:	mov	x29, sp
  40df44:	stp	x19, x20, [sp, #16]
  40df48:	mov	x20, x0
  40df4c:	ldr	x19, [x1]
  40df50:	ldr	x0, [x19, #8]
  40df54:	ldr	x2, [x19, #24]
  40df58:	cmp	x0, x3
  40df5c:	b.ne	40df78 <__fxstatat@plt+0xa9f8>  // b.any
  40df60:	cmp	x2, x0
  40df64:	b.ne	40df98 <__fxstatat@plt+0xaa18>  // b.any
  40df68:	mov	w0, #0x1                   	// #1
  40df6c:	ldp	x19, x20, [sp, #16]
  40df70:	ldp	x29, x30, [sp], #32
  40df74:	ret
  40df78:	mov	x3, #0x3fffffff            	// #1073741823
  40df7c:	cmp	x0, x3
  40df80:	b.ne	40dfa0 <__fxstatat@plt+0xaa20>  // b.any
  40df84:	cmp	x2, x0
  40df88:	b.ne	40dfbc <__fxstatat@plt+0xaa3c>  // b.any
  40df8c:	str	xzr, [x1]
  40df90:	mov	w0, #0x0                   	// #0
  40df94:	b	40df6c <__fxstatat@plt+0xa9ec>
  40df98:	ldp	x1, x0, [x20, #72]
  40df9c:	stp	x1, x0, [x19]
  40dfa0:	mov	x1, #0x3ffffffe            	// #1073741822
  40dfa4:	ldr	x0, [x19, #24]
  40dfa8:	cmp	x0, x1
  40dfac:	b.ne	40dfc8 <__fxstatat@plt+0xaa48>  // b.any
  40dfb0:	ldp	x1, x0, [x20, #88]
  40dfb4:	stp	x1, x0, [x19, #16]
  40dfb8:	b	40df90 <__fxstatat@plt+0xaa10>
  40dfbc:	mov	x0, x19
  40dfc0:	bl	40fd84 <__fxstatat@plt+0xc804>
  40dfc4:	b	40dfa0 <__fxstatat@plt+0xaa20>
  40dfc8:	mov	x1, #0x3fffffff            	// #1073741823
  40dfcc:	cmp	x0, x1
  40dfd0:	b.ne	40df90 <__fxstatat@plt+0xaa10>  // b.any
  40dfd4:	add	x0, x19, #0x10
  40dfd8:	bl	40fd84 <__fxstatat@plt+0xc804>
  40dfdc:	b	40df90 <__fxstatat@plt+0xaa10>
  40dfe0:	ldr	x1, [x0, #8]
  40dfe4:	mov	x2, #0xffffffffffff0002    	// #-65534
  40dfe8:	movk	x2, #0xc000, lsl #16
  40dfec:	mov	x5, #0xc9ff                	// #51711
  40dff0:	add	x3, x1, x2
  40dff4:	movk	x5, #0x3b9a, lsl #16
  40dff8:	cmp	x3, #0x1
  40dffc:	ccmp	x1, x5, #0x0, hi  // hi = pmore
  40e000:	b.hi	40e018 <__fxstatat@plt+0xaa98>  // b.pmore
  40e004:	ldr	x4, [x0, #24]
  40e008:	add	x2, x4, x2
  40e00c:	cmp	x2, #0x1
  40e010:	ccmp	x4, x5, #0x0, hi  // hi = pmore
  40e014:	b.ls	40e038 <__fxstatat@plt+0xaab8>  // b.plast
  40e018:	stp	x29, x30, [sp, #-16]!
  40e01c:	mov	x29, sp
  40e020:	bl	4034a0 <__errno_location@plt>
  40e024:	mov	w1, #0x16                  	// #22
  40e028:	str	w1, [x0]
  40e02c:	mov	w0, #0xffffffff            	// #-1
  40e030:	ldp	x29, x30, [sp], #16
  40e034:	ret
  40e038:	cmp	x3, #0x1
  40e03c:	b.hi	40e080 <__fxstatat@plt+0xab00>  // b.pmore
  40e040:	mov	x3, #0x3ffffffe            	// #1073741822
  40e044:	cmp	x1, x3
  40e048:	cset	w3, eq  // eq = none
  40e04c:	mov	w1, #0x1                   	// #1
  40e050:	str	xzr, [x0]
  40e054:	cmp	x2, #0x1
  40e058:	b.hi	40e074 <__fxstatat@plt+0xaaf4>  // b.pmore
  40e05c:	str	xzr, [x0, #16]
  40e060:	mov	x0, #0x3ffffffe            	// #1073741822
  40e064:	cmp	x4, x0
  40e068:	b.ne	40e070 <__fxstatat@plt+0xaaf0>  // b.any
  40e06c:	add	w3, w3, #0x1
  40e070:	mov	w1, #0x1                   	// #1
  40e074:	cmp	w3, #0x1
  40e078:	cinc	w0, w1, eq  // eq = none
  40e07c:	ret
  40e080:	mov	w3, #0x0                   	// #0
  40e084:	mov	w1, #0x0                   	// #0
  40e088:	b	40e054 <__fxstatat@plt+0xaad4>
  40e08c:	mov	w3, #0x100                 	// #256
  40e090:	b	403300 <utimensat@plt>
  40e094:	stp	x29, x30, [sp, #-304]!
  40e098:	mov	x29, sp
  40e09c:	stp	x19, x20, [sp, #16]
  40e0a0:	stp	x21, x22, [sp, #32]
  40e0a4:	mov	w21, w0
  40e0a8:	mov	x22, x1
  40e0ac:	str	x23, [sp, #48]
  40e0b0:	cbnz	x2, 40e0d8 <__fxstatat@plt+0xab58>
  40e0b4:	mov	w23, #0x0                   	// #0
  40e0b8:	str	xzr, [sp, #72]
  40e0bc:	cmp	w21, #0x0
  40e0c0:	ccmp	x22, #0x0, #0x0, lt  // lt = tstop
  40e0c4:	b.ne	40e104 <__fxstatat@plt+0xab84>  // b.any
  40e0c8:	bl	4034a0 <__errno_location@plt>
  40e0cc:	mov	w1, #0x9                   	// #9
  40e0d0:	str	w1, [x0]
  40e0d4:	b	40e0fc <__fxstatat@plt+0xab7c>
  40e0d8:	ldp	x4, x5, [x2]
  40e0dc:	add	x0, sp, #0x50
  40e0e0:	ldp	x2, x3, [x2, #16]
  40e0e4:	str	x0, [sp, #72]
  40e0e8:	stp	x4, x5, [sp, #80]
  40e0ec:	stp	x2, x3, [sp, #96]
  40e0f0:	bl	40dfe0 <__fxstatat@plt+0xaa60>
  40e0f4:	mov	w23, w0
  40e0f8:	tbz	w0, #31, 40e0bc <__fxstatat@plt+0xab3c>
  40e0fc:	mov	w19, #0xffffffff            	// #-1
  40e100:	b	40e204 <__fxstatat@plt+0xac84>
  40e104:	adrp	x1, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40e108:	mov	x20, x1
  40e10c:	ldr	w0, [x1, #2872]
  40e110:	tbnz	w0, #31, 40e19c <__fxstatat@plt+0xac1c>
  40e114:	cmp	w23, #0x2
  40e118:	b.ne	40e158 <__fxstatat@plt+0xabd8>  // b.any
  40e11c:	add	x1, sp, #0xb0
  40e120:	tbz	w21, #31, 40e1d4 <__fxstatat@plt+0xac54>
  40e124:	mov	x0, x22
  40e128:	bl	410e30 <__fxstatat@plt+0xd8b0>
  40e12c:	cmp	w0, #0x0
  40e130:	cset	w0, ne  // ne = any
  40e134:	cbnz	w0, 40e0fc <__fxstatat@plt+0xab7c>
  40e138:	ldr	x0, [sp, #72]
  40e13c:	mov	x1, #0x3ffffffe            	// #1073741822
  40e140:	ldr	x2, [x0, #8]
  40e144:	cmp	x2, x1
  40e148:	b.ne	40e1e0 <__fxstatat@plt+0xac60>  // b.any
  40e14c:	ldp	x2, x1, [sp, #248]
  40e150:	stp	x2, x1, [x0]
  40e154:	mov	w23, #0x3                   	// #3
  40e158:	ldr	x1, [sp, #72]
  40e15c:	tbz	w21, #31, 40e388 <__fxstatat@plt+0xae08>
  40e160:	mov	x2, x1
  40e164:	mov	w3, #0x0                   	// #0
  40e168:	mov	x1, x22
  40e16c:	mov	w0, #0xffffff9c            	// #-100
  40e170:	bl	403300 <utimensat@plt>
  40e174:	mov	w19, w0
  40e178:	cmp	w0, #0x0
  40e17c:	b.le	40e1f8 <__fxstatat@plt+0xac78>
  40e180:	bl	4034a0 <__errno_location@plt>
  40e184:	mov	w1, #0x26                  	// #38
  40e188:	str	w1, [x0]
  40e18c:	bl	4034a0 <__errno_location@plt>
  40e190:	ldr	w0, [x0]
  40e194:	cmp	w0, #0x26
  40e198:	b.ne	40e1fc <__fxstatat@plt+0xac7c>  // b.any
  40e19c:	add	x0, x20, #0xb38
  40e1a0:	mov	w1, #0xffffffff            	// #-1
  40e1a4:	str	w1, [x20, #2872]
  40e1a8:	str	w1, [x0, #4]
  40e1ac:	cbnz	w23, 40e21c <__fxstatat@plt+0xac9c>
  40e1b0:	ldr	x20, [sp, #72]
  40e1b4:	cbnz	x20, 40e274 <__fxstatat@plt+0xacf4>
  40e1b8:	mov	x2, x20
  40e1bc:	tbz	w21, #31, 40e2a0 <__fxstatat@plt+0xad20>
  40e1c0:	mov	x1, x22
  40e1c4:	mov	w0, #0xffffff9c            	// #-100
  40e1c8:	bl	402f30 <futimesat@plt>
  40e1cc:	mov	w19, w0
  40e1d0:	b	40e204 <__fxstatat@plt+0xac84>
  40e1d4:	mov	w0, w21
  40e1d8:	bl	410e40 <__fxstatat@plt+0xd8c0>
  40e1dc:	b	40e12c <__fxstatat@plt+0xabac>
  40e1e0:	ldr	x2, [x0, #24]
  40e1e4:	cmp	x2, x1
  40e1e8:	b.ne	40e154 <__fxstatat@plt+0xabd4>  // b.any
  40e1ec:	ldp	x2, x1, [sp, #264]
  40e1f0:	stp	x2, x1, [x0, #16]
  40e1f4:	b	40e154 <__fxstatat@plt+0xabd4>
  40e1f8:	b.ne	40e18c <__fxstatat@plt+0xac0c>  // b.any
  40e1fc:	mov	w0, #0x1                   	// #1
  40e200:	str	w0, [x20, #2872]
  40e204:	mov	w0, w19
  40e208:	ldp	x19, x20, [sp, #16]
  40e20c:	ldp	x21, x22, [sp, #32]
  40e210:	ldr	x23, [sp, #48]
  40e214:	ldp	x29, x30, [sp], #304
  40e218:	ret
  40e21c:	cmp	w23, #0x3
  40e220:	b.ne	40e248 <__fxstatat@plt+0xacc8>  // b.any
  40e224:	ldr	x0, [sp, #72]
  40e228:	cbz	x0, 40e1b0 <__fxstatat@plt+0xac30>
  40e22c:	add	x1, sp, #0x48
  40e230:	add	x0, sp, #0xb0
  40e234:	bl	40df38 <__fxstatat@plt+0xa9b8>
  40e238:	tst	w0, #0xff
  40e23c:	b.eq	40e1b0 <__fxstatat@plt+0xac30>  // b.none
  40e240:	mov	w19, #0x0                   	// #0
  40e244:	b	40e204 <__fxstatat@plt+0xac84>
  40e248:	add	x1, sp, #0xb0
  40e24c:	tbz	w21, #31, 40e268 <__fxstatat@plt+0xace8>
  40e250:	mov	x0, x22
  40e254:	bl	410e30 <__fxstatat@plt+0xd8b0>
  40e258:	cmp	w0, #0x0
  40e25c:	cset	w0, ne  // ne = any
  40e260:	cbz	w0, 40e224 <__fxstatat@plt+0xaca4>
  40e264:	b	40e0fc <__fxstatat@plt+0xab7c>
  40e268:	mov	w0, w21
  40e26c:	bl	410e40 <__fxstatat@plt+0xd8c0>
  40e270:	b	40e258 <__fxstatat@plt+0xacd8>
  40e274:	ldp	x0, x1, [x20]
  40e278:	mov	x2, #0x3e8                 	// #1000
  40e27c:	sdiv	x1, x1, x2
  40e280:	stp	x0, x1, [sp, #112]
  40e284:	ldr	x0, [x20, #16]
  40e288:	str	x0, [sp, #128]
  40e28c:	ldr	x0, [x20, #24]
  40e290:	add	x20, sp, #0x70
  40e294:	sdiv	x0, x0, x2
  40e298:	str	x0, [sp, #136]
  40e29c:	b	40e1b8 <__fxstatat@plt+0xac38>
  40e2a0:	mov	w0, w21
  40e2a4:	mov	x1, #0x0                   	// #0
  40e2a8:	bl	402f30 <futimesat@plt>
  40e2ac:	cbnz	w0, 40e374 <__fxstatat@plt+0xadf4>
  40e2b0:	cbz	x20, 40e240 <__fxstatat@plt+0xacc0>
  40e2b4:	ldr	x1, [x20, #8]
  40e2b8:	mov	x0, #0xa11f                	// #41247
  40e2bc:	movk	x0, #0x7, lsl #16
  40e2c0:	cmp	x1, x0
  40e2c4:	ldr	x1, [x20, #24]
  40e2c8:	cset	w23, gt
  40e2cc:	cmp	x1, x0
  40e2d0:	cset	w22, gt
  40e2d4:	cmp	w23, #0x0
  40e2d8:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  40e2dc:	b.eq	40e240 <__fxstatat@plt+0xacc0>  // b.none
  40e2e0:	add	x1, sp, #0xb0
  40e2e4:	mov	w0, w21
  40e2e8:	bl	410e40 <__fxstatat@plt+0xd8c0>
  40e2ec:	mov	w19, w0
  40e2f0:	cbnz	w0, 40e240 <__fxstatat@plt+0xacc0>
  40e2f4:	ldr	x0, [x20]
  40e2f8:	cmp	w23, #0x0
  40e2fc:	ldr	x1, [sp, #248]
  40e300:	ldr	x2, [x20, #16]
  40e304:	sub	x1, x1, x0
  40e308:	ldr	x0, [sp, #264]
  40e30c:	ccmp	x1, #0x1, #0x0, ne  // ne = any
  40e310:	sub	x0, x0, x2
  40e314:	ldp	x2, x3, [x20]
  40e318:	stp	x2, x3, [sp, #144]
  40e31c:	ldp	x2, x3, [x20, #16]
  40e320:	stp	x2, x3, [sp, #160]
  40e324:	b.ne	40e364 <__fxstatat@plt+0xade4>  // b.any
  40e328:	ldr	x1, [sp, #256]
  40e32c:	cbnz	x1, 40e364 <__fxstatat@plt+0xade4>
  40e330:	add	x2, sp, #0x90
  40e334:	str	xzr, [sp, #152]
  40e338:	cmp	w22, #0x0
  40e33c:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  40e340:	b.ne	40e36c <__fxstatat@plt+0xadec>  // b.any
  40e344:	ldr	x0, [sp, #272]
  40e348:	cbnz	x0, 40e36c <__fxstatat@plt+0xadec>
  40e34c:	add	x2, sp, #0x90
  40e350:	str	xzr, [sp, #168]
  40e354:	mov	w0, w21
  40e358:	mov	x1, #0x0                   	// #0
  40e35c:	bl	402f30 <futimesat@plt>
  40e360:	b	40e204 <__fxstatat@plt+0xac84>
  40e364:	mov	x2, #0x0                   	// #0
  40e368:	b	40e338 <__fxstatat@plt+0xadb8>
  40e36c:	cbz	x2, 40e204 <__fxstatat@plt+0xac84>
  40e370:	b	40e354 <__fxstatat@plt+0xadd4>
  40e374:	cbz	x22, 40e0fc <__fxstatat@plt+0xab7c>
  40e378:	mov	x1, x20
  40e37c:	mov	x0, x22
  40e380:	bl	4033e0 <utimes@plt>
  40e384:	b	40e1cc <__fxstatat@plt+0xac4c>
  40e388:	mov	w0, w21
  40e38c:	bl	402f80 <futimens@plt>
  40e390:	b	40e174 <__fxstatat@plt+0xabf4>
  40e394:	mov	x2, x1
  40e398:	mov	x1, x0
  40e39c:	mov	w0, #0xffffffff            	// #-1
  40e3a0:	b	40e094 <__fxstatat@plt+0xab14>
  40e3a4:	stp	x29, x30, [sp, #-240]!
  40e3a8:	mov	x29, sp
  40e3ac:	stp	x19, x20, [sp, #16]
  40e3b0:	stp	x21, x22, [sp, #32]
  40e3b4:	mov	x21, x0
  40e3b8:	str	x23, [sp, #48]
  40e3bc:	cbnz	x1, 40e48c <__fxstatat@plt+0xaf0c>
  40e3c0:	mov	w20, #0x0                   	// #0
  40e3c4:	str	xzr, [sp, #72]
  40e3c8:	adrp	x0, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40e3cc:	add	x23, x0, #0xb38
  40e3d0:	mov	x22, x0
  40e3d4:	ldr	w1, [x23, #4]
  40e3d8:	tbnz	w1, #31, 40e450 <__fxstatat@plt+0xaed0>
  40e3dc:	cmp	w20, #0x2
  40e3e0:	b.ne	40e414 <__fxstatat@plt+0xae94>  // b.any
  40e3e4:	add	x1, sp, #0x70
  40e3e8:	mov	x0, x21
  40e3ec:	bl	410e50 <__fxstatat@plt+0xd8d0>
  40e3f0:	cbnz	w0, 40e4b0 <__fxstatat@plt+0xaf30>
  40e3f4:	ldr	x0, [sp, #72]
  40e3f8:	mov	x1, #0x3ffffffe            	// #1073741822
  40e3fc:	ldr	x2, [x0, #8]
  40e400:	cmp	x2, x1
  40e404:	b.ne	40e4b8 <__fxstatat@plt+0xaf38>  // b.any
  40e408:	ldp	x2, x1, [sp, #184]
  40e40c:	stp	x2, x1, [x0]
  40e410:	mov	w20, #0x3                   	// #3
  40e414:	ldr	x2, [sp, #72]
  40e418:	mov	x1, x21
  40e41c:	mov	w3, #0x100                 	// #256
  40e420:	mov	w0, #0xffffff9c            	// #-100
  40e424:	bl	403300 <utimensat@plt>
  40e428:	mov	w19, w0
  40e42c:	cmp	w0, #0x0
  40e430:	b.le	40e4d0 <__fxstatat@plt+0xaf50>
  40e434:	bl	4034a0 <__errno_location@plt>
  40e438:	mov	w1, #0x26                  	// #38
  40e43c:	str	w1, [x0]
  40e440:	bl	4034a0 <__errno_location@plt>
  40e444:	ldr	w0, [x0]
  40e448:	cmp	w0, #0x26
  40e44c:	b.ne	40e4d4 <__fxstatat@plt+0xaf54>  // b.any
  40e450:	mov	w0, #0xffffffff            	// #-1
  40e454:	str	w0, [x23, #4]
  40e458:	cbz	w20, 40e540 <__fxstatat@plt+0xafc0>
  40e45c:	cmp	w20, #0x3
  40e460:	b.ne	40e4f8 <__fxstatat@plt+0xaf78>  // b.any
  40e464:	ldr	x0, [sp, #72]
  40e468:	cbnz	x0, 40e50c <__fxstatat@plt+0xaf8c>
  40e46c:	ldr	w0, [sp, #128]
  40e470:	and	w0, w0, #0xf000
  40e474:	cmp	w0, #0xa, lsl #12
  40e478:	b.ne	40e528 <__fxstatat@plt+0xafa8>  // b.any
  40e47c:	bl	4034a0 <__errno_location@plt>
  40e480:	mov	w1, #0x26                  	// #38
  40e484:	str	w1, [x0]
  40e488:	b	40e4b0 <__fxstatat@plt+0xaf30>
  40e48c:	ldp	x2, x3, [x1]
  40e490:	stp	x2, x3, [sp, #80]
  40e494:	add	x0, sp, #0x50
  40e498:	ldp	x2, x3, [x1, #16]
  40e49c:	str	x0, [sp, #72]
  40e4a0:	stp	x2, x3, [sp, #96]
  40e4a4:	bl	40dfe0 <__fxstatat@plt+0xaa60>
  40e4a8:	mov	w20, w0
  40e4ac:	tbz	w0, #31, 40e3c8 <__fxstatat@plt+0xae48>
  40e4b0:	mov	w19, #0xffffffff            	// #-1
  40e4b4:	b	40e4e0 <__fxstatat@plt+0xaf60>
  40e4b8:	ldr	x2, [x0, #24]
  40e4bc:	cmp	x2, x1
  40e4c0:	b.ne	40e410 <__fxstatat@plt+0xae90>  // b.any
  40e4c4:	ldp	x2, x1, [sp, #200]
  40e4c8:	stp	x2, x1, [x0, #16]
  40e4cc:	b	40e410 <__fxstatat@plt+0xae90>
  40e4d0:	b.ne	40e440 <__fxstatat@plt+0xaec0>  // b.any
  40e4d4:	mov	w0, #0x1                   	// #1
  40e4d8:	str	w0, [x22, #2872]
  40e4dc:	str	w0, [x23, #4]
  40e4e0:	mov	w0, w19
  40e4e4:	ldp	x19, x20, [sp, #16]
  40e4e8:	ldp	x21, x22, [sp, #32]
  40e4ec:	ldr	x23, [sp, #48]
  40e4f0:	ldp	x29, x30, [sp], #240
  40e4f4:	ret
  40e4f8:	add	x1, sp, #0x70
  40e4fc:	mov	x0, x21
  40e500:	bl	410e50 <__fxstatat@plt+0xd8d0>
  40e504:	cbz	w0, 40e464 <__fxstatat@plt+0xaee4>
  40e508:	b	40e4b0 <__fxstatat@plt+0xaf30>
  40e50c:	add	x1, sp, #0x48
  40e510:	add	x0, sp, #0x70
  40e514:	bl	40df38 <__fxstatat@plt+0xa9b8>
  40e518:	tst	w0, #0xff
  40e51c:	b.eq	40e46c <__fxstatat@plt+0xaeec>  // b.none
  40e520:	mov	w19, #0x0                   	// #0
  40e524:	b	40e4e0 <__fxstatat@plt+0xaf60>
  40e528:	ldr	x2, [sp, #72]
  40e52c:	mov	x1, x21
  40e530:	mov	w0, #0xffffffff            	// #-1
  40e534:	bl	40e094 <__fxstatat@plt+0xab14>
  40e538:	mov	w19, w0
  40e53c:	b	40e4e0 <__fxstatat@plt+0xaf60>
  40e540:	add	x1, sp, #0x70
  40e544:	mov	x0, x21
  40e548:	bl	410e50 <__fxstatat@plt+0xd8d0>
  40e54c:	cbz	w0, 40e46c <__fxstatat@plt+0xaeec>
  40e550:	b	40e4b0 <__fxstatat@plt+0xaf30>
  40e554:	stp	x29, x30, [sp, #-96]!
  40e558:	mov	x29, sp
  40e55c:	stp	x21, x22, [sp, #32]
  40e560:	mov	x22, x2
  40e564:	mov	w21, w1
  40e568:	str	x23, [sp, #48]
  40e56c:	mov	w23, w3
  40e570:	ldp	x2, x3, [x5]
  40e574:	stp	x2, x3, [sp, #64]
  40e578:	add	x1, sp, #0x40
  40e57c:	ldp	x2, x3, [x5, #16]
  40e580:	stp	x19, x20, [sp, #16]
  40e584:	mov	w20, w0
  40e588:	mov	x0, x4
  40e58c:	stp	x2, x3, [sp, #80]
  40e590:	bl	40f268 <__fxstatat@plt+0xbce8>
  40e594:	cbz	x0, 40e5f0 <__fxstatat@plt+0xb070>
  40e598:	adrp	x4, 412000 <__fxstatat@plt+0xea80>
  40e59c:	mov	x19, x0
  40e5a0:	add	x4, x4, #0x8bb
  40e5a4:	cbz	x22, 40e5d8 <__fxstatat@plt+0xb058>
  40e5a8:	mov	x5, x0
  40e5ac:	mov	w3, w23
  40e5b0:	mov	x2, x22
  40e5b4:	mov	w1, w21
  40e5b8:	mov	w0, w20
  40e5bc:	bl	403530 <error_at_line@plt>
  40e5c0:	mov	x0, x19
  40e5c4:	ldp	x19, x20, [sp, #16]
  40e5c8:	ldp	x21, x22, [sp, #32]
  40e5cc:	ldr	x23, [sp, #48]
  40e5d0:	ldp	x29, x30, [sp], #96
  40e5d4:	b	403260 <free@plt>
  40e5d8:	mov	x3, x0
  40e5dc:	mov	x2, x4
  40e5e0:	mov	w1, w21
  40e5e4:	mov	w0, w20
  40e5e8:	bl	402d10 <error@plt>
  40e5ec:	b	40e5c0 <__fxstatat@plt+0xb040>
  40e5f0:	bl	4034a0 <__errno_location@plt>
  40e5f4:	ldr	w19, [x0]
  40e5f8:	mov	w2, #0x5                   	// #5
  40e5fc:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e600:	mov	x0, #0x0                   	// #0
  40e604:	add	x1, x1, #0x2a1
  40e608:	bl	403400 <dcgettext@plt>
  40e60c:	mov	x2, x0
  40e610:	mov	w1, w19
  40e614:	mov	w0, #0x0                   	// #0
  40e618:	bl	402d10 <error@plt>
  40e61c:	bl	403120 <abort@plt>
  40e620:	stp	x29, x30, [sp, #-48]!
  40e624:	mov	x29, sp
  40e628:	ldp	x4, x5, [x3]
  40e62c:	stp	x4, x5, [sp, #16]
  40e630:	ldp	x4, x5, [x3, #16]
  40e634:	mov	w3, #0x0                   	// #0
  40e638:	stp	x4, x5, [sp, #32]
  40e63c:	add	x5, sp, #0x10
  40e640:	mov	x4, x2
  40e644:	mov	x2, #0x0                   	// #0
  40e648:	bl	40e554 <__fxstatat@plt+0xafd4>
  40e64c:	ldp	x29, x30, [sp], #48
  40e650:	ret
  40e654:	sub	sp, sp, #0x50
  40e658:	stp	x29, x30, [sp, #32]
  40e65c:	add	x29, sp, #0x20
  40e660:	stp	x19, x20, [sp, #48]
  40e664:	mov	x20, x0
  40e668:	mov	x19, x4
  40e66c:	str	x21, [sp, #64]
  40e670:	mov	x21, x5
  40e674:	cbz	x1, 40e708 <__fxstatat@plt+0xb188>
  40e678:	mov	x5, x3
  40e67c:	mov	x4, x2
  40e680:	mov	x3, x1
  40e684:	adrp	x2, 413000 <__fxstatat@plt+0xfa80>
  40e688:	mov	w1, #0x1                   	// #1
  40e68c:	add	x2, x2, #0x2c1
  40e690:	bl	4031c0 <__fprintf_chk@plt>
  40e694:	mov	w2, #0x5                   	// #5
  40e698:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e69c:	mov	x0, #0x0                   	// #0
  40e6a0:	add	x1, x1, #0x2d4
  40e6a4:	bl	403400 <dcgettext@plt>
  40e6a8:	mov	x3, x0
  40e6ac:	mov	w4, #0x7e3                 	// #2019
  40e6b0:	mov	w1, #0x1                   	// #1
  40e6b4:	mov	x0, x20
  40e6b8:	adrp	x2, 413000 <__fxstatat@plt+0xfa80>
  40e6bc:	add	x2, x2, #0x5b4
  40e6c0:	bl	4031c0 <__fprintf_chk@plt>
  40e6c4:	mov	w2, #0x5                   	// #5
  40e6c8:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e6cc:	mov	x0, #0x0                   	// #0
  40e6d0:	add	x1, x1, #0x2d8
  40e6d4:	bl	403400 <dcgettext@plt>
  40e6d8:	mov	x1, x20
  40e6dc:	bl	403410 <fputs_unlocked@plt>
  40e6e0:	cmp	x21, #0x9
  40e6e4:	b.hi	40e978 <__fxstatat@plt+0xb3f8>  // b.pmore
  40e6e8:	cmp	w21, #0x9
  40e6ec:	b.hi	40e978 <__fxstatat@plt+0xb3f8>  // b.pmore
  40e6f0:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40e6f4:	add	x0, x0, #0x5a0
  40e6f8:	ldrh	w0, [x0, w21, uxtw #1]
  40e6fc:	adr	x1, 40e708 <__fxstatat@plt+0xb188>
  40e700:	add	x0, x1, w0, sxth #2
  40e704:	br	x0
  40e708:	mov	x4, x3
  40e70c:	mov	w1, #0x1                   	// #1
  40e710:	mov	x3, x2
  40e714:	adrp	x2, 413000 <__fxstatat@plt+0xfa80>
  40e718:	add	x2, x2, #0x2cd
  40e71c:	bl	4031c0 <__fprintf_chk@plt>
  40e720:	b	40e694 <__fxstatat@plt+0xb114>
  40e724:	mov	w2, #0x5                   	// #5
  40e728:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e72c:	mov	x0, #0x0                   	// #0
  40e730:	add	x1, x1, #0x3a4
  40e734:	bl	403400 <dcgettext@plt>
  40e738:	mov	x2, x0
  40e73c:	mov	x0, x20
  40e740:	mov	w1, #0x1                   	// #1
  40e744:	ldr	x3, [x19]
  40e748:	ldp	x29, x30, [sp, #32]
  40e74c:	ldp	x19, x20, [sp, #48]
  40e750:	ldr	x21, [sp, #64]
  40e754:	add	sp, sp, #0x50
  40e758:	b	4031c0 <__fprintf_chk@plt>
  40e75c:	mov	w2, #0x5                   	// #5
  40e760:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e764:	mov	x0, #0x0                   	// #0
  40e768:	add	x1, x1, #0x3b4
  40e76c:	bl	403400 <dcgettext@plt>
  40e770:	mov	x2, x0
  40e774:	mov	x0, x20
  40e778:	mov	w1, #0x1                   	// #1
  40e77c:	ldp	x3, x4, [x19]
  40e780:	ldp	x29, x30, [sp, #32]
  40e784:	ldp	x19, x20, [sp, #48]
  40e788:	ldr	x21, [sp, #64]
  40e78c:	add	sp, sp, #0x50
  40e790:	b	4031c0 <__fprintf_chk@plt>
  40e794:	mov	w2, #0x5                   	// #5
  40e798:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e79c:	mov	x0, #0x0                   	// #0
  40e7a0:	add	x1, x1, #0x3cb
  40e7a4:	bl	403400 <dcgettext@plt>
  40e7a8:	mov	x2, x0
  40e7ac:	mov	x0, x20
  40e7b0:	mov	w1, #0x1                   	// #1
  40e7b4:	ldp	x3, x4, [x19]
  40e7b8:	ldr	x5, [x19, #16]
  40e7bc:	ldp	x29, x30, [sp, #32]
  40e7c0:	ldp	x19, x20, [sp, #48]
  40e7c4:	ldr	x21, [sp, #64]
  40e7c8:	add	sp, sp, #0x50
  40e7cc:	b	4031c0 <__fprintf_chk@plt>
  40e7d0:	mov	w2, #0x5                   	// #5
  40e7d4:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e7d8:	mov	x0, #0x0                   	// #0
  40e7dc:	add	x1, x1, #0x3e7
  40e7e0:	bl	403400 <dcgettext@plt>
  40e7e4:	mov	x2, x0
  40e7e8:	mov	x0, x20
  40e7ec:	mov	w1, #0x1                   	// #1
  40e7f0:	ldp	x3, x4, [x19]
  40e7f4:	ldp	x5, x6, [x19, #16]
  40e7f8:	ldp	x29, x30, [sp, #32]
  40e7fc:	ldp	x19, x20, [sp, #48]
  40e800:	ldr	x21, [sp, #64]
  40e804:	add	sp, sp, #0x50
  40e808:	b	4031c0 <__fprintf_chk@plt>
  40e80c:	mov	w2, #0x5                   	// #5
  40e810:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e814:	mov	x0, #0x0                   	// #0
  40e818:	add	x1, x1, #0x407
  40e81c:	bl	403400 <dcgettext@plt>
  40e820:	mov	x2, x0
  40e824:	mov	x0, x20
  40e828:	mov	w1, #0x1                   	// #1
  40e82c:	ldp	x3, x4, [x19]
  40e830:	ldp	x5, x6, [x19, #16]
  40e834:	ldp	x29, x30, [sp, #32]
  40e838:	ldr	x7, [x19, #32]
  40e83c:	ldp	x19, x20, [sp, #48]
  40e840:	ldr	x21, [sp, #64]
  40e844:	add	sp, sp, #0x50
  40e848:	b	4031c0 <__fprintf_chk@plt>
  40e84c:	mov	w2, #0x5                   	// #5
  40e850:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e854:	mov	x0, #0x0                   	// #0
  40e858:	add	x1, x1, #0x42b
  40e85c:	bl	403400 <dcgettext@plt>
  40e860:	mov	x2, x0
  40e864:	ldp	x3, x4, [x19]
  40e868:	mov	x0, x20
  40e86c:	ldp	x5, x6, [x19, #16]
  40e870:	ldp	x7, x1, [x19, #32]
  40e874:	str	x1, [sp]
  40e878:	mov	w1, #0x1                   	// #1
  40e87c:	bl	4031c0 <__fprintf_chk@plt>
  40e880:	ldp	x29, x30, [sp, #32]
  40e884:	ldp	x19, x20, [sp, #48]
  40e888:	ldr	x21, [sp, #64]
  40e88c:	add	sp, sp, #0x50
  40e890:	ret
  40e894:	mov	w2, #0x5                   	// #5
  40e898:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e89c:	mov	x0, #0x0                   	// #0
  40e8a0:	add	x1, x1, #0x453
  40e8a4:	bl	403400 <dcgettext@plt>
  40e8a8:	mov	x2, x0
  40e8ac:	ldp	x3, x4, [x19]
  40e8b0:	mov	x0, x20
  40e8b4:	ldp	x5, x6, [x19, #16]
  40e8b8:	ldr	x1, [x19, #48]
  40e8bc:	ldr	x7, [x19, #32]
  40e8c0:	str	x1, [sp, #8]
  40e8c4:	ldr	x1, [x19, #40]
  40e8c8:	str	x1, [sp]
  40e8cc:	mov	w1, #0x1                   	// #1
  40e8d0:	bl	4031c0 <__fprintf_chk@plt>
  40e8d4:	b	40e880 <__fxstatat@plt+0xb300>
  40e8d8:	mov	w2, #0x5                   	// #5
  40e8dc:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e8e0:	mov	x0, #0x0                   	// #0
  40e8e4:	add	x1, x1, #0x47f
  40e8e8:	bl	403400 <dcgettext@plt>
  40e8ec:	mov	x2, x0
  40e8f0:	ldr	x1, [x19, #56]
  40e8f4:	mov	x0, x20
  40e8f8:	ldp	x3, x4, [x19]
  40e8fc:	ldp	x5, x6, [x19, #16]
  40e900:	ldr	x7, [x19, #32]
  40e904:	str	x1, [sp, #16]
  40e908:	ldr	x1, [x19, #48]
  40e90c:	str	x1, [sp, #8]
  40e910:	ldr	x1, [x19, #40]
  40e914:	str	x1, [sp]
  40e918:	mov	w1, #0x1                   	// #1
  40e91c:	bl	4031c0 <__fprintf_chk@plt>
  40e920:	b	40e880 <__fxstatat@plt+0xb300>
  40e924:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e928:	add	x1, x1, #0x4af
  40e92c:	mov	w2, #0x5                   	// #5
  40e930:	mov	x0, #0x0                   	// #0
  40e934:	bl	403400 <dcgettext@plt>
  40e938:	ldr	x1, [x19, #64]
  40e93c:	mov	x2, x0
  40e940:	ldp	x3, x4, [x19]
  40e944:	mov	x0, x20
  40e948:	ldp	x5, x6, [x19, #16]
  40e94c:	ldr	x7, [x19, #32]
  40e950:	str	x1, [sp, #24]
  40e954:	ldr	x1, [x19, #56]
  40e958:	str	x1, [sp, #16]
  40e95c:	ldr	x1, [x19, #48]
  40e960:	str	x1, [sp, #8]
  40e964:	ldr	x1, [x19, #40]
  40e968:	str	x1, [sp]
  40e96c:	mov	w1, #0x1                   	// #1
  40e970:	bl	4031c0 <__fprintf_chk@plt>
  40e974:	b	40e880 <__fxstatat@plt+0xb300>
  40e978:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40e97c:	mov	w2, #0x5                   	// #5
  40e980:	add	x1, x1, #0x4e3
  40e984:	b	40e930 <__fxstatat@plt+0xb3b0>
  40e988:	mov	x5, #0x0                   	// #0
  40e98c:	ldr	x6, [x4, x5, lsl #3]
  40e990:	cbnz	x6, 40e998 <__fxstatat@plt+0xb418>
  40e994:	b	40e654 <__fxstatat@plt+0xb0d4>
  40e998:	add	x5, x5, #0x1
  40e99c:	b	40e98c <__fxstatat@plt+0xb40c>
  40e9a0:	stp	x29, x30, [sp, #-96]!
  40e9a4:	mov	x5, #0x0                   	// #0
  40e9a8:	mov	x29, sp
  40e9ac:	ldr	w7, [x4, #24]
  40e9b0:	ldp	x6, x10, [x4]
  40e9b4:	add	x4, sp, #0x10
  40e9b8:	tbnz	w7, #31, 40e9ec <__fxstatat@plt+0xb46c>
  40e9bc:	add	x9, x6, #0xf
  40e9c0:	mov	x8, x6
  40e9c4:	and	x6, x9, #0xfffffffffffffff8
  40e9c8:	ldr	x8, [x8]
  40e9cc:	str	x8, [x4, x5, lsl #3]
  40e9d0:	cbz	x8, 40e9e0 <__fxstatat@plt+0xb460>
  40e9d4:	add	x5, x5, #0x1
  40e9d8:	cmp	x5, #0xa
  40e9dc:	b.ne	40e9b8 <__fxstatat@plt+0xb438>  // b.any
  40e9e0:	bl	40e654 <__fxstatat@plt+0xb0d4>
  40e9e4:	ldp	x29, x30, [sp], #96
  40e9e8:	ret
  40e9ec:	add	w9, w7, #0x8
  40e9f0:	cmp	w9, #0x0
  40e9f4:	b.le	40ea0c <__fxstatat@plt+0xb48c>
  40e9f8:	add	x11, x6, #0xf
  40e9fc:	mov	x8, x6
  40ea00:	mov	w7, w9
  40ea04:	and	x6, x11, #0xfffffffffffffff8
  40ea08:	b	40e9c8 <__fxstatat@plt+0xb448>
  40ea0c:	add	x8, x10, w7, sxtw
  40ea10:	mov	w7, w9
  40ea14:	b	40e9c8 <__fxstatat@plt+0xb448>
  40ea18:	stp	x29, x30, [sp, #-240]!
  40ea1c:	mov	x29, sp
  40ea20:	stp	x4, x5, [sp, #208]
  40ea24:	add	x4, sp, #0xf0
  40ea28:	stp	x4, x4, [sp, #48]
  40ea2c:	add	x4, sp, #0xd0
  40ea30:	str	x4, [sp, #64]
  40ea34:	mov	w4, #0xffffffe0            	// #-32
  40ea38:	str	w4, [sp, #72]
  40ea3c:	mov	w4, #0xffffff80            	// #-128
  40ea40:	str	w4, [sp, #76]
  40ea44:	ldp	x4, x5, [sp, #48]
  40ea48:	stp	x4, x5, [sp, #16]
  40ea4c:	ldp	x4, x5, [sp, #64]
  40ea50:	stp	x4, x5, [sp, #32]
  40ea54:	add	x4, sp, #0x10
  40ea58:	str	q0, [sp, #80]
  40ea5c:	str	q1, [sp, #96]
  40ea60:	str	q2, [sp, #112]
  40ea64:	str	q3, [sp, #128]
  40ea68:	str	q4, [sp, #144]
  40ea6c:	str	q5, [sp, #160]
  40ea70:	str	q6, [sp, #176]
  40ea74:	str	q7, [sp, #192]
  40ea78:	stp	x6, x7, [sp, #224]
  40ea7c:	bl	40e9a0 <__fxstatat@plt+0xb420>
  40ea80:	ldp	x29, x30, [sp], #240
  40ea84:	ret
  40ea88:	stp	x29, x30, [sp, #-16]!
  40ea8c:	mov	w2, #0x5                   	// #5
  40ea90:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40ea94:	mov	x29, sp
  40ea98:	add	x1, x1, #0x51f
  40ea9c:	mov	x0, #0x0                   	// #0
  40eaa0:	bl	403400 <dcgettext@plt>
  40eaa4:	mov	x1, x0
  40eaa8:	adrp	x2, 413000 <__fxstatat@plt+0xfa80>
  40eaac:	mov	w0, #0x1                   	// #1
  40eab0:	add	x2, x2, #0x534
  40eab4:	bl	402fc0 <__printf_chk@plt>
  40eab8:	mov	w2, #0x5                   	// #5
  40eabc:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40eac0:	mov	x0, #0x0                   	// #0
  40eac4:	add	x1, x1, #0x54a
  40eac8:	bl	403400 <dcgettext@plt>
  40eacc:	mov	x1, x0
  40ead0:	adrp	x3, 411000 <__fxstatat@plt+0xda80>
  40ead4:	add	x3, x3, #0xc19
  40ead8:	adrp	x2, 411000 <__fxstatat@plt+0xda80>
  40eadc:	mov	w0, #0x1                   	// #1
  40eae0:	add	x2, x2, #0xc41
  40eae4:	bl	402fc0 <__printf_chk@plt>
  40eae8:	mov	w2, #0x5                   	// #5
  40eaec:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40eaf0:	mov	x0, #0x0                   	// #0
  40eaf4:	add	x1, x1, #0x55e
  40eaf8:	bl	403400 <dcgettext@plt>
  40eafc:	ldp	x29, x30, [sp], #16
  40eb00:	adrp	x1, 427000 <__fxstatat@plt+0x23a80>
  40eb04:	ldr	x1, [x1, #1368]
  40eb08:	b	403410 <fputs_unlocked@plt>
  40eb0c:	stp	x29, x30, [sp, #-32]!
  40eb10:	mov	x29, sp
  40eb14:	stp	x19, x20, [sp, #16]
  40eb18:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1a98>
  40eb1c:	add	x20, x19, #0xb40
  40eb20:	ldrb	w0, [x19, #2880]
  40eb24:	cbnz	w0, 40eb40 <__fxstatat@plt+0xb5c0>
  40eb28:	bl	402d50 <geteuid@plt>
  40eb2c:	cmp	w0, #0x0
  40eb30:	cset	w0, eq  // eq = none
  40eb34:	strb	w0, [x20, #1]
  40eb38:	mov	w0, #0x1                   	// #1
  40eb3c:	strb	w0, [x19, #2880]
  40eb40:	ldrb	w0, [x20, #1]
  40eb44:	ldp	x19, x20, [sp, #16]
  40eb48:	ldp	x29, x30, [sp], #32
  40eb4c:	ret
  40eb50:	stp	x29, x30, [sp, #-32]!
  40eb54:	mov	x29, sp
  40eb58:	str	x19, [sp, #16]
  40eb5c:	mov	x19, x0
  40eb60:	bl	402f20 <malloc@plt>
  40eb64:	cmp	x0, #0x0
  40eb68:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40eb6c:	b.eq	40eb74 <__fxstatat@plt+0xb5f4>  // b.none
  40eb70:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40eb74:	ldr	x19, [sp, #16]
  40eb78:	ldp	x29, x30, [sp], #32
  40eb7c:	ret
  40eb80:	mov	x2, x0
  40eb84:	mul	x0, x0, x1
  40eb88:	umulh	x2, x2, x1
  40eb8c:	cmp	x2, #0x0
  40eb90:	cset	x1, ne  // ne = any
  40eb94:	tbnz	x0, #63, 40eb9c <__fxstatat@plt+0xb61c>
  40eb98:	cbz	x1, 40eba8 <__fxstatat@plt+0xb628>
  40eb9c:	stp	x29, x30, [sp, #-16]!
  40eba0:	mov	x29, sp
  40eba4:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40eba8:	b	40eb50 <__fxstatat@plt+0xb5d0>
  40ebac:	b	40eb50 <__fxstatat@plt+0xb5d0>
  40ebb0:	stp	x29, x30, [sp, #-32]!
  40ebb4:	cmp	x1, #0x0
  40ebb8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40ebbc:	mov	x29, sp
  40ebc0:	str	x19, [sp, #16]
  40ebc4:	b.eq	40ebdc <__fxstatat@plt+0xb65c>  // b.none
  40ebc8:	bl	403260 <free@plt>
  40ebcc:	mov	x0, #0x0                   	// #0
  40ebd0:	ldr	x19, [sp, #16]
  40ebd4:	ldp	x29, x30, [sp], #32
  40ebd8:	ret
  40ebdc:	mov	x19, x1
  40ebe0:	bl	403070 <realloc@plt>
  40ebe4:	cmp	x0, #0x0
  40ebe8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40ebec:	b.eq	40ebd0 <__fxstatat@plt+0xb650>  // b.none
  40ebf0:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40ebf4:	mov	x3, x1
  40ebf8:	mul	x1, x1, x2
  40ebfc:	umulh	x3, x3, x2
  40ec00:	cmp	x3, #0x0
  40ec04:	cset	x2, ne  // ne = any
  40ec08:	tbnz	x1, #63, 40ec10 <__fxstatat@plt+0xb690>
  40ec0c:	cbz	x2, 40ec1c <__fxstatat@plt+0xb69c>
  40ec10:	stp	x29, x30, [sp, #-16]!
  40ec14:	mov	x29, sp
  40ec18:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40ec1c:	b	40ebb0 <__fxstatat@plt+0xb630>
  40ec20:	ldr	x3, [x1]
  40ec24:	cbnz	x0, 40ec60 <__fxstatat@plt+0xb6e0>
  40ec28:	cbnz	x3, 40ec3c <__fxstatat@plt+0xb6bc>
  40ec2c:	mov	x3, #0x80                  	// #128
  40ec30:	cmp	x2, #0x80
  40ec34:	udiv	x3, x3, x2
  40ec38:	cinc	x3, x3, hi  // hi = pmore
  40ec3c:	umulh	x5, x3, x2
  40ec40:	mul	x4, x3, x2
  40ec44:	cmp	x5, #0x0
  40ec48:	cset	x5, ne  // ne = any
  40ec4c:	tbnz	x4, #63, 40ec54 <__fxstatat@plt+0xb6d4>
  40ec50:	cbz	x5, 40ec7c <__fxstatat@plt+0xb6fc>
  40ec54:	stp	x29, x30, [sp, #-16]!
  40ec58:	mov	x29, sp
  40ec5c:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40ec60:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  40ec64:	movk	x4, #0x5554
  40ec68:	udiv	x4, x4, x2
  40ec6c:	cmp	x4, x3
  40ec70:	b.ls	40ec54 <__fxstatat@plt+0xb6d4>  // b.plast
  40ec74:	add	x4, x3, #0x1
  40ec78:	add	x3, x4, x3, lsr #1
  40ec7c:	str	x3, [x1]
  40ec80:	mul	x1, x3, x2
  40ec84:	b	40ebb0 <__fxstatat@plt+0xb630>
  40ec88:	mov	x2, #0x1                   	// #1
  40ec8c:	b	40ec20 <__fxstatat@plt+0xb6a0>
  40ec90:	stp	x29, x30, [sp, #-32]!
  40ec94:	mov	x29, sp
  40ec98:	str	x19, [sp, #16]
  40ec9c:	mov	x19, x0
  40eca0:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40eca4:	mov	x2, x19
  40eca8:	mov	w1, #0x0                   	// #0
  40ecac:	ldr	x19, [sp, #16]
  40ecb0:	ldp	x29, x30, [sp], #32
  40ecb4:	b	402fe0 <memset@plt>
  40ecb8:	umulh	x2, x0, x1
  40ecbc:	stp	x29, x30, [sp, #-16]!
  40ecc0:	mul	x4, x0, x1
  40ecc4:	cmp	x2, #0x0
  40ecc8:	mov	x29, sp
  40eccc:	cset	x2, ne  // ne = any
  40ecd0:	tbnz	x4, #63, 40ecd8 <__fxstatat@plt+0xb758>
  40ecd4:	cbz	x2, 40ecdc <__fxstatat@plt+0xb75c>
  40ecd8:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40ecdc:	bl	403050 <calloc@plt>
  40ece0:	cbz	x0, 40ecd8 <__fxstatat@plt+0xb758>
  40ece4:	ldp	x29, x30, [sp], #16
  40ece8:	ret
  40ecec:	stp	x29, x30, [sp, #-32]!
  40ecf0:	mov	x29, sp
  40ecf4:	stp	x19, x20, [sp, #16]
  40ecf8:	mov	x19, x1
  40ecfc:	mov	x20, x0
  40ed00:	mov	x0, x1
  40ed04:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40ed08:	mov	x2, x19
  40ed0c:	mov	x1, x20
  40ed10:	ldp	x19, x20, [sp, #16]
  40ed14:	ldp	x29, x30, [sp], #32
  40ed18:	b	402c90 <memcpy@plt>
  40ed1c:	stp	x29, x30, [sp, #-32]!
  40ed20:	mov	x29, sp
  40ed24:	str	x19, [sp, #16]
  40ed28:	mov	x19, x0
  40ed2c:	bl	402cc0 <strlen@plt>
  40ed30:	add	x1, x0, #0x1
  40ed34:	mov	x0, x19
  40ed38:	ldr	x19, [sp, #16]
  40ed3c:	ldp	x29, x30, [sp], #32
  40ed40:	b	40ecec <__fxstatat@plt+0xb76c>
  40ed44:	stp	x29, x30, [sp, #-32]!
  40ed48:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40ed4c:	mov	w2, #0x5                   	// #5
  40ed50:	mov	x29, sp
  40ed54:	str	x19, [sp, #16]
  40ed58:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40ed5c:	ldr	w19, [x0, #1232]
  40ed60:	add	x1, x1, #0x5e3
  40ed64:	mov	x0, #0x0                   	// #0
  40ed68:	bl	403400 <dcgettext@plt>
  40ed6c:	adrp	x2, 412000 <__fxstatat@plt+0xea80>
  40ed70:	mov	x3, x0
  40ed74:	add	x2, x2, #0x8bb
  40ed78:	mov	w0, w19
  40ed7c:	mov	w1, #0x0                   	// #0
  40ed80:	bl	402d10 <error@plt>
  40ed84:	bl	403120 <abort@plt>
  40ed88:	sxtw	x1, w1
  40ed8c:	mov	x4, x0
  40ed90:	mov	w0, #0x0                   	// #0
  40ed94:	sub	w2, w2, #0x1
  40ed98:	cmn	w2, #0x1
  40ed9c:	b.ne	40eda4 <__fxstatat@plt+0xb824>  // b.any
  40eda0:	ret
  40eda4:	ldr	x3, [x4]
  40eda8:	umulh	x5, x3, x1
  40edac:	cbnz	x5, 40edc0 <__fxstatat@plt+0xb840>
  40edb0:	mul	x3, x3, x1
  40edb4:	orr	w0, w0, w5
  40edb8:	str	x3, [x4]
  40edbc:	b	40ed94 <__fxstatat@plt+0xb814>
  40edc0:	mov	x3, #0xffffffffffffffff    	// #-1
  40edc4:	mov	w5, #0x1                   	// #1
  40edc8:	b	40edb4 <__fxstatat@plt+0xb834>
  40edcc:	stp	x29, x30, [sp, #-96]!
  40edd0:	cmp	w2, #0x24
  40edd4:	mov	x29, sp
  40edd8:	stp	x19, x20, [sp, #16]
  40eddc:	stp	x21, x22, [sp, #32]
  40ede0:	stp	x23, x24, [sp, #48]
  40ede4:	str	x25, [sp, #64]
  40ede8:	b.ls	40ee0c <__fxstatat@plt+0xb88c>  // b.plast
  40edec:	adrp	x3, 413000 <__fxstatat@plt+0xfa80>
  40edf0:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40edf4:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40edf8:	add	x3, x3, #0x669
  40edfc:	add	x1, x1, #0x5f4
  40ee00:	add	x0, x0, #0x602
  40ee04:	mov	w2, #0x54                  	// #84
  40ee08:	bl	403490 <__assert_fail@plt>
  40ee0c:	mov	x19, x0
  40ee10:	mov	x20, x1
  40ee14:	mov	w24, w2
  40ee18:	mov	x21, x3
  40ee1c:	mov	x23, x4
  40ee20:	cbnz	x1, 40ee28 <__fxstatat@plt+0xb8a8>
  40ee24:	add	x20, sp, #0x50
  40ee28:	bl	4034a0 <__errno_location@plt>
  40ee2c:	str	wzr, [x0]
  40ee30:	mov	x22, x0
  40ee34:	ldrb	w25, [x19]
  40ee38:	bl	4031e0 <__ctype_b_loc@plt>
  40ee3c:	ldr	x2, [x0]
  40ee40:	mov	x0, x19
  40ee44:	ubfiz	x1, x25, #1, #8
  40ee48:	ldrh	w1, [x2, x1]
  40ee4c:	tbnz	w1, #13, 40ee78 <__fxstatat@plt+0xb8f8>
  40ee50:	cmp	w25, #0x2d
  40ee54:	b.ne	40ee80 <__fxstatat@plt+0xb900>  // b.any
  40ee58:	mov	w19, #0x4                   	// #4
  40ee5c:	mov	w0, w19
  40ee60:	ldp	x19, x20, [sp, #16]
  40ee64:	ldp	x21, x22, [sp, #32]
  40ee68:	ldp	x23, x24, [sp, #48]
  40ee6c:	ldr	x25, [sp, #64]
  40ee70:	ldp	x29, x30, [sp], #96
  40ee74:	ret
  40ee78:	ldrb	w25, [x0, #1]!
  40ee7c:	b	40ee44 <__fxstatat@plt+0xb8c4>
  40ee80:	mov	w2, w24
  40ee84:	mov	x1, x20
  40ee88:	mov	x0, x19
  40ee8c:	bl	402cb0 <strtoul@plt>
  40ee90:	ldr	x24, [x20]
  40ee94:	str	x0, [sp, #88]
  40ee98:	cmp	x24, x19
  40ee9c:	b.ne	40eeec <__fxstatat@plt+0xb96c>  // b.any
  40eea0:	cbz	x23, 40ee58 <__fxstatat@plt+0xb8d8>
  40eea4:	ldrb	w1, [x19]
  40eea8:	cbz	w1, 40ee58 <__fxstatat@plt+0xb8d8>
  40eeac:	mov	x0, x23
  40eeb0:	bl	4032f0 <strchr@plt>
  40eeb4:	cbz	x0, 40ee58 <__fxstatat@plt+0xb8d8>
  40eeb8:	mov	x0, #0x1                   	// #1
  40eebc:	mov	w19, #0x0                   	// #0
  40eec0:	str	x0, [sp, #88]
  40eec4:	ldrb	w22, [x24]
  40eec8:	cbz	w22, 40f0b4 <__fxstatat@plt+0xbb34>
  40eecc:	mov	w1, w22
  40eed0:	mov	x0, x23
  40eed4:	bl	4032f0 <strchr@plt>
  40eed8:	cbnz	x0, 40ef14 <__fxstatat@plt+0xb994>
  40eedc:	ldr	x0, [sp, #88]
  40eee0:	orr	w19, w19, #0x2
  40eee4:	str	x0, [x21]
  40eee8:	b	40ee5c <__fxstatat@plt+0xb8dc>
  40eeec:	ldr	w1, [x22]
  40eef0:	cbz	w1, 40ef0c <__fxstatat@plt+0xb98c>
  40eef4:	cmp	w1, #0x22
  40eef8:	b.ne	40ee58 <__fxstatat@plt+0xb8d8>  // b.any
  40eefc:	mov	w19, #0x1                   	// #1
  40ef00:	cbnz	x23, 40eec4 <__fxstatat@plt+0xb944>
  40ef04:	str	x0, [x21]
  40ef08:	b	40ee5c <__fxstatat@plt+0xb8dc>
  40ef0c:	mov	w19, #0x0                   	// #0
  40ef10:	b	40ef00 <__fxstatat@plt+0xb980>
  40ef14:	cmp	w22, #0x5a
  40ef18:	b.hi	40f000 <__fxstatat@plt+0xba80>  // b.pmore
  40ef1c:	cmp	w22, #0x44
  40ef20:	b.hi	40efdc <__fxstatat@plt+0xba5c>  // b.pmore
  40ef24:	mov	w6, #0x1                   	// #1
  40ef28:	mov	w1, #0x400                 	// #1024
  40ef2c:	cmp	w22, #0x58
  40ef30:	b.hi	40f020 <__fxstatat@plt+0xbaa0>  // b.pmore
  40ef34:	sub	w22, w22, #0x42
  40ef38:	and	w0, w22, #0xff
  40ef3c:	cmp	w0, #0x12
  40ef40:	b.hi	40eedc <__fxstatat@plt+0xb95c>  // b.pmore
  40ef44:	cmp	w22, #0x12
  40ef48:	b.hi	40eedc <__fxstatat@plt+0xb95c>  // b.pmore
  40ef4c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40ef50:	add	x0, x0, #0x628
  40ef54:	ldrb	w0, [x0, w22, uxtw]
  40ef58:	adr	x2, 40ef64 <__fxstatat@plt+0xb9e4>
  40ef5c:	add	x0, x2, w0, sxtb #2
  40ef60:	br	x0
  40ef64:	mov	x1, #0x1                   	// #1
  40ef68:	lsl	x0, x1, x0
  40ef6c:	mov	x1, #0x2051                	// #8273
  40ef70:	tst	x0, x1
  40ef74:	b.eq	40f010 <__fxstatat@plt+0xba90>  // b.none
  40ef78:	mov	x0, x23
  40ef7c:	mov	w1, #0x30                  	// #48
  40ef80:	bl	4032f0 <strchr@plt>
  40ef84:	cbz	x0, 40f05c <__fxstatat@plt+0xbadc>
  40ef88:	ldrb	w0, [x24, #1]
  40ef8c:	cmp	w0, #0x44
  40ef90:	b.eq	40f064 <__fxstatat@plt+0xbae4>  // b.none
  40ef94:	cmp	w0, #0x69
  40ef98:	b.eq	40f044 <__fxstatat@plt+0xbac4>  // b.none
  40ef9c:	cmp	w0, #0x42
  40efa0:	mov	w6, #0x2                   	// #2
  40efa4:	mov	w1, #0x400                 	// #1024
  40efa8:	mov	w0, #0x3e8                 	// #1000
  40efac:	csinc	w6, w6, wzr, eq  // eq = none
  40efb0:	csel	w1, w1, w0, ne  // ne = any
  40efb4:	cmp	w22, #0x6d
  40efb8:	b.ls	40ef2c <__fxstatat@plt+0xb9ac>  // b.plast
  40efbc:	cmp	w22, #0x74
  40efc0:	b.eq	40f100 <__fxstatat@plt+0xbb80>  // b.none
  40efc4:	cmp	w22, #0x77
  40efc8:	b.ne	40eedc <__fxstatat@plt+0xb95c>  // b.any
  40efcc:	ldr	x0, [sp, #88]
  40efd0:	tbnz	x0, #63, 40f08c <__fxstatat@plt+0xbb0c>
  40efd4:	lsl	x0, x0, #1
  40efd8:	b	40f080 <__fxstatat@plt+0xbb00>
  40efdc:	sub	w1, w22, #0x45
  40efe0:	cmp	w1, #0x15
  40efe4:	b.hi	40f05c <__fxstatat@plt+0xbadc>  // b.pmore
  40efe8:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40efec:	add	x0, x0, #0x63c
  40eff0:	ldrb	w0, [x0, w1, uxtw]
  40eff4:	adr	x1, 40f000 <__fxstatat@plt+0xba80>
  40eff8:	add	x0, x1, w0, sxtb #2
  40effc:	br	x0
  40f000:	sub	w0, w22, #0x67
  40f004:	and	w0, w0, #0xff
  40f008:	cmp	w0, #0xd
  40f00c:	b.ls	40ef64 <__fxstatat@plt+0xb9e4>  // b.plast
  40f010:	cmp	w22, #0x6d
  40f014:	mov	w6, #0x1                   	// #1
  40f018:	mov	w1, #0x400                 	// #1024
  40f01c:	b.hi	40efbc <__fxstatat@plt+0xba3c>  // b.pmore
  40f020:	sub	w22, w22, #0x59
  40f024:	cmp	w22, #0x14
  40f028:	b.hi	40eedc <__fxstatat@plt+0xb95c>  // b.pmore
  40f02c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40f030:	add	x0, x0, #0x654
  40f034:	ldrb	w0, [x0, w22, uxtw]
  40f038:	adr	x2, 40f044 <__fxstatat@plt+0xbac4>
  40f03c:	add	x0, x2, w0, sxtb #2
  40f040:	br	x0
  40f044:	ldrb	w0, [x24, #2]
  40f048:	mov	w6, #0x3                   	// #3
  40f04c:	cmp	w0, #0x42
  40f050:	csinc	w6, w6, wzr, eq  // eq = none
  40f054:	mov	w1, #0x400                 	// #1024
  40f058:	b	40efb4 <__fxstatat@plt+0xba34>
  40f05c:	mov	w6, #0x1                   	// #1
  40f060:	b	40f054 <__fxstatat@plt+0xbad4>
  40f064:	mov	w6, #0x2                   	// #2
  40f068:	mov	w1, #0x3e8                 	// #1000
  40f06c:	b	40efb4 <__fxstatat@plt+0xba34>
  40f070:	ldr	x0, [sp, #88]
  40f074:	cmp	xzr, x0, lsr #55
  40f078:	b.ne	40f08c <__fxstatat@plt+0xbb0c>  // b.any
  40f07c:	lsl	x0, x0, #9
  40f080:	str	x0, [sp, #88]
  40f084:	mov	w0, #0x0                   	// #0
  40f088:	b	40f098 <__fxstatat@plt+0xbb18>
  40f08c:	mov	x0, #0xffffffffffffffff    	// #-1
  40f090:	str	x0, [sp, #88]
  40f094:	mov	w0, #0x1                   	// #1
  40f098:	orr	w19, w19, w0
  40f09c:	ldr	x0, [x20]
  40f0a0:	add	x1, x0, w6, sxtw
  40f0a4:	str	x1, [x20]
  40f0a8:	ldrb	w0, [x0, w6, sxtw]
  40f0ac:	cbz	w0, 40f0b4 <__fxstatat@plt+0xbb34>
  40f0b0:	orr	w19, w19, #0x2
  40f0b4:	ldr	x0, [sp, #88]
  40f0b8:	b	40ef04 <__fxstatat@plt+0xb984>
  40f0bc:	ldr	x0, [sp, #88]
  40f0c0:	cmp	xzr, x0, lsr #54
  40f0c4:	b.ne	40f08c <__fxstatat@plt+0xbb0c>  // b.any
  40f0c8:	lsl	x0, x0, #10
  40f0cc:	b	40f080 <__fxstatat@plt+0xbb00>
  40f0d0:	mov	w2, #0x6                   	// #6
  40f0d4:	add	x0, sp, #0x58
  40f0d8:	bl	40ed88 <__fxstatat@plt+0xb808>
  40f0dc:	b	40f098 <__fxstatat@plt+0xbb18>
  40f0e0:	mov	w2, #0x3                   	// #3
  40f0e4:	b	40f0d4 <__fxstatat@plt+0xbb54>
  40f0e8:	mov	w2, #0x1                   	// #1
  40f0ec:	b	40f0d4 <__fxstatat@plt+0xbb54>
  40f0f0:	mov	w2, #0x2                   	// #2
  40f0f4:	b	40f0d4 <__fxstatat@plt+0xbb54>
  40f0f8:	mov	w2, #0x5                   	// #5
  40f0fc:	b	40f0d4 <__fxstatat@plt+0xbb54>
  40f100:	mov	w2, #0x4                   	// #4
  40f104:	b	40f0d4 <__fxstatat@plt+0xbb54>
  40f108:	mov	w2, #0x8                   	// #8
  40f10c:	b	40f0d4 <__fxstatat@plt+0xbb54>
  40f110:	mov	w2, #0x7                   	// #7
  40f114:	b	40f0d4 <__fxstatat@plt+0xbb54>
  40f118:	stp	x29, x30, [sp, #-112]!
  40f11c:	mov	x29, sp
  40f120:	stp	x19, x20, [sp, #16]
  40f124:	mov	x19, x1
  40f128:	mov	x20, #0x0                   	// #0
  40f12c:	stp	x21, x22, [sp, #32]
  40f130:	mov	x21, x0
  40f134:	stp	x23, x24, [sp, #48]
  40f138:	mov	x23, x0
  40f13c:	ldr	w24, [x1, #24]
  40f140:	ldr	x22, [x1]
  40f144:	stp	x25, x26, [sp, #64]
  40f148:	mov	x26, #0xffffffffffffffff    	// #-1
  40f14c:	ldp	x0, x1, [x1]
  40f150:	stp	x0, x1, [sp, #80]
  40f154:	ldr	x25, [sp, #88]
  40f158:	ldp	x0, x1, [x19, #16]
  40f15c:	stp	x0, x1, [sp, #96]
  40f160:	cbnz	x23, 40f198 <__fxstatat@plt+0xbc18>
  40f164:	mov	x0, #0x7fffffff            	// #2147483647
  40f168:	cmp	x20, x0
  40f16c:	b.ls	40f1e0 <__fxstatat@plt+0xbc60>  // b.plast
  40f170:	bl	4034a0 <__errno_location@plt>
  40f174:	mov	w1, #0x4b                  	// #75
  40f178:	str	w1, [x0]
  40f17c:	mov	x0, x23
  40f180:	ldp	x19, x20, [sp, #16]
  40f184:	ldp	x21, x22, [sp, #32]
  40f188:	ldp	x23, x24, [sp, #48]
  40f18c:	ldp	x25, x26, [sp, #64]
  40f190:	ldp	x29, x30, [sp], #112
  40f194:	ret
  40f198:	ldr	w1, [sp, #104]
  40f19c:	ldr	x0, [sp, #80]
  40f1a0:	tbnz	w1, #31, 40f1c8 <__fxstatat@plt+0xbc48>
  40f1a4:	add	x1, x0, #0xf
  40f1a8:	and	x1, x1, #0xfffffffffffffff8
  40f1ac:	str	x1, [sp, #80]
  40f1b0:	ldr	x0, [x0]
  40f1b4:	sub	x23, x23, #0x1
  40f1b8:	bl	402cc0 <strlen@plt>
  40f1bc:	adds	x20, x0, x20
  40f1c0:	csel	x20, x20, x26, cc  // cc = lo, ul, last
  40f1c4:	b	40f160 <__fxstatat@plt+0xbbe0>
  40f1c8:	add	w2, w1, #0x8
  40f1cc:	str	w2, [sp, #104]
  40f1d0:	cmp	w2, #0x0
  40f1d4:	b.gt	40f1a4 <__fxstatat@plt+0xbc24>
  40f1d8:	add	x0, x25, w1, sxtw
  40f1dc:	b	40f1b0 <__fxstatat@plt+0xbc30>
  40f1e0:	add	x0, x20, #0x1
  40f1e4:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  40f1e8:	mov	x23, x0
  40f1ec:	mov	x25, x0
  40f1f0:	cbnz	x21, 40f1fc <__fxstatat@plt+0xbc7c>
  40f1f4:	strb	wzr, [x25]
  40f1f8:	b	40f17c <__fxstatat@plt+0xbbfc>
  40f1fc:	tbnz	w24, #31, 40f240 <__fxstatat@plt+0xbcc0>
  40f200:	add	x20, x22, #0xf
  40f204:	mov	w26, w24
  40f208:	and	x20, x20, #0xfffffffffffffff8
  40f20c:	ldr	x24, [x22]
  40f210:	sub	x21, x21, #0x1
  40f214:	mov	x0, x24
  40f218:	bl	402cc0 <strlen@plt>
  40f21c:	mov	x22, x0
  40f220:	mov	x2, x0
  40f224:	mov	x1, x24
  40f228:	mov	x0, x25
  40f22c:	mov	w24, w26
  40f230:	add	x25, x25, x22
  40f234:	bl	402c90 <memcpy@plt>
  40f238:	mov	x22, x20
  40f23c:	b	40f1f0 <__fxstatat@plt+0xbc70>
  40f240:	add	w26, w24, #0x8
  40f244:	cmp	w26, #0x0
  40f248:	b.le	40f258 <__fxstatat@plt+0xbcd8>
  40f24c:	add	x20, x22, #0xf
  40f250:	and	x20, x20, #0xfffffffffffffff8
  40f254:	b	40f20c <__fxstatat@plt+0xbc8c>
  40f258:	ldr	x0, [x19, #8]
  40f25c:	mov	x20, x22
  40f260:	add	x22, x0, w24, sxtw
  40f264:	b	40f20c <__fxstatat@plt+0xbc8c>
  40f268:	stp	x29, x30, [sp, #-96]!
  40f26c:	mov	x2, x0
  40f270:	mov	x3, x0
  40f274:	mov	x0, #0x0                   	// #0
  40f278:	mov	x29, sp
  40f27c:	ldrb	w4, [x3]
  40f280:	cbnz	w4, 40f2a4 <__fxstatat@plt+0xbd24>
  40f284:	ldp	x2, x3, [x1]
  40f288:	stp	x2, x3, [sp, #16]
  40f28c:	ldp	x2, x3, [x1, #16]
  40f290:	add	x1, sp, #0x10
  40f294:	stp	x2, x3, [sp, #32]
  40f298:	bl	40f118 <__fxstatat@plt+0xbb98>
  40f29c:	ldp	x29, x30, [sp], #96
  40f2a0:	ret
  40f2a4:	cmp	w4, #0x25
  40f2a8:	b.ne	40f2c4 <__fxstatat@plt+0xbd44>  // b.any
  40f2ac:	ldrb	w4, [x3, #1]
  40f2b0:	cmp	w4, #0x73
  40f2b4:	b.ne	40f2c4 <__fxstatat@plt+0xbd44>  // b.any
  40f2b8:	add	x3, x3, #0x2
  40f2bc:	add	x0, x0, #0x1
  40f2c0:	b	40f27c <__fxstatat@plt+0xbcfc>
  40f2c4:	ldp	x4, x5, [x1]
  40f2c8:	add	x3, sp, #0x10
  40f2cc:	ldp	x0, x1, [x1, #16]
  40f2d0:	stp	x4, x5, [sp, #16]
  40f2d4:	stp	x0, x1, [sp, #32]
  40f2d8:	stp	x4, x5, [sp, #64]
  40f2dc:	stp	x0, x1, [sp, #80]
  40f2e0:	add	x0, sp, #0x38
  40f2e4:	mov	w1, #0x1                   	// #1
  40f2e8:	bl	402f60 <__vasprintf_chk@plt>
  40f2ec:	tbz	w0, #31, 40f308 <__fxstatat@plt+0xbd88>
  40f2f0:	bl	4034a0 <__errno_location@plt>
  40f2f4:	ldr	w1, [x0]
  40f2f8:	mov	x0, #0x0                   	// #0
  40f2fc:	cmp	w1, #0xc
  40f300:	b.ne	40f29c <__fxstatat@plt+0xbd1c>  // b.any
  40f304:	bl	40ed44 <__fxstatat@plt+0xb7c4>
  40f308:	ldr	x0, [sp, #56]
  40f30c:	b	40f29c <__fxstatat@plt+0xbd1c>
  40f310:	stp	x29, x30, [sp, #-48]!
  40f314:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  40f318:	mov	x29, sp
  40f31c:	ldr	x2, [x0, #1376]
  40f320:	add	x1, sp, #0x28
  40f324:	add	x0, sp, #0x20
  40f328:	str	x19, [sp, #16]
  40f32c:	stp	xzr, xzr, [sp, #32]
  40f330:	bl	403240 <getline@plt>
  40f334:	cmp	x0, #0x0
  40f338:	b.le	40f37c <__fxstatat@plt+0xbdfc>
  40f33c:	ldr	x1, [sp, #32]
  40f340:	sub	x0, x0, #0x1
  40f344:	ldrb	w2, [x1, x0]
  40f348:	cmp	w2, #0xa
  40f34c:	b.ne	40f354 <__fxstatat@plt+0xbdd4>  // b.any
  40f350:	strb	wzr, [x1, x0]
  40f354:	ldr	x0, [sp, #32]
  40f358:	bl	402d30 <rpmatch@plt>
  40f35c:	cmp	w0, #0x0
  40f360:	cset	w19, gt
  40f364:	ldr	x0, [sp, #32]
  40f368:	bl	403260 <free@plt>
  40f36c:	mov	w0, w19
  40f370:	ldr	x19, [sp, #16]
  40f374:	ldp	x29, x30, [sp], #48
  40f378:	ret
  40f37c:	mov	w19, #0x0                   	// #0
  40f380:	b	40f364 <__fxstatat@plt+0xbde4>
  40f384:	stp	x29, x30, [sp, #-32]!
  40f388:	mov	x29, sp
  40f38c:	str	x19, [sp, #16]
  40f390:	mov	x19, x0
  40f394:	cbnz	x0, 40f3a8 <__fxstatat@plt+0xbe28>
  40f398:	mov	x0, x19
  40f39c:	ldr	x19, [sp, #16]
  40f3a0:	ldp	x29, x30, [sp], #32
  40f3a4:	b	403350 <fflush@plt>
  40f3a8:	bl	403420 <__freading@plt>
  40f3ac:	cbz	w0, 40f398 <__fxstatat@plt+0xbe18>
  40f3b0:	ldr	w0, [x19]
  40f3b4:	tbz	w0, #8, 40f398 <__fxstatat@plt+0xbe18>
  40f3b8:	mov	x0, x19
  40f3bc:	mov	w2, #0x1                   	// #1
  40f3c0:	mov	x1, #0x0                   	// #0
  40f3c4:	bl	40f40c <__fxstatat@plt+0xbe8c>
  40f3c8:	b	40f398 <__fxstatat@plt+0xbe18>
  40f3cc:	ldp	x1, x2, [x0, #32]
  40f3d0:	cmp	x2, x1
  40f3d4:	b.hi	40f404 <__fxstatat@plt+0xbe84>  // b.pmore
  40f3d8:	ldp	x2, x1, [x0, #8]
  40f3dc:	sub	x1, x1, x2
  40f3e0:	ldr	w2, [x0]
  40f3e4:	tbz	w2, #8, 40f3fc <__fxstatat@plt+0xbe7c>
  40f3e8:	ldr	x2, [x0, #88]
  40f3ec:	ldr	x0, [x0, #72]
  40f3f0:	sub	x0, x2, x0
  40f3f4:	add	x0, x1, x0
  40f3f8:	ret
  40f3fc:	mov	x0, #0x0                   	// #0
  40f400:	b	40f3f4 <__fxstatat@plt+0xbe74>
  40f404:	mov	x0, #0x0                   	// #0
  40f408:	b	40f3f8 <__fxstatat@plt+0xbe78>
  40f40c:	stp	x29, x30, [sp, #-48]!
  40f410:	mov	x29, sp
  40f414:	stp	x19, x20, [sp, #16]
  40f418:	mov	x20, x1
  40f41c:	mov	x19, x0
  40f420:	ldr	x1, [x0, #8]
  40f424:	str	x21, [sp, #32]
  40f428:	mov	w21, w2
  40f42c:	ldr	x2, [x0, #16]
  40f430:	cmp	x2, x1
  40f434:	b.ne	40f488 <__fxstatat@plt+0xbf08>  // b.any
  40f438:	ldp	x1, x2, [x0, #32]
  40f43c:	cmp	x2, x1
  40f440:	b.ne	40f488 <__fxstatat@plt+0xbf08>  // b.any
  40f444:	ldr	x1, [x0, #72]
  40f448:	cbnz	x1, 40f488 <__fxstatat@plt+0xbf08>
  40f44c:	bl	402ea0 <fileno@plt>
  40f450:	mov	w2, w21
  40f454:	mov	x1, x20
  40f458:	bl	402e60 <lseek@plt>
  40f45c:	cmn	x0, #0x1
  40f460:	b.eq	40f478 <__fxstatat@plt+0xbef8>  // b.none
  40f464:	ldr	w1, [x19]
  40f468:	str	x0, [x19, #144]
  40f46c:	mov	w0, #0x0                   	// #0
  40f470:	and	w1, w1, #0xffffffef
  40f474:	str	w1, [x19]
  40f478:	ldp	x19, x20, [sp, #16]
  40f47c:	ldr	x21, [sp, #32]
  40f480:	ldp	x29, x30, [sp], #48
  40f484:	ret
  40f488:	mov	w2, w21
  40f48c:	mov	x1, x20
  40f490:	mov	x0, x19
  40f494:	ldp	x19, x20, [sp, #16]
  40f498:	ldr	x21, [sp, #32]
  40f49c:	ldp	x29, x30, [sp], #48
  40f4a0:	b	403230 <fseeko@plt>
  40f4a4:	stp	x29, x30, [sp, #-64]!
  40f4a8:	mov	x29, sp
  40f4ac:	stp	x19, x20, [sp, #16]
  40f4b0:	stp	x21, x22, [sp, #32]
  40f4b4:	mov	x21, x1
  40f4b8:	mov	x22, x2
  40f4bc:	cbnz	x0, 40f514 <__fxstatat@plt+0xbf94>
  40f4c0:	add	x19, sp, #0x3c
  40f4c4:	mov	x2, x22
  40f4c8:	mov	x1, x21
  40f4cc:	mov	x0, x19
  40f4d0:	bl	402c80 <mbrtowc@plt>
  40f4d4:	cmp	x22, #0x0
  40f4d8:	mov	x20, x0
  40f4dc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40f4e0:	b.ls	40f500 <__fxstatat@plt+0xbf80>  // b.plast
  40f4e4:	mov	w0, #0x0                   	// #0
  40f4e8:	bl	40fdac <__fxstatat@plt+0xc82c>
  40f4ec:	tst	w0, #0xff
  40f4f0:	b.ne	40f500 <__fxstatat@plt+0xbf80>  // b.any
  40f4f4:	ldrb	w0, [x21]
  40f4f8:	mov	x20, #0x1                   	// #1
  40f4fc:	str	w0, [x19]
  40f500:	mov	x0, x20
  40f504:	ldp	x19, x20, [sp, #16]
  40f508:	ldp	x21, x22, [sp, #32]
  40f50c:	ldp	x29, x30, [sp], #64
  40f510:	ret
  40f514:	mov	x19, x0
  40f518:	b	40f4c4 <__fxstatat@plt+0xbf44>
  40f51c:	and	w4, w1, #0xf000
  40f520:	mov	x3, x0
  40f524:	cmp	w4, #0x1, lsl #12
  40f528:	b.ne	40f538 <__fxstatat@plt+0xbfb8>  // b.any
  40f52c:	cbnz	x2, 40f538 <__fxstatat@plt+0xbfb8>
  40f530:	and	w1, w1, #0xffffefff
  40f534:	b	402e70 <mkfifo@plt>
  40f538:	mov	x0, x3
  40f53c:	b	410e80 <__fxstatat@plt+0xd900>
  40f540:	stp	x29, x30, [sp, #-48]!
  40f544:	mov	w1, #0x0                   	// #0
  40f548:	mov	x29, sp
  40f54c:	stp	x19, x20, [sp, #16]
  40f550:	mov	x20, #0x12                  	// #18
  40f554:	movk	x20, #0x1, lsl #32
  40f558:	mov	x19, x0
  40f55c:	add	x2, sp, #0x28
  40f560:	bl	4032d0 <acl_get_entry@plt>
  40f564:	cmp	w0, #0x0
  40f568:	b.le	40f5a8 <__fxstatat@plt+0xc028>
  40f56c:	ldr	x0, [sp, #40]
  40f570:	add	x1, sp, #0x24
  40f574:	bl	402fd0 <acl_get_tag_type@plt>
  40f578:	tbnz	w0, #31, 40f5a4 <__fxstatat@plt+0xc024>
  40f57c:	ldr	w1, [sp, #36]
  40f580:	cmp	w1, #0x20
  40f584:	b.hi	40f5b4 <__fxstatat@plt+0xc034>  // b.pmore
  40f588:	lsr	x1, x20, x1
  40f58c:	tbz	w1, #0, 40f5b4 <__fxstatat@plt+0xc034>
  40f590:	add	x2, sp, #0x28
  40f594:	mov	x0, x19
  40f598:	mov	w1, #0x1                   	// #1
  40f59c:	bl	4032d0 <acl_get_entry@plt>
  40f5a0:	b	40f564 <__fxstatat@plt+0xbfe4>
  40f5a4:	mov	w0, #0xffffffff            	// #-1
  40f5a8:	ldp	x19, x20, [sp, #16]
  40f5ac:	ldp	x29, x30, [sp], #48
  40f5b0:	ret
  40f5b4:	mov	w0, #0x1                   	// #1
  40f5b8:	b	40f5a8 <__fxstatat@plt+0xc028>
  40f5bc:	stp	x29, x30, [sp, #-16]!
  40f5c0:	mov	x29, sp
  40f5c4:	bl	402d40 <acl_entries@plt>
  40f5c8:	cmp	w0, #0x0
  40f5cc:	cset	w0, gt
  40f5d0:	ldp	x29, x30, [sp], #16
  40f5d4:	ret
  40f5d8:	stp	x29, x30, [sp, #-32]!
  40f5dc:	mov	x29, sp
  40f5e0:	str	x19, [sp, #16]
  40f5e4:	mov	x19, x0
  40f5e8:	ldr	x0, [x0, #8]
  40f5ec:	cbz	x0, 40f5f4 <__fxstatat@plt+0xc074>
  40f5f0:	bl	403570 <acl_free@plt>
  40f5f4:	ldr	x0, [x19, #16]
  40f5f8:	cbz	x0, 40f608 <__fxstatat@plt+0xc088>
  40f5fc:	ldr	x19, [sp, #16]
  40f600:	ldp	x29, x30, [sp], #32
  40f604:	b	403570 <acl_free@plt>
  40f608:	ldr	x19, [sp, #16]
  40f60c:	ldp	x29, x30, [sp], #32
  40f610:	ret
  40f614:	stp	x29, x30, [sp, #-48]!
  40f618:	cmn	w1, #0x1
  40f61c:	mov	x29, sp
  40f620:	stp	xzr, xzr, [x3]
  40f624:	str	w2, [x3]
  40f628:	stp	x19, x20, [sp, #16]
  40f62c:	mov	w20, w2
  40f630:	mov	x19, x3
  40f634:	stp	xzr, xzr, [x3, #16]
  40f638:	str	x21, [sp, #32]
  40f63c:	mov	x21, x0
  40f640:	b.eq	40f67c <__fxstatat@plt+0xc0fc>  // b.none
  40f644:	mov	w0, w1
  40f648:	bl	4030b0 <acl_get_fd@plt>
  40f64c:	str	x0, [x19, #8]
  40f650:	ldr	x0, [x19, #8]
  40f654:	cbnz	x0, 40f688 <__fxstatat@plt+0xc108>
  40f658:	bl	4034a0 <__errno_location@plt>
  40f65c:	ldr	w0, [x0]
  40f660:	bl	410cc0 <__fxstatat@plt+0xd740>
  40f664:	and	w0, w0, #0xff
  40f668:	neg	w0, w0
  40f66c:	ldp	x19, x20, [sp, #16]
  40f670:	ldr	x21, [sp, #32]
  40f674:	ldp	x29, x30, [sp], #48
  40f678:	ret
  40f67c:	mov	w1, #0x8000                	// #32768
  40f680:	bl	403220 <acl_get_file@plt>
  40f684:	b	40f64c <__fxstatat@plt+0xc0cc>
  40f688:	and	w1, w20, #0xf000
  40f68c:	cmp	w1, #0x4, lsl #12
  40f690:	b.ne	40f6ac <__fxstatat@plt+0xc12c>  // b.any
  40f694:	mov	x0, x21
  40f698:	bl	403220 <acl_get_file@plt>
  40f69c:	cmp	x0, #0x0
  40f6a0:	str	x0, [x19, #16]
  40f6a4:	csetm	w0, eq  // eq = none
  40f6a8:	b	40f66c <__fxstatat@plt+0xc0ec>
  40f6ac:	mov	w0, #0x0                   	// #0
  40f6b0:	b	40f66c <__fxstatat@plt+0xc0ec>
  40f6b4:	stp	x29, x30, [sp, #-64]!
  40f6b8:	mov	x29, sp
  40f6bc:	stp	x21, x22, [sp, #32]
  40f6c0:	mov	x21, x1
  40f6c4:	ldr	x1, [x0, #8]
  40f6c8:	stp	x19, x20, [sp, #16]
  40f6cc:	mov	x20, x0
  40f6d0:	str	x23, [sp, #48]
  40f6d4:	cbz	x1, 40f724 <__fxstatat@plt+0xc1a4>
  40f6d8:	mov	w0, w2
  40f6dc:	mov	w22, w3
  40f6e0:	mov	x23, x4
  40f6e4:	cmn	w2, #0x1
  40f6e8:	b.eq	40f740 <__fxstatat@plt+0xc1c0>  // b.none
  40f6ec:	bl	402ce0 <acl_set_fd@plt>
  40f6f0:	mov	w19, w0
  40f6f4:	cbz	w0, 40f754 <__fxstatat@plt+0xc1d4>
  40f6f8:	bl	4034a0 <__errno_location@plt>
  40f6fc:	ldr	w0, [x0]
  40f700:	bl	410cc0 <__fxstatat@plt+0xd740>
  40f704:	tst	w0, #0xff
  40f708:	b.ne	40f728 <__fxstatat@plt+0xc1a8>  // b.any
  40f70c:	mov	w0, #0x1                   	// #1
  40f710:	strb	w0, [x20, #24]
  40f714:	cbnz	w22, 40f724 <__fxstatat@plt+0xc1a4>
  40f718:	ldr	x0, [x20, #8]
  40f71c:	bl	40f540 <__fxstatat@plt+0xbfc0>
  40f720:	cbnz	w0, 40f728 <__fxstatat@plt+0xc1a8>
  40f724:	mov	w19, #0x0                   	// #0
  40f728:	mov	w0, w19
  40f72c:	ldp	x19, x20, [sp, #16]
  40f730:	ldp	x21, x22, [sp, #32]
  40f734:	ldr	x23, [sp, #48]
  40f738:	ldp	x29, x30, [sp], #64
  40f73c:	ret
  40f740:	mov	x2, x1
  40f744:	mov	x0, x21
  40f748:	mov	w1, #0x8000                	// #32768
  40f74c:	bl	403080 <acl_set_file@plt>
  40f750:	b	40f6f0 <__fxstatat@plt+0xc170>
  40f754:	ldr	w19, [x20]
  40f758:	mov	w0, #0x1                   	// #1
  40f75c:	strb	w0, [x23]
  40f760:	and	w19, w19, #0xf000
  40f764:	cmp	w19, #0x4, lsl #12
  40f768:	b.ne	40f724 <__fxstatat@plt+0xc1a4>  // b.any
  40f76c:	cbnz	w22, 40f7a0 <__fxstatat@plt+0xc220>
  40f770:	ldr	x0, [x20, #16]
  40f774:	cbz	x0, 40f7a0 <__fxstatat@plt+0xc220>
  40f778:	bl	40f5bc <__fxstatat@plt+0xc03c>
  40f77c:	cbz	w0, 40f7a0 <__fxstatat@plt+0xc220>
  40f780:	mov	w1, w19
  40f784:	mov	x0, x21
  40f788:	ldr	x2, [x20, #16]
  40f78c:	ldp	x19, x20, [sp, #16]
  40f790:	ldp	x21, x22, [sp, #32]
  40f794:	ldr	x23, [sp, #48]
  40f798:	ldp	x29, x30, [sp], #64
  40f79c:	b	403080 <acl_set_file@plt>
  40f7a0:	mov	x0, x21
  40f7a4:	ldp	x19, x20, [sp, #16]
  40f7a8:	ldp	x21, x22, [sp, #32]
  40f7ac:	ldr	x23, [sp, #48]
  40f7b0:	ldp	x29, x30, [sp], #64
  40f7b4:	b	402ed0 <acl_delete_def_file@plt>
  40f7b8:	mov	w3, w1
  40f7bc:	mov	w1, w2
  40f7c0:	cmn	w3, #0x1
  40f7c4:	b.eq	40f7d0 <__fxstatat@plt+0xc250>  // b.none
  40f7c8:	mov	w0, w3
  40f7cc:	b	403020 <fchmod@plt>
  40f7d0:	b	402f40 <chmod@plt>
  40f7d4:	stp	x29, x30, [sp, #-80]!
  40f7d8:	mov	x29, sp
  40f7dc:	stp	x19, x20, [sp, #16]
  40f7e0:	mov	x19, x0
  40f7e4:	mov	x20, x1
  40f7e8:	stp	x21, x22, [sp, #32]
  40f7ec:	mov	w21, w2
  40f7f0:	ldr	w2, [x0]
  40f7f4:	stp	x23, x24, [sp, #48]
  40f7f8:	ands	w23, w2, #0xe00
  40f7fc:	strb	wzr, [sp, #79]
  40f800:	b.ne	40f8b4 <__fxstatat@plt+0xc334>  // b.any
  40f804:	ldrb	w0, [x19, #24]
  40f808:	cbnz	w0, 40f8dc <__fxstatat@plt+0xc35c>
  40f80c:	add	x4, sp, #0x4f
  40f810:	mov	w2, w21
  40f814:	mov	x1, x20
  40f818:	mov	x0, x19
  40f81c:	mov	w3, #0x0                   	// #0
  40f820:	bl	40f6b4 <__fxstatat@plt+0xc134>
  40f824:	ldrb	w24, [sp, #79]
  40f828:	cbnz	w24, 40f8c8 <__fxstatat@plt+0xc348>
  40f82c:	cbz	w0, 40f8e4 <__fxstatat@plt+0xc364>
  40f830:	bl	4034a0 <__errno_location@plt>
  40f834:	ldr	w22, [x0]
  40f838:	ldrb	w0, [x19, #24]
  40f83c:	cbnz	w0, 40f8ec <__fxstatat@plt+0xc36c>
  40f840:	ldr	x0, [x19, #8]
  40f844:	cbz	x0, 40f84c <__fxstatat@plt+0xc2cc>
  40f848:	bl	403570 <acl_free@plt>
  40f84c:	ldr	w0, [x19]
  40f850:	bl	4030a0 <acl_from_mode@plt>
  40f854:	str	x0, [x19, #8]
  40f858:	cbz	x0, 40f8f4 <__fxstatat@plt+0xc374>
  40f85c:	add	x4, sp, #0x4f
  40f860:	mov	w2, w21
  40f864:	mov	x1, x20
  40f868:	mov	x0, x19
  40f86c:	mov	w3, #0x1                   	// #1
  40f870:	bl	40f6b4 <__fxstatat@plt+0xc134>
  40f874:	ldrb	w1, [sp, #79]
  40f878:	cbnz	w1, 40f914 <__fxstatat@plt+0xc394>
  40f87c:	cbnz	w22, 40f8fc <__fxstatat@plt+0xc37c>
  40f880:	cbnz	w23, 40f8c8 <__fxstatat@plt+0xc348>
  40f884:	mov	w22, #0x0                   	// #0
  40f888:	cbz	w0, 40f894 <__fxstatat@plt+0xc314>
  40f88c:	bl	4034a0 <__errno_location@plt>
  40f890:	ldr	w22, [x0]
  40f894:	ldr	w2, [x19]
  40f898:	mov	w1, w21
  40f89c:	mov	x0, x20
  40f8a0:	bl	40f7b8 <__fxstatat@plt+0xc238>
  40f8a4:	cbz	w22, 40f8c8 <__fxstatat@plt+0xc348>
  40f8a8:	bl	4034a0 <__errno_location@plt>
  40f8ac:	str	w22, [x0]
  40f8b0:	b	40f8c4 <__fxstatat@plt+0xc344>
  40f8b4:	mov	w1, w21
  40f8b8:	mov	x0, x20
  40f8bc:	bl	40f7b8 <__fxstatat@plt+0xc238>
  40f8c0:	cbz	w0, 40f804 <__fxstatat@plt+0xc284>
  40f8c4:	mov	w0, #0xffffffff            	// #-1
  40f8c8:	ldp	x19, x20, [sp, #16]
  40f8cc:	ldp	x21, x22, [sp, #32]
  40f8d0:	ldp	x23, x24, [sp, #48]
  40f8d4:	ldp	x29, x30, [sp], #80
  40f8d8:	ret
  40f8dc:	mov	w0, #0x0                   	// #0
  40f8e0:	b	40f824 <__fxstatat@plt+0xc2a4>
  40f8e4:	mov	w22, #0x0                   	// #0
  40f8e8:	b	40f838 <__fxstatat@plt+0xc2b8>
  40f8ec:	mov	w0, #0x0                   	// #0
  40f8f0:	b	40f874 <__fxstatat@plt+0xc2f4>
  40f8f4:	mov	w0, #0xffffffff            	// #-1
  40f8f8:	b	40f874 <__fxstatat@plt+0xc2f4>
  40f8fc:	mov	w24, #0x1                   	// #1
  40f900:	bl	4034a0 <__errno_location@plt>
  40f904:	str	w22, [x0]
  40f908:	cbz	w24, 40f8c4 <__fxstatat@plt+0xc344>
  40f90c:	cbnz	w23, 40f8c4 <__fxstatat@plt+0xc344>
  40f910:	b	40f88c <__fxstatat@plt+0xc30c>
  40f914:	cbnz	w22, 40f900 <__fxstatat@plt+0xc380>
  40f918:	b	40f8c8 <__fxstatat@plt+0xc348>
  40f91c:	mov	w0, #0x1                   	// #1
  40f920:	b	40492c <__fxstatat@plt+0x13ac>
  40f924:	stp	x29, x30, [sp, #-112]!
  40f928:	mov	x29, sp
  40f92c:	stp	x21, x22, [sp, #32]
  40f930:	mov	x21, x2
  40f934:	mov	x22, x3
  40f938:	stp	x19, x20, [sp, #16]
  40f93c:	mov	x19, #0xffffffffffffffff    	// #-1
  40f940:	mov	x20, #0x0                   	// #0
  40f944:	stp	x23, x24, [sp, #48]
  40f948:	mov	w23, #0x0                   	// #0
  40f94c:	stp	x25, x26, [sp, #64]
  40f950:	mov	x25, x1
  40f954:	mov	x26, x21
  40f958:	stp	x27, x28, [sp, #80]
  40f95c:	mov	x27, x0
  40f960:	bl	402cc0 <strlen@plt>
  40f964:	mov	x24, x0
  40f968:	mov	w28, #0x1                   	// #1
  40f96c:	ldr	x3, [x25, x20, lsl #3]
  40f970:	cbnz	x3, 40f984 <__fxstatat@plt+0xc404>
  40f974:	cmp	w23, #0x0
  40f978:	mov	x0, #0xfffffffffffffffe    	// #-2
  40f97c:	csel	x19, x19, x0, eq  // eq = none
  40f980:	b	40f9b4 <__fxstatat@plt+0xc434>
  40f984:	mov	x2, x24
  40f988:	mov	x1, x27
  40f98c:	mov	x0, x3
  40f990:	str	x3, [sp, #104]
  40f994:	bl	402f90 <strncmp@plt>
  40f998:	cbnz	w0, 40f9e0 <__fxstatat@plt+0xc460>
  40f99c:	ldr	x3, [sp, #104]
  40f9a0:	mov	x0, x3
  40f9a4:	bl	402cc0 <strlen@plt>
  40f9a8:	cmp	x0, x24
  40f9ac:	b.ne	40f9d4 <__fxstatat@plt+0xc454>  // b.any
  40f9b0:	mov	x19, x20
  40f9b4:	mov	x0, x19
  40f9b8:	ldp	x19, x20, [sp, #16]
  40f9bc:	ldp	x21, x22, [sp, #32]
  40f9c0:	ldp	x23, x24, [sp, #48]
  40f9c4:	ldp	x25, x26, [sp, #64]
  40f9c8:	ldp	x27, x28, [sp, #80]
  40f9cc:	ldp	x29, x30, [sp], #112
  40f9d0:	ret
  40f9d4:	cmn	x19, #0x1
  40f9d8:	b.ne	40f9ec <__fxstatat@plt+0xc46c>  // b.any
  40f9dc:	mov	x19, x20
  40f9e0:	add	x20, x20, #0x1
  40f9e4:	add	x26, x26, x22
  40f9e8:	b	40f96c <__fxstatat@plt+0xc3ec>
  40f9ec:	cbz	x21, 40fa0c <__fxstatat@plt+0xc48c>
  40f9f0:	madd	x0, x19, x22, x21
  40f9f4:	mov	x2, x22
  40f9f8:	mov	x1, x26
  40f9fc:	bl	403180 <memcmp@plt>
  40fa00:	cmp	w0, #0x0
  40fa04:	csel	w23, w23, w28, eq  // eq = none
  40fa08:	b	40f9e0 <__fxstatat@plt+0xc460>
  40fa0c:	mov	w23, #0x1                   	// #1
  40fa10:	b	40f9e0 <__fxstatat@plt+0xc460>
  40fa14:	stp	x29, x30, [sp, #-48]!
  40fa18:	cmn	x2, #0x1
  40fa1c:	mov	w2, #0x5                   	// #5
  40fa20:	mov	x29, sp
  40fa24:	stp	x19, x20, [sp, #16]
  40fa28:	mov	x20, x1
  40fa2c:	str	x21, [sp, #32]
  40fa30:	mov	x21, x0
  40fa34:	b.ne	40fa90 <__fxstatat@plt+0xc510>  // b.any
  40fa38:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40fa3c:	add	x1, x1, #0x672
  40fa40:	mov	x0, #0x0                   	// #0
  40fa44:	bl	403400 <dcgettext@plt>
  40fa48:	mov	x2, x20
  40fa4c:	mov	x19, x0
  40fa50:	mov	w1, #0x8                   	// #8
  40fa54:	mov	w0, #0x0                   	// #0
  40fa58:	bl	40ca24 <__fxstatat@plt+0x94a4>
  40fa5c:	mov	x20, x0
  40fa60:	mov	x1, x21
  40fa64:	mov	w0, #0x1                   	// #1
  40fa68:	bl	40cc84 <__fxstatat@plt+0x9704>
  40fa6c:	mov	x4, x0
  40fa70:	mov	x3, x20
  40fa74:	mov	x2, x19
  40fa78:	ldp	x19, x20, [sp, #16]
  40fa7c:	mov	w1, #0x0                   	// #0
  40fa80:	ldr	x21, [sp, #32]
  40fa84:	mov	w0, #0x0                   	// #0
  40fa88:	ldp	x29, x30, [sp], #48
  40fa8c:	b	402d10 <error@plt>
  40fa90:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40fa94:	add	x1, x1, #0x68d
  40fa98:	b	40fa40 <__fxstatat@plt+0xc4c0>
  40fa9c:	stp	x29, x30, [sp, #-112]!
  40faa0:	mov	x29, sp
  40faa4:	stp	x19, x20, [sp, #16]
  40faa8:	adrp	x20, 427000 <__fxstatat@plt+0x23a80>
  40faac:	mov	x19, x1
  40fab0:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40fab4:	add	x1, x1, #0x6aa
  40fab8:	stp	x21, x22, [sp, #32]
  40fabc:	mov	x22, x2
  40fac0:	mov	w2, #0x5                   	// #5
  40fac4:	stp	x23, x24, [sp, #48]
  40fac8:	mov	x21, #0x0                   	// #0
  40facc:	stp	x25, x26, [sp, #64]
  40fad0:	adrp	x26, 413000 <__fxstatat@plt+0xfa80>
  40fad4:	mov	x25, #0x0                   	// #0
  40fad8:	stp	x27, x28, [sp, #80]
  40fadc:	add	x26, x26, #0x6bf
  40fae0:	adrp	x27, 412000 <__fxstatat@plt+0xea80>
  40fae4:	str	x0, [sp, #104]
  40fae8:	mov	x0, #0x0                   	// #0
  40faec:	bl	403400 <dcgettext@plt>
  40faf0:	add	x27, x27, #0x8b9
  40faf4:	ldr	x1, [x20, #1344]
  40faf8:	bl	403410 <fputs_unlocked@plt>
  40fafc:	ldr	x0, [sp, #104]
  40fb00:	ldr	x23, [x20, #1344]
  40fb04:	ldr	x24, [x0, x21, lsl #3]
  40fb08:	cbnz	x24, 40fb30 <__fxstatat@plt+0xc5b0>
  40fb0c:	mov	x1, x23
  40fb10:	mov	w0, #0xa                   	// #10
  40fb14:	ldp	x19, x20, [sp, #16]
  40fb18:	ldp	x21, x22, [sp, #32]
  40fb1c:	ldp	x23, x24, [sp, #48]
  40fb20:	ldp	x25, x26, [sp, #64]
  40fb24:	ldp	x27, x28, [sp, #80]
  40fb28:	ldp	x29, x30, [sp], #112
  40fb2c:	b	402eb0 <putc_unlocked@plt>
  40fb30:	mov	x28, x19
  40fb34:	cbz	x21, 40fb4c <__fxstatat@plt+0xc5cc>
  40fb38:	mov	x2, x22
  40fb3c:	mov	x1, x19
  40fb40:	mov	x0, x25
  40fb44:	bl	403180 <memcmp@plt>
  40fb48:	cbz	w0, 40fb78 <__fxstatat@plt+0xc5f8>
  40fb4c:	mov	x0, x24
  40fb50:	bl	40cc8c <__fxstatat@plt+0x970c>
  40fb54:	mov	x2, x26
  40fb58:	mov	x3, x0
  40fb5c:	mov	w1, #0x1                   	// #1
  40fb60:	mov	x0, x23
  40fb64:	bl	4031c0 <__fprintf_chk@plt>
  40fb68:	add	x21, x21, #0x1
  40fb6c:	add	x19, x19, x22
  40fb70:	mov	x25, x28
  40fb74:	b	40fafc <__fxstatat@plt+0xc57c>
  40fb78:	mov	x0, x24
  40fb7c:	bl	40cc8c <__fxstatat@plt+0x970c>
  40fb80:	mov	x2, x27
  40fb84:	mov	x3, x0
  40fb88:	mov	w1, #0x1                   	// #1
  40fb8c:	mov	x0, x23
  40fb90:	mov	x28, x25
  40fb94:	bl	4031c0 <__fprintf_chk@plt>
  40fb98:	b	40fb68 <__fxstatat@plt+0xc5e8>
  40fb9c:	stp	x29, x30, [sp, #-64]!
  40fba0:	mov	x29, sp
  40fba4:	stp	x19, x20, [sp, #16]
  40fba8:	mov	x19, x2
  40fbac:	mov	x20, x3
  40fbb0:	stp	x21, x22, [sp, #32]
  40fbb4:	mov	x22, x1
  40fbb8:	mov	x21, x4
  40fbbc:	mov	x3, x4
  40fbc0:	mov	x2, x20
  40fbc4:	mov	x1, x19
  40fbc8:	stp	x23, x24, [sp, #48]
  40fbcc:	mov	x24, x0
  40fbd0:	mov	x23, x5
  40fbd4:	mov	x0, x22
  40fbd8:	bl	40f924 <__fxstatat@plt+0xc3a4>
  40fbdc:	tbz	x0, #63, 40fc08 <__fxstatat@plt+0xc688>
  40fbe0:	mov	x2, x0
  40fbe4:	mov	x1, x22
  40fbe8:	mov	x0, x24
  40fbec:	bl	40fa14 <__fxstatat@plt+0xc494>
  40fbf0:	mov	x0, x19
  40fbf4:	mov	x2, x21
  40fbf8:	mov	x1, x20
  40fbfc:	bl	40fa9c <__fxstatat@plt+0xc51c>
  40fc00:	blr	x23
  40fc04:	mov	x0, #0xffffffffffffffff    	// #-1
  40fc08:	ldp	x19, x20, [sp, #16]
  40fc0c:	ldp	x21, x22, [sp, #32]
  40fc10:	ldp	x23, x24, [sp, #48]
  40fc14:	ldp	x29, x30, [sp], #64
  40fc18:	ret
  40fc1c:	stp	x29, x30, [sp, #-64]!
  40fc20:	mov	x29, sp
  40fc24:	stp	x19, x20, [sp, #16]
  40fc28:	mov	x19, x1
  40fc2c:	mov	x20, x2
  40fc30:	stp	x21, x22, [sp, #32]
  40fc34:	mov	x22, x0
  40fc38:	mov	x21, x3
  40fc3c:	str	x23, [sp, #48]
  40fc40:	ldr	x23, [x19]
  40fc44:	cbz	x23, 40fc64 <__fxstatat@plt+0xc6e4>
  40fc48:	mov	x1, x20
  40fc4c:	mov	x2, x21
  40fc50:	mov	x0, x22
  40fc54:	add	x19, x19, #0x8
  40fc58:	add	x20, x20, x21
  40fc5c:	bl	403180 <memcmp@plt>
  40fc60:	cbnz	w0, 40fc40 <__fxstatat@plt+0xc6c0>
  40fc64:	mov	x0, x23
  40fc68:	ldp	x19, x20, [sp, #16]
  40fc6c:	ldp	x21, x22, [sp, #32]
  40fc70:	ldr	x23, [sp, #48]
  40fc74:	ldp	x29, x30, [sp], #64
  40fc78:	ret
  40fc7c:	stp	x29, x30, [sp, #-48]!
  40fc80:	mov	x29, sp
  40fc84:	stp	x19, x20, [sp, #16]
  40fc88:	mov	x19, x0
  40fc8c:	str	x21, [sp, #32]
  40fc90:	bl	402e80 <__fpending@plt>
  40fc94:	mov	x20, x0
  40fc98:	mov	x0, x19
  40fc9c:	bl	402da0 <ferror_unlocked@plt>
  40fca0:	mov	w21, w0
  40fca4:	mov	x0, x19
  40fca8:	bl	410a20 <__fxstatat@plt+0xd4a0>
  40fcac:	cbnz	w21, 40fcd8 <__fxstatat@plt+0xc758>
  40fcb0:	cbz	w0, 40fcc8 <__fxstatat@plt+0xc748>
  40fcb4:	cbnz	x20, 40fce4 <__fxstatat@plt+0xc764>
  40fcb8:	bl	4034a0 <__errno_location@plt>
  40fcbc:	ldr	w0, [x0]
  40fcc0:	cmp	w0, #0x9
  40fcc4:	csetm	w0, ne  // ne = any
  40fcc8:	ldp	x19, x20, [sp, #16]
  40fccc:	ldr	x21, [sp, #32]
  40fcd0:	ldp	x29, x30, [sp], #48
  40fcd4:	ret
  40fcd8:	cbnz	w0, 40fce4 <__fxstatat@plt+0xc764>
  40fcdc:	bl	4034a0 <__errno_location@plt>
  40fce0:	str	wzr, [x0]
  40fce4:	mov	w0, #0xffffffff            	// #-1
  40fce8:	b	40fcc8 <__fxstatat@plt+0xc748>
  40fcec:	stp	x29, x30, [sp, #-64]!
  40fcf0:	mov	x29, sp
  40fcf4:	stp	x19, x20, [sp, #16]
  40fcf8:	stp	x21, x22, [sp, #32]
  40fcfc:	str	x23, [sp, #48]
  40fd00:	bl	402dc0 <opendir@plt>
  40fd04:	mov	x19, x0
  40fd08:	cbz	x0, 40fd4c <__fxstatat@plt+0xc7cc>
  40fd0c:	bl	403380 <dirfd@plt>
  40fd10:	cmp	w0, #0x2
  40fd14:	b.hi	40fd4c <__fxstatat@plt+0xc7cc>  // b.pmore
  40fd18:	mov	w2, #0x3                   	// #3
  40fd1c:	mov	w1, #0x406                 	// #1030
  40fd20:	bl	410ab4 <__fxstatat@plt+0xd534>
  40fd24:	mov	w22, w0
  40fd28:	bl	4034a0 <__errno_location@plt>
  40fd2c:	mov	x21, x0
  40fd30:	tbz	w22, #31, 40fd64 <__fxstatat@plt+0xc7e4>
  40fd34:	ldr	w23, [x0]
  40fd38:	mov	x20, #0x0                   	// #0
  40fd3c:	mov	x0, x19
  40fd40:	mov	x19, x20
  40fd44:	bl	4030c0 <closedir@plt>
  40fd48:	str	w23, [x21]
  40fd4c:	mov	x0, x19
  40fd50:	ldp	x19, x20, [sp, #16]
  40fd54:	ldp	x21, x22, [sp, #32]
  40fd58:	ldr	x23, [sp, #48]
  40fd5c:	ldp	x29, x30, [sp], #64
  40fd60:	ret
  40fd64:	mov	w0, w22
  40fd68:	bl	403100 <fdopendir@plt>
  40fd6c:	ldr	w23, [x21]
  40fd70:	mov	x20, x0
  40fd74:	cbnz	x0, 40fd3c <__fxstatat@plt+0xc7bc>
  40fd78:	mov	w0, w22
  40fd7c:	bl	4030d0 <close@plt>
  40fd80:	b	40fd3c <__fxstatat@plt+0xc7bc>
  40fd84:	mov	x1, x0
  40fd88:	mov	w0, #0x0                   	// #0
  40fd8c:	b	402df0 <clock_gettime@plt>
  40fd90:	stp	x29, x30, [sp, #-32]!
  40fd94:	mov	x29, sp
  40fd98:	add	x0, sp, #0x10
  40fd9c:	bl	40fd84 <__fxstatat@plt+0xc804>
  40fda0:	ldp	x0, x1, [sp, #16]
  40fda4:	ldp	x29, x30, [sp], #32
  40fda8:	ret
  40fdac:	stp	x29, x30, [sp, #-32]!
  40fdb0:	mov	x1, #0x0                   	// #0
  40fdb4:	mov	x29, sp
  40fdb8:	str	x19, [sp, #16]
  40fdbc:	bl	403560 <setlocale@plt>
  40fdc0:	cbz	x0, 40fdfc <__fxstatat@plt+0xc87c>
  40fdc4:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40fdc8:	mov	x19, x0
  40fdcc:	add	x1, x1, #0x6c7
  40fdd0:	bl	4031d0 <strcmp@plt>
  40fdd4:	cbz	w0, 40fe04 <__fxstatat@plt+0xc884>
  40fdd8:	mov	x0, x19
  40fddc:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  40fde0:	add	x1, x1, #0x6c9
  40fde4:	bl	4031d0 <strcmp@plt>
  40fde8:	cmp	w0, #0x0
  40fdec:	cset	w0, ne  // ne = any
  40fdf0:	ldr	x19, [sp, #16]
  40fdf4:	ldp	x29, x30, [sp], #32
  40fdf8:	ret
  40fdfc:	mov	w0, #0x1                   	// #1
  40fe00:	b	40fdf0 <__fxstatat@plt+0xc870>
  40fe04:	mov	w0, #0x0                   	// #0
  40fe08:	b	40fdf0 <__fxstatat@plt+0xc870>
  40fe0c:	mov	x2, #0x0                   	// #0
  40fe10:	ldrb	w3, [x0]
  40fe14:	cbnz	w3, 40fe24 <__fxstatat@plt+0xc8a4>
  40fe18:	udiv	x0, x2, x1
  40fe1c:	msub	x0, x0, x1, x2
  40fe20:	ret
  40fe24:	add	x0, x0, #0x1
  40fe28:	ror	x2, x2, #55
  40fe2c:	add	x2, x2, w3, uxtb
  40fe30:	b	40fe10 <__fxstatat@plt+0xc890>
  40fe34:	stp	x29, x30, [sp, #-16]!
  40fe38:	mov	w0, #0xe                   	// #14
  40fe3c:	mov	x29, sp
  40fe40:	bl	402f00 <nl_langinfo@plt>
  40fe44:	cbz	x0, 40fe50 <__fxstatat@plt+0xc8d0>
  40fe48:	ldrb	w1, [x0]
  40fe4c:	cbnz	w1, 40fe58 <__fxstatat@plt+0xc8d8>
  40fe50:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  40fe54:	add	x0, x0, #0x6cf
  40fe58:	ldp	x29, x30, [sp], #16
  40fe5c:	ret
  40fe60:	stp	x29, x30, [sp, #-224]!
  40fe64:	mov	x29, sp
  40fe68:	stp	x19, x20, [sp, #16]
  40fe6c:	mov	w20, w0
  40fe70:	stp	x21, x22, [sp, #32]
  40fe74:	mov	x21, x1
  40fe78:	mov	w22, w2
  40fe7c:	stp	x23, x24, [sp, #48]
  40fe80:	add	x1, sp, #0x60
  40fe84:	mov	w23, w5
  40fe88:	stp	x25, x26, [sp, #64]
  40fe8c:	mov	w24, w6
  40fe90:	mov	w26, w3
  40fe94:	str	x27, [sp, #80]
  40fe98:	mov	w27, w4
  40fe9c:	tbz	w0, #31, 40ff1c <__fxstatat@plt+0xc99c>
  40fea0:	mov	x0, x21
  40fea4:	bl	410e30 <__fxstatat@plt+0xd8b0>
  40fea8:	mov	w19, w0
  40feac:	cbnz	w0, 40ff58 <__fxstatat@plt+0xc9d8>
  40feb0:	ldr	w25, [sp, #112]
  40feb4:	and	w0, w25, #0xf000
  40feb8:	cmp	w0, #0x4, lsl #12
  40febc:	b.ne	40ff44 <__fxstatat@plt+0xc9c4>  // b.any
  40fec0:	cmn	w26, #0x1
  40fec4:	b.eq	40fed4 <__fxstatat@plt+0xc954>  // b.none
  40fec8:	ldr	w0, [sp, #120]
  40fecc:	cmp	w0, w26
  40fed0:	b.ne	40ff84 <__fxstatat@plt+0xca04>  // b.any
  40fed4:	cmn	w27, #0x1
  40fed8:	b.ne	40ff78 <__fxstatat@plt+0xc9f8>  // b.any
  40fedc:	mov	w1, #0x0                   	// #0
  40fee0:	eor	w0, w25, w23
  40fee4:	orr	w0, w0, w1
  40fee8:	tst	w0, w24
  40feec:	b.eq	40ffe8 <__fxstatat@plt+0xca68>  // b.none
  40fef0:	bic	w1, w25, w24
  40fef4:	and	w1, w1, #0xfff
  40fef8:	orr	w1, w1, w23
  40fefc:	tbnz	w20, #31, 40ffd8 <__fxstatat@plt+0xca58>
  40ff00:	mov	w0, w20
  40ff04:	bl	403020 <fchmod@plt>
  40ff08:	mov	w19, w0
  40ff0c:	cbnz	w0, 40ff28 <__fxstatat@plt+0xc9a8>
  40ff10:	mov	w0, w20
  40ff14:	bl	4030d0 <close@plt>
  40ff18:	b	40ffe0 <__fxstatat@plt+0xca60>
  40ff1c:	bl	410e40 <__fxstatat@plt+0xd8c0>
  40ff20:	mov	w19, w0
  40ff24:	cbz	w0, 40feb0 <__fxstatat@plt+0xc930>
  40ff28:	bl	4034a0 <__errno_location@plt>
  40ff2c:	mov	x21, x0
  40ff30:	mov	w0, w20
  40ff34:	ldr	w22, [x21]
  40ff38:	bl	4030d0 <close@plt>
  40ff3c:	str	w22, [x21]
  40ff40:	b	40ff58 <__fxstatat@plt+0xc9d8>
  40ff44:	bl	4034a0 <__errno_location@plt>
  40ff48:	mov	w19, #0xffffffff            	// #-1
  40ff4c:	mov	w1, #0x14                  	// #20
  40ff50:	str	w1, [x0]
  40ff54:	tbz	w20, #31, 40ff28 <__fxstatat@plt+0xc9a8>
  40ff58:	mov	w0, w19
  40ff5c:	ldp	x19, x20, [sp, #16]
  40ff60:	ldp	x21, x22, [sp, #32]
  40ff64:	ldp	x23, x24, [sp, #48]
  40ff68:	ldp	x25, x26, [sp, #64]
  40ff6c:	ldr	x27, [sp, #80]
  40ff70:	ldp	x29, x30, [sp], #224
  40ff74:	ret
  40ff78:	ldr	w0, [sp, #124]
  40ff7c:	cmp	w0, w27
  40ff80:	b.eq	40fedc <__fxstatat@plt+0xc95c>  // b.none
  40ff84:	mov	w2, w27
  40ff88:	mov	w1, w26
  40ff8c:	tbnz	w20, #31, 40ffb4 <__fxstatat@plt+0xca34>
  40ff90:	mov	w0, w20
  40ff94:	bl	403510 <fchown@plt>
  40ff98:	mov	w19, w0
  40ff9c:	cbnz	w0, 40ff28 <__fxstatat@plt+0xc9a8>
  40ffa0:	mov	w0, #0x49                  	// #73
  40ffa4:	tst	w25, w0
  40ffa8:	b.eq	40fedc <__fxstatat@plt+0xc95c>  // b.none
  40ffac:	and	w1, w25, #0xc00
  40ffb0:	b	40fee0 <__fxstatat@plt+0xc960>
  40ffb4:	mov	x0, x21
  40ffb8:	cmn	w22, #0x1
  40ffbc:	b.eq	40ffd0 <__fxstatat@plt+0xca50>  // b.none
  40ffc0:	bl	403210 <lchown@plt>
  40ffc4:	mov	w19, w0
  40ffc8:	cbnz	w0, 40ff58 <__fxstatat@plt+0xc9d8>
  40ffcc:	b	40ffa0 <__fxstatat@plt+0xca20>
  40ffd0:	bl	4034e0 <chown@plt>
  40ffd4:	b	40ffc4 <__fxstatat@plt+0xca44>
  40ffd8:	mov	x0, x21
  40ffdc:	bl	402f40 <chmod@plt>
  40ffe0:	mov	w19, w0
  40ffe4:	b	40ff58 <__fxstatat@plt+0xc9d8>
  40ffe8:	tbz	w20, #31, 40ff10 <__fxstatat@plt+0xc990>
  40ffec:	mov	w19, #0x0                   	// #0
  40fff0:	b	40ff58 <__fxstatat@plt+0xc9d8>
  40fff4:	stp	x29, x30, [sp, #-64]!
  40fff8:	mov	x29, sp
  40fffc:	str	x3, [sp, #56]
  410000:	tbz	w2, #6, 410034 <__fxstatat@plt+0xcab4>
  410004:	add	x3, sp, #0x40
  410008:	stp	x3, x3, [sp, #16]
  41000c:	add	x3, sp, #0x30
  410010:	str	x3, [sp, #32]
  410014:	mov	w3, #0xfffffff8            	// #-8
  410018:	str	w3, [sp, #40]
  41001c:	ldr	w3, [sp, #56]
  410020:	str	wzr, [sp, #44]
  410024:	bl	403480 <openat@plt>
  410028:	bl	40dac0 <__fxstatat@plt+0xa540>
  41002c:	ldp	x29, x30, [sp], #64
  410030:	ret
  410034:	mov	w3, #0x0                   	// #0
  410038:	b	410024 <__fxstatat@plt+0xcaa4>
  41003c:	stp	x29, x30, [sp, #-32]!
  410040:	mov	x29, sp
  410044:	str	x19, [sp, #16]
  410048:	mov	x19, x0
  41004c:	mov	x0, #0x18                  	// #24
  410050:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  410054:	stp	x19, xzr, [x0]
  410058:	str	xzr, [x0, #16]
  41005c:	ldr	x19, [sp, #16]
  410060:	ldp	x29, x30, [sp], #32
  410064:	ret
  410068:	stp	x29, x30, [sp, #-16]!
  41006c:	mov	x29, sp
  410070:	bl	410248 <__fxstatat@plt+0xccc8>
  410074:	cbz	x0, 410080 <__fxstatat@plt+0xcb00>
  410078:	ldp	x29, x30, [sp], #16
  41007c:	b	41003c <__fxstatat@plt+0xcabc>
  410080:	ldp	x29, x30, [sp], #16
  410084:	ret
  410088:	ldr	x0, [x0]
  41008c:	ret
  410090:	stp	x29, x30, [sp, #-80]!
  410094:	mov	x29, sp
  410098:	stp	x21, x22, [sp, #32]
  41009c:	mov	x22, x1
  4100a0:	stp	x23, x24, [sp, #48]
  4100a4:	add	x23, x1, #0x1
  4100a8:	ldp	x24, x21, [x0]
  4100ac:	stp	x19, x20, [sp, #16]
  4100b0:	mov	x20, x0
  4100b4:	ldr	x19, [x0, #16]
  4100b8:	cmp	x19, x22
  4100bc:	b.cs	410104 <__fxstatat@plt+0xcb84>  // b.hs, b.nlast
  4100c0:	mov	x1, x19
  4100c4:	mov	x2, #0x0                   	// #0
  4100c8:	lsl	x1, x1, #8
  4100cc:	add	x2, x2, #0x1
  4100d0:	add	x1, x1, #0xff
  4100d4:	cmp	x22, x1
  4100d8:	b.hi	4100c8 <__fxstatat@plt+0xcb48>  // b.pmore
  4100dc:	add	x1, sp, #0x48
  4100e0:	mov	x0, x24
  4100e4:	bl	41046c <__fxstatat@plt+0xceec>
  4100e8:	add	x1, sp, #0x48
  4100ec:	ldrb	w0, [x1], #1
  4100f0:	lsl	x19, x19, #8
  4100f4:	add	x19, x19, #0xff
  4100f8:	cmp	x22, x19
  4100fc:	add	x21, x0, x21, lsl #8
  410100:	b.hi	4100ec <__fxstatat@plt+0xcb6c>  // b.pmore
  410104:	cmp	x19, x22
  410108:	b.ne	410128 <__fxstatat@plt+0xcba8>  // b.any
  41010c:	stp	xzr, xzr, [x20, #8]
  410110:	mov	x0, x21
  410114:	ldp	x19, x20, [sp, #16]
  410118:	ldp	x21, x22, [sp, #32]
  41011c:	ldp	x23, x24, [sp, #48]
  410120:	ldp	x29, x30, [sp], #80
  410124:	ret
  410128:	udiv	x4, x21, x23
  41012c:	sub	x1, x19, x22
  410130:	udiv	x3, x1, x23
  410134:	msub	x2, x4, x23, x21
  410138:	msub	x1, x3, x23, x1
  41013c:	sub	x19, x19, x1
  410140:	cmp	x21, x19
  410144:	b.hi	410154 <__fxstatat@plt+0xcbd4>  // b.pmore
  410148:	mov	x21, x2
  41014c:	stp	x4, x3, [x20, #8]
  410150:	b	410110 <__fxstatat@plt+0xcb90>
  410154:	sub	x19, x1, #0x1
  410158:	mov	x21, x2
  41015c:	b	4100b8 <__fxstatat@plt+0xcb38>
  410160:	stp	x29, x30, [sp, #-32]!
  410164:	mov	x2, #0xffffffffffffffff    	// #-1
  410168:	mov	x1, #0x18                  	// #24
  41016c:	mov	x29, sp
  410170:	str	x19, [sp, #16]
  410174:	mov	x19, x0
  410178:	bl	4033a0 <__explicit_bzero_chk@plt>
  41017c:	mov	x0, x19
  410180:	ldr	x19, [sp, #16]
  410184:	ldp	x29, x30, [sp], #32
  410188:	b	403260 <free@plt>
  41018c:	stp	x29, x30, [sp, #-48]!
  410190:	mov	x29, sp
  410194:	stp	x19, x20, [sp, #16]
  410198:	mov	x20, x0
  41019c:	ldr	x0, [x0]
  4101a0:	stp	x21, x22, [sp, #32]
  4101a4:	bl	410594 <__fxstatat@plt+0xd014>
  4101a8:	mov	w21, w0
  4101ac:	bl	4034a0 <__errno_location@plt>
  4101b0:	mov	x19, x0
  4101b4:	mov	x0, x20
  4101b8:	ldr	w22, [x19]
  4101bc:	bl	410160 <__fxstatat@plt+0xcbe0>
  4101c0:	str	w22, [x19]
  4101c4:	mov	w0, w21
  4101c8:	ldp	x19, x20, [sp, #16]
  4101cc:	ldp	x21, x22, [sp, #32]
  4101d0:	ldp	x29, x30, [sp], #48
  4101d4:	ret
  4101d8:	stp	x29, x30, [sp, #-48]!
  4101dc:	mov	x29, sp
  4101e0:	stp	x19, x20, [sp, #16]
  4101e4:	stp	x21, x22, [sp, #32]
  4101e8:	cbz	x0, 410238 <__fxstatat@plt+0xccb8>
  4101ec:	mov	x20, x0
  4101f0:	adrp	x0, 427000 <__fxstatat@plt+0x23a80>
  4101f4:	ldr	w22, [x0, #1232]
  4101f8:	bl	4034a0 <__errno_location@plt>
  4101fc:	ldr	w21, [x0]
  410200:	mov	w2, #0x5                   	// #5
  410204:	cbnz	w21, 41023c <__fxstatat@plt+0xccbc>
  410208:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  41020c:	add	x1, x1, #0x6d5
  410210:	mov	x0, #0x0                   	// #0
  410214:	bl	403400 <dcgettext@plt>
  410218:	mov	x19, x0
  41021c:	mov	x0, x20
  410220:	bl	40cc8c <__fxstatat@plt+0x970c>
  410224:	mov	x3, x0
  410228:	mov	x2, x19
  41022c:	mov	w1, w21
  410230:	mov	w0, w22
  410234:	bl	402d10 <error@plt>
  410238:	bl	403120 <abort@plt>
  41023c:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  410240:	add	x1, x1, #0x6e5
  410244:	b	410210 <__fxstatat@plt+0xcc90>
  410248:	stp	x29, x30, [sp, #-80]!
  41024c:	mov	x29, sp
  410250:	stp	x19, x20, [sp, #16]
  410254:	stp	x21, x22, [sp, #32]
  410258:	stp	x23, x24, [sp, #48]
  41025c:	cbnz	x1, 410294 <__fxstatat@plt+0xcd14>
  410260:	mov	x0, #0x1038                	// #4152
  410264:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  410268:	mov	x19, x0
  41026c:	adrp	x0, 410000 <__fxstatat@plt+0xca80>
  410270:	add	x0, x0, #0x1d8
  410274:	stp	xzr, x0, [x19]
  410278:	str	xzr, [x19, #16]
  41027c:	mov	x0, x19
  410280:	ldp	x19, x20, [sp, #16]
  410284:	ldp	x21, x22, [sp, #32]
  410288:	ldp	x23, x24, [sp, #48]
  41028c:	ldp	x29, x30, [sp], #80
  410290:	ret
  410294:	mov	x21, x0
  410298:	mov	x22, x1
  41029c:	cbz	x0, 4102f8 <__fxstatat@plt+0xcd78>
  4102a0:	adrp	x1, 413000 <__fxstatat@plt+0xfa80>
  4102a4:	add	x1, x1, #0x6f4
  4102a8:	bl	410cf0 <__fxstatat@plt+0xd770>
  4102ac:	mov	x19, x0
  4102b0:	cbz	x0, 41027c <__fxstatat@plt+0xccfc>
  4102b4:	mov	x0, #0x1038                	// #4152
  4102b8:	bl	40eb50 <__fxstatat@plt+0xb5d0>
  4102bc:	mov	x20, x0
  4102c0:	adrp	x0, 410000 <__fxstatat@plt+0xca80>
  4102c4:	add	x0, x0, #0x1d8
  4102c8:	stp	x19, x0, [x20]
  4102cc:	str	x21, [x20, #16]
  4102d0:	cbz	x19, 410300 <__fxstatat@plt+0xcd80>
  4102d4:	cmp	x22, #0x1, lsl #12
  4102d8:	mov	x3, #0x1000                	// #4096
  4102dc:	add	x1, x20, #0x18
  4102e0:	csel	x3, x22, x3, ls  // ls = plast
  4102e4:	mov	x0, x19
  4102e8:	mov	w2, #0x0                   	// #0
  4102ec:	bl	402e10 <setvbuf@plt>
  4102f0:	mov	x19, x20
  4102f4:	b	41027c <__fxstatat@plt+0xccfc>
  4102f8:	mov	x19, #0x0                   	// #0
  4102fc:	b	4102b4 <__fxstatat@plt+0xcd34>
  410300:	mov	w1, #0x0                   	// #0
  410304:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  410308:	add	x21, x20, #0x20
  41030c:	add	x0, x0, #0x6f7
  410310:	str	xzr, [x20, #24]
  410314:	bl	402f50 <open@plt>
  410318:	mov	w23, w0
  41031c:	tbnz	w0, #31, 410454 <__fxstatat@plt+0xced4>
  410320:	cmp	x22, #0x800
  410324:	mov	x1, x21
  410328:	mov	x3, #0x1018                	// #4120
  41032c:	mov	x2, #0x800                 	// #2048
  410330:	csel	x2, x22, x2, ls  // ls = plast
  410334:	bl	403320 <__read_chk@plt>
  410338:	cmp	x0, #0x0
  41033c:	csel	x19, x0, xzr, ge  // ge = tcont
  410340:	mov	x22, x0
  410344:	mov	w0, w23
  410348:	bl	4030d0 <close@plt>
  41034c:	cmp	x22, #0x7ff
  410350:	b.gt	410388 <__fxstatat@plt+0xce08>
  410354:	mov	x22, #0x800                 	// #2048
  410358:	sub	x22, x22, x19
  41035c:	cmp	x22, #0x10
  410360:	mov	x0, #0x10                  	// #16
  410364:	mov	x1, #0x0                   	// #0
  410368:	csel	x22, x22, x0, ls  // ls = plast
  41036c:	add	x0, sp, #0x40
  410370:	bl	403000 <gettimeofday@plt>
  410374:	add	x0, x21, x19
  410378:	add	x19, x22, x19
  41037c:	mov	x2, x22
  410380:	add	x1, sp, #0x40
  410384:	bl	402c90 <memcpy@plt>
  410388:	cmp	x19, #0x7ff
  41038c:	b.gt	410448 <__fxstatat@plt+0xcec8>
  410390:	mov	x22, #0x800                 	// #2048
  410394:	sub	x23, x22, x19
  410398:	mov	x24, #0x4                   	// #4
  41039c:	cmp	x23, x24
  4103a0:	csel	x23, x23, x24, ls  // ls = plast
  4103a4:	bl	402ef0 <getpid@plt>
  4103a8:	str	w0, [sp, #64]
  4103ac:	mov	x2, x23
  4103b0:	add	x0, x21, x19
  4103b4:	add	x1, sp, #0x40
  4103b8:	add	x19, x19, x23
  4103bc:	bl	402c90 <memcpy@plt>
  4103c0:	cmp	x19, #0x7ff
  4103c4:	b.hi	410448 <__fxstatat@plt+0xcec8>  // b.pmore
  4103c8:	sub	x23, x22, x19
  4103cc:	cmp	x23, x24
  4103d0:	csel	x23, x23, x24, ls  // ls = plast
  4103d4:	bl	402f70 <getppid@plt>
  4103d8:	str	w0, [sp, #64]
  4103dc:	mov	x2, x23
  4103e0:	add	x0, x21, x19
  4103e4:	add	x1, sp, #0x40
  4103e8:	add	x19, x19, x23
  4103ec:	bl	402c90 <memcpy@plt>
  4103f0:	cmp	x19, #0x7ff
  4103f4:	b.hi	410448 <__fxstatat@plt+0xcec8>  // b.pmore
  4103f8:	sub	x23, x22, x19
  4103fc:	cmp	x23, x24
  410400:	csel	x23, x23, x24, ls  // ls = plast
  410404:	bl	402db0 <getuid@plt>
  410408:	str	w0, [sp, #64]
  41040c:	mov	x2, x23
  410410:	add	x0, x21, x19
  410414:	add	x1, sp, #0x40
  410418:	add	x19, x19, x23
  41041c:	bl	402c90 <memcpy@plt>
  410420:	cmp	x19, #0x7ff
  410424:	b.hi	410448 <__fxstatat@plt+0xcec8>  // b.pmore
  410428:	bl	403290 <getgid@plt>
  41042c:	str	w0, [sp, #64]
  410430:	sub	x2, x22, x19
  410434:	add	x1, sp, #0x40
  410438:	cmp	x2, x24
  41043c:	add	x0, x21, x19
  410440:	csel	x2, x2, x24, ls  // ls = plast
  410444:	bl	402c90 <memcpy@plt>
  410448:	mov	x0, x21
  41044c:	bl	410800 <__fxstatat@plt+0xd280>
  410450:	b	4102f0 <__fxstatat@plt+0xcd70>
  410454:	mov	x19, #0x0                   	// #0
  410458:	b	410354 <__fxstatat@plt+0xcdd4>
  41045c:	str	x1, [x0, #8]
  410460:	ret
  410464:	str	x1, [x0, #16]
  410468:	ret
  41046c:	stp	x29, x30, [sp, #-80]!
  410470:	mov	x29, sp
  410474:	stp	x21, x22, [sp, #32]
  410478:	mov	x21, x0
  41047c:	ldr	x0, [x0]
  410480:	stp	x19, x20, [sp, #16]
  410484:	mov	x20, x1
  410488:	stp	x23, x24, [sp, #48]
  41048c:	mov	x19, x2
  410490:	str	x25, [sp, #64]
  410494:	cbz	x0, 4104e8 <__fxstatat@plt+0xcf68>
  410498:	ldr	x3, [x21]
  41049c:	mov	x2, x19
  4104a0:	mov	x1, #0x1                   	// #1
  4104a4:	mov	x0, x20
  4104a8:	bl	403160 <fread_unlocked@plt>
  4104ac:	mov	x22, x0
  4104b0:	bl	4034a0 <__errno_location@plt>
  4104b4:	add	x20, x20, x22
  4104b8:	ldr	w24, [x0]
  4104bc:	mov	x23, x0
  4104c0:	subs	x19, x19, x22
  4104c4:	b.eq	410520 <__fxstatat@plt+0xcfa0>  // b.none
  4104c8:	ldr	x0, [x21]
  4104cc:	bl	402da0 <ferror_unlocked@plt>
  4104d0:	cmp	w0, #0x0
  4104d4:	ldp	x1, x0, [x21, #8]
  4104d8:	csel	w24, w24, wzr, ne  // ne = any
  4104dc:	str	w24, [x23]
  4104e0:	blr	x1
  4104e4:	b	410498 <__fxstatat@plt+0xcf18>
  4104e8:	mov	x23, x21
  4104ec:	add	x24, x21, #0x838
  4104f0:	add	x21, x21, #0x20
  4104f4:	mov	x25, #0x800                 	// #2048
  4104f8:	ldr	x22, [x23, #24]!
  4104fc:	sub	x1, x25, x22
  410500:	add	x1, x24, x1
  410504:	cmp	x19, x22
  410508:	b.hi	410538 <__fxstatat@plt+0xcfb8>  // b.pmore
  41050c:	mov	x2, x19
  410510:	mov	x0, x20
  410514:	sub	x19, x22, x19
  410518:	bl	402c90 <memcpy@plt>
  41051c:	str	x19, [x23]
  410520:	ldp	x19, x20, [sp, #16]
  410524:	ldp	x21, x22, [sp, #32]
  410528:	ldp	x23, x24, [sp, #48]
  41052c:	ldr	x25, [sp, #64]
  410530:	ldp	x29, x30, [sp], #80
  410534:	ret
  410538:	mov	x0, x20
  41053c:	add	x20, x20, x22
  410540:	mov	x2, x22
  410544:	bl	402c90 <memcpy@plt>
  410548:	sub	x19, x19, x22
  41054c:	tst	x20, #0x7
  410550:	b.eq	410568 <__fxstatat@plt+0xcfe8>  // b.none
  410554:	mov	x1, x24
  410558:	mov	x0, x21
  41055c:	mov	x22, #0x800                 	// #2048
  410560:	bl	4105e0 <__fxstatat@plt+0xd060>
  410564:	b	4104fc <__fxstatat@plt+0xcf7c>
  410568:	add	x22, x20, x19
  41056c:	sub	x20, x22, x19
  410570:	cmp	x19, #0x7ff
  410574:	b.ls	410554 <__fxstatat@plt+0xcfd4>  // b.plast
  410578:	mov	x1, x20
  41057c:	mov	x0, x21
  410580:	bl	4105e0 <__fxstatat@plt+0xd060>
  410584:	subs	x19, x19, #0x800
  410588:	b.ne	41056c <__fxstatat@plt+0xcfec>  // b.any
  41058c:	str	xzr, [x23]
  410590:	b	410520 <__fxstatat@plt+0xcfa0>
  410594:	stp	x29, x30, [sp, #-32]!
  410598:	mov	x2, #0xffffffffffffffff    	// #-1
  41059c:	mov	x1, #0x1038                	// #4152
  4105a0:	mov	x29, sp
  4105a4:	stp	x19, x20, [sp, #16]
  4105a8:	mov	x19, x0
  4105ac:	ldr	x20, [x0]
  4105b0:	bl	4033a0 <__explicit_bzero_chk@plt>
  4105b4:	mov	x0, x19
  4105b8:	bl	403260 <free@plt>
  4105bc:	cbz	x20, 4105d0 <__fxstatat@plt+0xd050>
  4105c0:	mov	x0, x20
  4105c4:	ldp	x19, x20, [sp, #16]
  4105c8:	ldp	x29, x30, [sp], #32
  4105cc:	b	410a20 <__fxstatat@plt+0xd4a0>
  4105d0:	mov	w0, #0x0                   	// #0
  4105d4:	ldp	x19, x20, [sp, #16]
  4105d8:	ldp	x29, x30, [sp], #32
  4105dc:	ret
  4105e0:	ldr	x3, [x0, #2064]
  4105e4:	add	x6, x0, #0x400
  4105e8:	ldr	x4, [x0, #2056]
  4105ec:	add	x3, x3, #0x1
  4105f0:	ldr	x2, [x0, #2048]
  4105f4:	mov	x7, x1
  4105f8:	mov	x5, x0
  4105fc:	add	x4, x4, x3
  410600:	str	x3, [x0, #2064]
  410604:	ldr	x3, [x5, #1024]
  410608:	eor	x2, x2, x2, lsl #21
  41060c:	add	x5, x5, #0x20
  410610:	add	x7, x7, #0x20
  410614:	sub	x3, x3, #0x1
  410618:	sub	x2, x3, x2
  41061c:	ldur	x3, [x5, #-32]
  410620:	and	x8, x3, #0x7f8
  410624:	ldr	x8, [x0, x8]
  410628:	add	x8, x2, x8
  41062c:	eor	x2, x2, x2, lsr #5
  410630:	add	x4, x8, x4
  410634:	stur	x4, [x5, #-32]
  410638:	lsr	x4, x4, #8
  41063c:	and	x4, x4, #0x7f8
  410640:	ldr	x8, [x0, x4]
  410644:	add	x8, x3, x8
  410648:	stur	x8, [x7, #-32]
  41064c:	ldur	x4, [x5, #-24]
  410650:	ldr	x3, [x5, #1000]
  410654:	add	x2, x2, x3
  410658:	and	x3, x4, #0x7f8
  41065c:	ldr	x3, [x0, x3]
  410660:	add	x3, x2, x3
  410664:	eor	x2, x2, x2, lsl #12
  410668:	add	x3, x3, x8
  41066c:	stur	x3, [x5, #-24]
  410670:	lsr	x3, x3, #8
  410674:	and	x3, x3, #0x7f8
  410678:	ldr	x8, [x0, x3]
  41067c:	add	x8, x4, x8
  410680:	stur	x8, [x7, #-24]
  410684:	ldr	x3, [x5, #1008]
  410688:	add	x2, x2, x3
  41068c:	ldur	x3, [x5, #-16]
  410690:	and	x4, x3, #0x7f8
  410694:	ldr	x4, [x0, x4]
  410698:	add	x4, x2, x4
  41069c:	eor	x2, x2, x2, lsr #33
  4106a0:	add	x4, x4, x8
  4106a4:	stur	x4, [x5, #-16]
  4106a8:	lsr	x4, x4, #8
  4106ac:	and	x4, x4, #0x7f8
  4106b0:	ldr	x8, [x0, x4]
  4106b4:	add	x8, x3, x8
  4106b8:	stur	x8, [x7, #-16]
  4106bc:	ldur	x4, [x5, #-8]
  4106c0:	ldr	x3, [x5, #1016]
  4106c4:	add	x2, x2, x3
  4106c8:	and	x3, x4, #0x7f8
  4106cc:	ldr	x3, [x0, x3]
  4106d0:	add	x3, x2, x3
  4106d4:	add	x3, x3, x8
  4106d8:	stur	x3, [x5, #-8]
  4106dc:	cmp	x5, x6
  4106e0:	lsr	x3, x3, #8
  4106e4:	and	x3, x3, #0x7f8
  4106e8:	ldr	x3, [x0, x3]
  4106ec:	add	x4, x4, x3
  4106f0:	stur	x4, [x7, #-8]
  4106f4:	b.ne	410604 <__fxstatat@plt+0xd084>  // b.any
  4106f8:	add	x1, x1, #0x400
  4106fc:	mov	x5, x0
  410700:	eor	x3, x2, x2, lsl #21
  410704:	add	x5, x5, #0x20
  410708:	ldur	x2, [x5, #-32]
  41070c:	add	x1, x1, #0x20
  410710:	sub	x2, x2, #0x1
  410714:	sub	x2, x2, x3
  410718:	ldr	x3, [x5, #992]
  41071c:	and	x7, x3, #0x7f8
  410720:	ldr	x7, [x0, x7]
  410724:	add	x7, x2, x7
  410728:	eor	x2, x2, x2, lsr #5
  41072c:	add	x4, x7, x4
  410730:	str	x4, [x5, #992]
  410734:	lsr	x4, x4, #8
  410738:	and	x4, x4, #0x7f8
  41073c:	ldr	x7, [x0, x4]
  410740:	add	x7, x3, x7
  410744:	stur	x7, [x1, #-32]
  410748:	ldur	x3, [x5, #-24]
  41074c:	ldr	x4, [x5, #1000]
  410750:	add	x2, x2, x3
  410754:	and	x3, x4, #0x7f8
  410758:	ldr	x3, [x0, x3]
  41075c:	add	x3, x2, x3
  410760:	eor	x2, x2, x2, lsl #12
  410764:	add	x3, x3, x7
  410768:	str	x3, [x5, #1000]
  41076c:	lsr	x3, x3, #8
  410770:	and	x3, x3, #0x7f8
  410774:	ldr	x7, [x0, x3]
  410778:	add	x7, x4, x7
  41077c:	stur	x7, [x1, #-24]
  410780:	ldur	x3, [x5, #-16]
  410784:	add	x2, x2, x3
  410788:	ldr	x3, [x5, #1008]
  41078c:	and	x4, x3, #0x7f8
  410790:	ldr	x4, [x0, x4]
  410794:	add	x4, x2, x4
  410798:	eor	x2, x2, x2, lsr #33
  41079c:	add	x4, x4, x7
  4107a0:	str	x4, [x5, #1008]
  4107a4:	lsr	x4, x4, #8
  4107a8:	and	x4, x4, #0x7f8
  4107ac:	ldr	x7, [x0, x4]
  4107b0:	add	x7, x3, x7
  4107b4:	stur	x7, [x1, #-16]
  4107b8:	ldur	x3, [x5, #-8]
  4107bc:	ldr	x4, [x5, #1016]
  4107c0:	add	x2, x2, x3
  4107c4:	and	x3, x4, #0x7f8
  4107c8:	ldr	x3, [x0, x3]
  4107cc:	add	x3, x2, x3
  4107d0:	add	x3, x3, x7
  4107d4:	str	x3, [x5, #1016]
  4107d8:	cmp	x6, x5
  4107dc:	lsr	x3, x3, #8
  4107e0:	and	x3, x3, #0x7f8
  4107e4:	ldr	x3, [x0, x3]
  4107e8:	add	x4, x4, x3
  4107ec:	stur	x4, [x1, #-8]
  4107f0:	b.ne	410700 <__fxstatat@plt+0xd180>  // b.any
  4107f4:	str	x2, [x0, #2048]
  4107f8:	str	x4, [x0, #2056]
  4107fc:	ret
  410800:	mov	x3, #0xc0ab                	// #49323
  410804:	mov	x1, #0x89ed                	// #35309
  410808:	mov	x4, #0x9315                	// #37653
  41080c:	mov	x2, #0xe0ce                	// #57550
  410810:	mov	x9, #0x5524                	// #21796
  410814:	mov	x6, #0x12a0                	// #4768
  410818:	mov	x7, #0xc862                	// #51298
  41081c:	mov	x10, #0x4b7c                	// #19324
  410820:	movk	x3, #0x6c44, lsl #16
  410824:	movk	x1, #0xcbfc, lsl #16
  410828:	movk	x4, #0xa5a0, lsl #16
  41082c:	movk	x2, #0x8355, lsl #16
  410830:	movk	x9, #0x4a59, lsl #16
  410834:	movk	x6, #0x3d47, lsl #16
  410838:	movk	x7, #0xc73a, lsl #16
  41083c:	movk	x10, #0xa288, lsl #16
  410840:	movk	x3, #0x704f, lsl #32
  410844:	movk	x1, #0x5bf2, lsl #32
  410848:	movk	x4, #0x4a0f, lsl #32
  41084c:	movk	x2, #0x53db, lsl #32
  410850:	movk	x9, #0x2e82, lsl #32
  410854:	movk	x6, #0xa505, lsl #32
  410858:	movk	x7, #0xb322, lsl #32
  41085c:	movk	x10, #0x4677, lsl #32
  410860:	mov	x5, x0
  410864:	add	x8, x0, #0x800
  410868:	mov	x11, x0
  41086c:	movk	x3, #0x98f5, lsl #48
  410870:	movk	x1, #0xae98, lsl #48
  410874:	movk	x4, #0x48fe, lsl #48
  410878:	movk	x2, #0x82f0, lsl #48
  41087c:	movk	x9, #0xb29b, lsl #48
  410880:	movk	x6, #0x8c0e, lsl #48
  410884:	movk	x7, #0xb9f8, lsl #48
  410888:	movk	x10, #0x647c, lsl #48
  41088c:	ldr	x12, [x11, #32]
  410890:	add	x2, x2, x12
  410894:	ldr	x12, [x11, #40]
  410898:	add	x4, x4, x12
  41089c:	ldr	x12, [x11, #48]
  4108a0:	add	x1, x1, x12
  4108a4:	ldr	x12, [x11, #56]
  4108a8:	add	x3, x3, x12
  4108ac:	ldr	x12, [x11]
  4108b0:	eor	x4, x4, x3, lsr #9
  4108b4:	sub	x12, x12, x2
  4108b8:	add	x10, x12, x10
  4108bc:	ldr	x12, [x11, #8]
  4108c0:	eor	x1, x1, x10, lsl #9
  4108c4:	add	x3, x3, x10
  4108c8:	sub	x12, x12, x4
  4108cc:	add	x7, x12, x7
  4108d0:	ldr	x12, [x11, #16]
  4108d4:	eor	x3, x3, x7, lsr #23
  4108d8:	add	x10, x10, x7
  4108dc:	sub	x12, x12, x1
  4108e0:	add	x6, x12, x6
  4108e4:	ldr	x12, [x11, #24]
  4108e8:	eor	x10, x10, x6, lsl #15
  4108ec:	add	x7, x7, x6
  4108f0:	sub	x2, x2, x10
  4108f4:	sub	x12, x12, x3
  4108f8:	add	x9, x12, x9
  4108fc:	add	x6, x6, x9
  410900:	eor	x7, x7, x9, lsr #14
  410904:	eor	x6, x6, x2, lsl #20
  410908:	sub	x4, x4, x7
  41090c:	add	x9, x9, x2
  410910:	sub	x1, x1, x6
  410914:	add	x2, x2, x4
  410918:	eor	x9, x9, x4, lsr #17
  41091c:	add	x4, x4, x1
  410920:	sub	x3, x3, x9
  410924:	eor	x2, x2, x1, lsl #14
  410928:	add	x1, x1, x3
  41092c:	stp	x10, x7, [x11]
  410930:	stp	x6, x9, [x11, #16]
  410934:	stp	x2, x4, [x11, #32]
  410938:	stp	x1, x3, [x11, #48]
  41093c:	add	x11, x11, #0x40
  410940:	cmp	x8, x11
  410944:	b.ne	41088c <__fxstatat@plt+0xd30c>  // b.any
  410948:	ldr	x11, [x5, #32]
  41094c:	add	x2, x2, x11
  410950:	ldr	x11, [x5, #40]
  410954:	add	x4, x4, x11
  410958:	ldr	x11, [x5, #48]
  41095c:	add	x1, x1, x11
  410960:	ldr	x11, [x5, #56]
  410964:	add	x3, x3, x11
  410968:	ldr	x11, [x5]
  41096c:	eor	x4, x4, x3, lsr #9
  410970:	sub	x11, x11, x2
  410974:	add	x10, x11, x10
  410978:	ldr	x11, [x5, #8]
  41097c:	eor	x1, x1, x10, lsl #9
  410980:	add	x3, x3, x10
  410984:	sub	x11, x11, x4
  410988:	add	x7, x11, x7
  41098c:	ldr	x11, [x5, #16]
  410990:	eor	x3, x3, x7, lsr #23
  410994:	add	x10, x10, x7
  410998:	sub	x11, x11, x1
  41099c:	add	x6, x11, x6
  4109a0:	ldr	x11, [x5, #24]
  4109a4:	eor	x10, x10, x6, lsl #15
  4109a8:	add	x7, x7, x6
  4109ac:	sub	x2, x2, x10
  4109b0:	sub	x11, x11, x3
  4109b4:	add	x9, x11, x9
  4109b8:	add	x6, x6, x9
  4109bc:	eor	x7, x7, x9, lsr #14
  4109c0:	eor	x6, x6, x2, lsl #20
  4109c4:	sub	x4, x4, x7
  4109c8:	add	x9, x9, x2
  4109cc:	sub	x1, x1, x6
  4109d0:	add	x2, x2, x4
  4109d4:	eor	x9, x9, x4, lsr #17
  4109d8:	add	x4, x4, x1
  4109dc:	sub	x3, x3, x9
  4109e0:	eor	x2, x2, x1, lsl #14
  4109e4:	add	x1, x1, x3
  4109e8:	stp	x10, x7, [x5]
  4109ec:	stp	x6, x9, [x5, #16]
  4109f0:	stp	x2, x4, [x5, #32]
  4109f4:	stp	x1, x3, [x5, #48]
  4109f8:	add	x5, x5, #0x40
  4109fc:	cmp	x8, x5
  410a00:	b.ne	410948 <__fxstatat@plt+0xd3c8>  // b.any
  410a04:	str	xzr, [x0, #2048]
  410a08:	str	xzr, [x0, #2056]
  410a0c:	str	xzr, [x0, #2064]
  410a10:	ret
  410a14:	mov	w2, #0x3                   	// #3
  410a18:	mov	w1, #0x0                   	// #0
  410a1c:	b	410ab4 <__fxstatat@plt+0xd534>
  410a20:	stp	x29, x30, [sp, #-32]!
  410a24:	mov	x29, sp
  410a28:	stp	x19, x20, [sp, #16]
  410a2c:	mov	x19, x0
  410a30:	bl	402ea0 <fileno@plt>
  410a34:	tbz	w0, #31, 410a48 <__fxstatat@plt+0xd4c8>
  410a38:	mov	x0, x19
  410a3c:	ldp	x19, x20, [sp, #16]
  410a40:	ldp	x29, x30, [sp], #32
  410a44:	b	402ee0 <fclose@plt>
  410a48:	mov	x0, x19
  410a4c:	bl	403420 <__freading@plt>
  410a50:	cbnz	w0, 410a88 <__fxstatat@plt+0xd508>
  410a54:	mov	x0, x19
  410a58:	bl	40f384 <__fxstatat@plt+0xbe04>
  410a5c:	cbnz	w0, 410aa8 <__fxstatat@plt+0xd528>
  410a60:	mov	w20, #0x0                   	// #0
  410a64:	mov	x0, x19
  410a68:	bl	402ee0 <fclose@plt>
  410a6c:	cbz	w20, 410a7c <__fxstatat@plt+0xd4fc>
  410a70:	bl	4034a0 <__errno_location@plt>
  410a74:	str	w20, [x0]
  410a78:	mov	w0, #0xffffffff            	// #-1
  410a7c:	ldp	x19, x20, [sp, #16]
  410a80:	ldp	x29, x30, [sp], #32
  410a84:	ret
  410a88:	mov	x0, x19
  410a8c:	bl	402ea0 <fileno@plt>
  410a90:	mov	w2, #0x1                   	// #1
  410a94:	mov	x1, #0x0                   	// #0
  410a98:	bl	402e60 <lseek@plt>
  410a9c:	cmn	x0, #0x1
  410aa0:	b.ne	410a54 <__fxstatat@plt+0xd4d4>  // b.any
  410aa4:	b	410a60 <__fxstatat@plt+0xd4e0>
  410aa8:	bl	4034a0 <__errno_location@plt>
  410aac:	ldr	w20, [x0]
  410ab0:	b	410a64 <__fxstatat@plt+0xd4e4>
  410ab4:	stp	x29, x30, [sp, #-128]!
  410ab8:	mov	x29, sp
  410abc:	stp	x2, x3, [sp, #96]
  410ac0:	add	x2, sp, #0x80
  410ac4:	stp	x2, x2, [sp, #64]
  410ac8:	add	x2, sp, #0x60
  410acc:	stp	x19, x20, [sp, #16]
  410ad0:	stp	x21, x22, [sp, #32]
  410ad4:	str	x23, [sp, #48]
  410ad8:	str	x2, [sp, #80]
  410adc:	mov	w2, #0xffffffe0            	// #-32
  410ae0:	str	w2, [sp, #88]
  410ae4:	str	wzr, [sp, #92]
  410ae8:	stp	x4, x5, [sp, #112]
  410aec:	cbz	w1, 410b34 <__fxstatat@plt+0xd5b4>
  410af0:	mov	w20, w0
  410af4:	mov	w6, w1
  410af8:	cmp	w1, #0x406
  410afc:	b.eq	410b40 <__fxstatat@plt+0xd5c0>  // b.none
  410b00:	cmp	w1, #0xb
  410b04:	b.gt	410c44 <__fxstatat@plt+0xd6c4>
  410b08:	cmp	w1, #0x0
  410b0c:	b.le	410c50 <__fxstatat@plt+0xd6d0>
  410b10:	sub	w1, w1, #0x1
  410b14:	cmp	w1, #0xa
  410b18:	b.hi	410c50 <__fxstatat@plt+0xd6d0>  // b.pmore
  410b1c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  410b20:	add	x0, x0, #0x704
  410b24:	ldrb	w0, [x0, w1, uxtw]
  410b28:	adr	x1, 410b34 <__fxstatat@plt+0xd5b4>
  410b2c:	add	x0, x1, w0, sxtb #2
  410b30:	br	x0
  410b34:	ldr	w2, [sp, #96]
  410b38:	bl	403330 <fcntl@plt>
  410b3c:	b	410c8c <__fxstatat@plt+0xd70c>
  410b40:	adrp	x21, 429000 <__progname@@GLIBC_2.17+0x1a98>
  410b44:	mov	w2, #0xffffffe8            	// #-24
  410b48:	str	w2, [sp, #88]
  410b4c:	mov	x23, x21
  410b50:	ldr	w2, [x21, #2884]
  410b54:	ldr	w22, [sp, #96]
  410b58:	tbnz	w2, #31, 410bec <__fxstatat@plt+0xd66c>
  410b5c:	mov	w2, w22
  410b60:	bl	403330 <fcntl@plt>
  410b64:	mov	w19, w0
  410b68:	tbz	w0, #31, 410b7c <__fxstatat@plt+0xd5fc>
  410b6c:	bl	4034a0 <__errno_location@plt>
  410b70:	ldr	w0, [x0]
  410b74:	cmp	w0, #0x16
  410b78:	b.eq	410b9c <__fxstatat@plt+0xd61c>  // b.none
  410b7c:	mov	w0, #0x1                   	// #1
  410b80:	str	w0, [x23, #2884]
  410b84:	mov	w0, w19
  410b88:	ldp	x19, x20, [sp, #16]
  410b8c:	ldp	x21, x22, [sp, #32]
  410b90:	ldr	x23, [sp, #48]
  410b94:	ldp	x29, x30, [sp], #128
  410b98:	ret
  410b9c:	mov	w2, w22
  410ba0:	mov	w0, w20
  410ba4:	mov	w1, #0x0                   	// #0
  410ba8:	bl	403330 <fcntl@plt>
  410bac:	mov	w19, w0
  410bb0:	tbnz	w0, #31, 410b84 <__fxstatat@plt+0xd604>
  410bb4:	mov	w0, #0xffffffff            	// #-1
  410bb8:	str	w0, [x21, #2884]
  410bbc:	mov	w0, w19
  410bc0:	mov	w1, #0x1                   	// #1
  410bc4:	bl	403330 <fcntl@plt>
  410bc8:	tbz	w0, #31, 410c10 <__fxstatat@plt+0xd690>
  410bcc:	bl	4034a0 <__errno_location@plt>
  410bd0:	mov	x20, x0
  410bd4:	mov	w0, w19
  410bd8:	mov	w19, #0xffffffff            	// #-1
  410bdc:	ldr	w21, [x20]
  410be0:	bl	4030d0 <close@plt>
  410be4:	str	w21, [x20]
  410be8:	b	410b84 <__fxstatat@plt+0xd604>
  410bec:	mov	w2, w22
  410bf0:	mov	w1, #0x0                   	// #0
  410bf4:	bl	403330 <fcntl@plt>
  410bf8:	mov	w19, w0
  410bfc:	tbnz	w0, #31, 410b84 <__fxstatat@plt+0xd604>
  410c00:	ldr	w0, [x21, #2884]
  410c04:	cmn	w0, #0x1
  410c08:	b.ne	410b84 <__fxstatat@plt+0xd604>  // b.any
  410c0c:	b	410bbc <__fxstatat@plt+0xd63c>
  410c10:	orr	w2, w0, #0x1
  410c14:	mov	w1, #0x2                   	// #2
  410c18:	mov	w0, w19
  410c1c:	bl	403330 <fcntl@plt>
  410c20:	cmn	w0, #0x1
  410c24:	b.ne	410b84 <__fxstatat@plt+0xd604>  // b.any
  410c28:	b	410bcc <__fxstatat@plt+0xd64c>
  410c2c:	adrp	x0, 413000 <__fxstatat@plt+0xfa80>
  410c30:	add	x0, x0, #0x710
  410c34:	ldrb	w0, [x0, w1, uxtw]
  410c38:	adr	x1, 410c44 <__fxstatat@plt+0xd6c4>
  410c3c:	add	x0, x1, w0, sxtb #2
  410c40:	br	x0
  410c44:	sub	w1, w1, #0x400
  410c48:	cmp	w1, #0xa
  410c4c:	b.ls	410c2c <__fxstatat@plt+0xd6ac>  // b.plast
  410c50:	ldr	w1, [sp, #88]
  410c54:	ldr	x0, [sp, #64]
  410c58:	tbz	w1, #31, 410c6c <__fxstatat@plt+0xd6ec>
  410c5c:	cmn	w1, #0x7
  410c60:	b.ge	410c6c <__fxstatat@plt+0xd6ec>  // b.tcont
  410c64:	ldr	x0, [sp, #72]
  410c68:	add	x0, x0, w1, sxtw
  410c6c:	ldr	x2, [x0]
  410c70:	mov	w1, w6
  410c74:	mov	w0, w20
  410c78:	bl	403330 <fcntl@plt>
  410c7c:	b	410c8c <__fxstatat@plt+0xd70c>
  410c80:	mov	w1, w6
  410c84:	mov	w0, w20
  410c88:	bl	403330 <fcntl@plt>
  410c8c:	mov	w19, w0
  410c90:	b	410b84 <__fxstatat@plt+0xd604>
  410c94:	ldr	w1, [sp, #88]
  410c98:	ldr	x0, [sp, #64]
  410c9c:	tbz	w1, #31, 410cb0 <__fxstatat@plt+0xd730>
  410ca0:	cmn	w1, #0x7
  410ca4:	b.ge	410cb0 <__fxstatat@plt+0xd730>  // b.tcont
  410ca8:	ldr	x0, [sp, #72]
  410cac:	add	x0, x0, w1, sxtw
  410cb0:	ldr	w2, [x0]
  410cb4:	mov	w1, w6
  410cb8:	mov	w0, w20
  410cbc:	b	410b38 <__fxstatat@plt+0xd5b8>
  410cc0:	cmp	w0, #0x26
  410cc4:	b.eq	410ce8 <__fxstatat@plt+0xd768>  // b.none
  410cc8:	b.gt	410ce0 <__fxstatat@plt+0xd760>
  410ccc:	cmp	w0, #0x10
  410cd0:	b.eq	410ce8 <__fxstatat@plt+0xd768>  // b.none
  410cd4:	cmp	w0, #0x16
  410cd8:	cset	w0, ne  // ne = any
  410cdc:	ret
  410ce0:	cmp	w0, #0x5f
  410ce4:	b	410cd8 <__fxstatat@plt+0xd758>
  410ce8:	mov	w0, #0x0                   	// #0
  410cec:	b	410cdc <__fxstatat@plt+0xd75c>
  410cf0:	stp	x29, x30, [sp, #-48]!
  410cf4:	mov	x29, sp
  410cf8:	stp	x19, x20, [sp, #16]
  410cfc:	str	x21, [sp, #32]
  410d00:	mov	x21, x1
  410d04:	bl	402f10 <fopen@plt>
  410d08:	mov	x19, x0
  410d0c:	cbz	x0, 410d44 <__fxstatat@plt+0xd7c4>
  410d10:	bl	402ea0 <fileno@plt>
  410d14:	cmp	w0, #0x2
  410d18:	b.hi	410d44 <__fxstatat@plt+0xd7c4>  // b.pmore
  410d1c:	bl	410a14 <__fxstatat@plt+0xd494>
  410d20:	mov	w20, w0
  410d24:	tbz	w0, #31, 410d58 <__fxstatat@plt+0xd7d8>
  410d28:	bl	4034a0 <__errno_location@plt>
  410d2c:	mov	x20, x0
  410d30:	mov	x0, x19
  410d34:	ldr	w21, [x20]
  410d38:	bl	410a20 <__fxstatat@plt+0xd4a0>
  410d3c:	str	w21, [x20]
  410d40:	mov	x19, #0x0                   	// #0
  410d44:	mov	x0, x19
  410d48:	ldp	x19, x20, [sp, #16]
  410d4c:	ldr	x21, [sp, #32]
  410d50:	ldp	x29, x30, [sp], #48
  410d54:	ret
  410d58:	mov	x0, x19
  410d5c:	bl	410a20 <__fxstatat@plt+0xd4a0>
  410d60:	cbz	w0, 410d80 <__fxstatat@plt+0xd800>
  410d64:	bl	4034a0 <__errno_location@plt>
  410d68:	mov	x19, x0
  410d6c:	mov	w0, w20
  410d70:	ldr	w21, [x19]
  410d74:	bl	4030d0 <close@plt>
  410d78:	str	w21, [x19]
  410d7c:	b	410d40 <__fxstatat@plt+0xd7c0>
  410d80:	mov	x1, x21
  410d84:	mov	w0, w20
  410d88:	bl	402ff0 <fdopen@plt>
  410d8c:	mov	x19, x0
  410d90:	cbnz	x0, 410d44 <__fxstatat@plt+0xd7c4>
  410d94:	b	410d64 <__fxstatat@plt+0xd7e4>
  410d98:	stp	x29, x30, [sp, #-64]!
  410d9c:	mov	x29, sp
  410da0:	stp	x19, x20, [sp, #16]
  410da4:	adrp	x20, 426000 <__fxstatat@plt+0x22a80>
  410da8:	add	x20, x20, #0xdd0
  410dac:	stp	x21, x22, [sp, #32]
  410db0:	adrp	x21, 426000 <__fxstatat@plt+0x22a80>
  410db4:	add	x21, x21, #0xdc8
  410db8:	sub	x20, x20, x21
  410dbc:	mov	w22, w0
  410dc0:	stp	x23, x24, [sp, #48]
  410dc4:	mov	x23, x1
  410dc8:	mov	x24, x2
  410dcc:	bl	402c48 <mbrtowc@plt-0x38>
  410dd0:	cmp	xzr, x20, asr #3
  410dd4:	b.eq	410e00 <__fxstatat@plt+0xd880>  // b.none
  410dd8:	asr	x20, x20, #3
  410ddc:	mov	x19, #0x0                   	// #0
  410de0:	ldr	x3, [x21, x19, lsl #3]
  410de4:	mov	x2, x24
  410de8:	add	x19, x19, #0x1
  410dec:	mov	x1, x23
  410df0:	mov	w0, w22
  410df4:	blr	x3
  410df8:	cmp	x20, x19
  410dfc:	b.ne	410de0 <__fxstatat@plt+0xd860>  // b.any
  410e00:	ldp	x19, x20, [sp, #16]
  410e04:	ldp	x21, x22, [sp, #32]
  410e08:	ldp	x23, x24, [sp, #48]
  410e0c:	ldp	x29, x30, [sp], #64
  410e10:	ret
  410e14:	nop
  410e18:	ret
  410e1c:	nop
  410e20:	adrp	x2, 427000 <__fxstatat@plt+0x23a80>
  410e24:	mov	x1, #0x0                   	// #0
  410e28:	ldr	x2, [x2, #1168]
  410e2c:	b	402dd0 <__cxa_atexit@plt>
  410e30:	mov	x2, x1
  410e34:	mov	x1, x0
  410e38:	mov	w0, #0x0                   	// #0
  410e3c:	b	4034d0 <__xstat@plt>
  410e40:	mov	x2, x1
  410e44:	mov	w1, w0
  410e48:	mov	w0, #0x0                   	// #0
  410e4c:	b	4033f0 <__fxstat@plt>
  410e50:	mov	x2, x1
  410e54:	mov	x1, x0
  410e58:	mov	w0, #0x0                   	// #0
  410e5c:	b	4033b0 <__lxstat@plt>
  410e60:	mov	x4, x1
  410e64:	mov	x5, x2
  410e68:	mov	w1, w0
  410e6c:	mov	x2, x4
  410e70:	mov	w0, #0x0                   	// #0
  410e74:	mov	w4, w3
  410e78:	mov	x3, x5
  410e7c:	b	403580 <__fxstatat@plt>
  410e80:	stp	x29, x30, [sp, #-32]!
  410e84:	mov	w4, w1
  410e88:	mov	x1, x0
  410e8c:	mov	x29, sp
  410e90:	add	x3, sp, #0x18
  410e94:	mov	w0, #0x0                   	// #0
  410e98:	str	x2, [sp, #24]
  410e9c:	mov	w2, w4
  410ea0:	bl	402d60 <__xmknod@plt>
  410ea4:	ldp	x29, x30, [sp], #32
  410ea8:	ret

Disassembly of section .fini:

0000000000410eac <.fini>:
  410eac:	stp	x29, x30, [sp, #-16]!
  410eb0:	mov	x29, sp
  410eb4:	ldp	x29, x30, [sp], #16
  410eb8:	ret
