Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:32:41.095601] Configured Lic search path (21.01-s002): 5280@cadence

Version: 21.14-s082_1, built Thu Jun 23 02:02:08 PDT 2022
Options: 
Date:    Mon Jul 03 13:32:41 2023
Host:    cad19 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (12cores*20cpus*1physical cpu*12th Gen Intel(R) Core(TM) i7-12700 25600KB) (15871144KB)
PID:     77754
OS:      Red Hat Enterprise Linux release 8.7 (Ootpa)


[13:32:41.354457] Periodic Lic check successful
[13:32:41.354465] Feature usage summary:
[13:32:41.354466] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 374 days old.
@genus:root: 1> source rcscript.tcl
Sourcing './rcscript.tcl' (Mon Jul 03 13:33:38 IST 2023)...
#@ Begin verbose source ./rcscript.tcl
@file(rcscript.tcl) 2: set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib/
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(rcscript.tcl) 3: set_db hdl_search_path /home/student/Documents/RTL2GDS_Counter
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = /home/student/Documents/RTL2GDS_Counter
@file(rcscript.tcl) 4: set_db library slow.lib

Threads Configured:3

  Message Summary for Library slow.lib:
  *************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
  Setting attribute of root '/': 'library' = slow.lib
@file(rcscript.tcl) 5: read_hdl counter.v
if(rst)
   |
Warning : Inconsistent reference of edge signal. [VLOGPT-418]
        : Wrong polarity for edge signal 'rst' in file '/home/student/Documents/RTL2GDS_Counter/counter.v' on line 18, column 4.
        : If the set signal 'set_sig' is a posedge signal, the if statement should use ( set_sig ) as the testing condition.
e.g.
    always @(posedge clk or posedge set_sig)
        if ( set_sig)
 
If the set signal 'set_sig' is a negedge signal, the if statement should use (! set_sig ) as the testing condition.
e.g.
    always @(posedge clk or negedge set_sig)
        if ( ! set_sig).
@file(rcscript.tcl) 6: elaborate
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'counter' from file '/home/student/Documents/RTL2GDS_Counter/counter.v'.
Error   : Unsynthesizable Process. [CDFG-364] [elaborate]
        : in file '/home/student/Documents/RTL2GDS_Counter/counter.v' on line 16.
        : Error during elaboration.
Info    : Unable to elaborate the design. [ELAB-4]
        : Module 'counter' contains errors and cannot be elaborated.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose source ./rcscript.tcl
1
@genus:root: 2> source rcscript.tcl
Sourcing './rcscript.tcl' (Mon Jul 03 13:34:07 IST 2023)...
#@ Begin verbose source ./rcscript.tcl
@file(rcscript.tcl) 2: set_db init_lib_search_path /home/install/FOUNDRY/digital/90nm/dig/lib/
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/home/install/FOUNDRY/digital/90nm/dig/lib/'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /home/install/FOUNDRY/digital/90nm/dig/lib/
@file(rcscript.tcl) 3: set_db hdl_search_path /home/student/Documents/RTL2GDS_Counter
  Setting attribute of root '/': 'hdl_search_path' = /home/student/Documents/RTL2GDS_Counter
@file(rcscript.tcl) 4: set_db library slow.lib
Freeing libraries in memory (slow.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
  Setting attribute of root '/': 'library' = slow.lib
@file(rcscript.tcl) 5: read_hdl counter.v
module counter(
             |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'counter' with Verilog module in file '/home/student/Documents/RTL2GDS_Counter/counter.v' on line 12, column 14.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
       configuration
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
if(rst)
   |
Warning : Inconsistent reference of edge signal. [VLOGPT-418]
        : Wrong polarity for edge signal 'rst' in file '/home/student/Documents/RTL2GDS_Counter/counter.v' on line 18, column 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'counter' in library 'default' with newly read Verilog module 'counter' in the same library in file '/home/student/Documents/RTL2GDS_Counter/counter.v' on line 12.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
@file(rcscript.tcl) 6: elaborate
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'counter' from file '/home/student/Documents/RTL2GDS_Counter/counter.v'.
Error   : Unsynthesizable Process. [CDFG-364] [elaborate]
        : in file '/home/student/Documents/RTL2GDS_Counter/counter.v' on line 16.
Info    : Unable to elaborate the design. [ELAB-4]
        : Module 'counter' contains errors and cannot be elaborated.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
#@ End verbose source ./rcscript.tcl
1
@genus:root: 3> cd
@genus:root: 4> ls
123.py
2sd20ec082
2sd20ec111
37.py
456.py
CDS.log
CDS.log.1
CDS.log.2
CDS.log.3
Desktop
Documents
Downloads
MAJORPRO
Music
Pictures
Public
Templates
Videos
c
cds.lib
genus.cmd
genus.log
hdl.var
major
ncelab.log
nclaunch.key
ncsim.key
ncsim.log
ncvlog.log
panic.log.cad19.8363
project
s
sahana
shivu
simulation
total.py
waves.shm
@genus:root: 5> 
