library ieee;
use ieee.std_logic_1164.all;

entity ortt is
port ( A,B: IN STD_LOGIC;
       S : OUT STD_LOGIC);
END ortt;
ARCHITECTURE orbt OF ortt IS
BEGIN 
S <= A or B;
END orbt;
		 
