catch {set_db port:ATmega328pb/clk .original_name clk}
catch {set_db port:ATmega328pb/ireset .original_name ireset}
catch {set_db port:ATmega328pb/clk_en .original_name clk_en}
catch {set_db {port:ATmega328pb/Program_Mem_dout[15]} .original_name {Program_Mem_dout[15]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[14]} .original_name {Program_Mem_dout[14]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[13]} .original_name {Program_Mem_dout[13]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[12]} .original_name {Program_Mem_dout[12]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[11]} .original_name {Program_Mem_dout[11]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[10]} .original_name {Program_Mem_dout[10]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[9]} .original_name {Program_Mem_dout[9]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[8]} .original_name {Program_Mem_dout[8]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[7]} .original_name {Program_Mem_dout[7]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[6]} .original_name {Program_Mem_dout[6]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[5]} .original_name {Program_Mem_dout[5]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[4]} .original_name {Program_Mem_dout[4]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[3]} .original_name {Program_Mem_dout[3]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[2]} .original_name {Program_Mem_dout[2]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[1]} .original_name {Program_Mem_dout[1]}}
catch {set_db {port:ATmega328pb/Program_Mem_dout[0]} .original_name {Program_Mem_dout[0]}}
catch {set_db {port:ATmega328pb/sram_dout[7]} .original_name {sram_dout[7]}}
catch {set_db {port:ATmega328pb/sram_dout[6]} .original_name {sram_dout[6]}}
catch {set_db {port:ATmega328pb/sram_dout[5]} .original_name {sram_dout[5]}}
catch {set_db {port:ATmega328pb/sram_dout[4]} .original_name {sram_dout[4]}}
catch {set_db {port:ATmega328pb/sram_dout[3]} .original_name {sram_dout[3]}}
catch {set_db {port:ATmega328pb/sram_dout[2]} .original_name {sram_dout[2]}}
catch {set_db {port:ATmega328pb/sram_dout[1]} .original_name {sram_dout[1]}}
catch {set_db {port:ATmega328pb/sram_dout[0]} .original_name {sram_dout[0]}}
catch {set_db {port:ATmega328pb/PINB_i[7]} .original_name {PINB_i[7]}}
catch {set_db {port:ATmega328pb/PINB_i[6]} .original_name {PINB_i[6]}}
catch {set_db {port:ATmega328pb/PINB_i[5]} .original_name {PINB_i[5]}}
catch {set_db {port:ATmega328pb/PINB_i[4]} .original_name {PINB_i[4]}}
catch {set_db {port:ATmega328pb/PINB_i[3]} .original_name {PINB_i[3]}}
catch {set_db {port:ATmega328pb/PINB_i[2]} .original_name {PINB_i[2]}}
catch {set_db {port:ATmega328pb/PINB_i[1]} .original_name {PINB_i[1]}}
catch {set_db {port:ATmega328pb/PINB_i[0]} .original_name {PINB_i[0]}}
catch {set_db {port:ATmega328pb/PINC_i[6]} .original_name {PINC_i[6]}}
catch {set_db {port:ATmega328pb/PINC_i[5]} .original_name {PINC_i[5]}}
catch {set_db {port:ATmega328pb/PINC_i[4]} .original_name {PINC_i[4]}}
catch {set_db {port:ATmega328pb/PINC_i[3]} .original_name {PINC_i[3]}}
catch {set_db {port:ATmega328pb/PINC_i[2]} .original_name {PINC_i[2]}}
catch {set_db {port:ATmega328pb/PINC_i[1]} .original_name {PINC_i[1]}}
catch {set_db {port:ATmega328pb/PINC_i[0]} .original_name {PINC_i[0]}}
catch {set_db {port:ATmega328pb/PIND_i[7]} .original_name {PIND_i[7]}}
catch {set_db {port:ATmega328pb/PIND_i[6]} .original_name {PIND_i[6]}}
catch {set_db {port:ATmega328pb/PIND_i[5]} .original_name {PIND_i[5]}}
catch {set_db {port:ATmega328pb/PIND_i[4]} .original_name {PIND_i[4]}}
catch {set_db {port:ATmega328pb/PIND_i[3]} .original_name {PIND_i[3]}}
catch {set_db {port:ATmega328pb/PIND_i[2]} .original_name {PIND_i[2]}}
catch {set_db {port:ATmega328pb/PIND_i[1]} .original_name {PIND_i[1]}}
catch {set_db {port:ATmega328pb/PIND_i[0]} .original_name {PIND_i[0]}}
catch {set_db {port:ATmega328pb/PINE_i[3]} .original_name {PINE_i[3]}}
catch {set_db {port:ATmega328pb/PINE_i[2]} .original_name {PINE_i[2]}}
catch {set_db {port:ATmega328pb/PINE_i[1]} .original_name {PINE_i[1]}}
catch {set_db {port:ATmega328pb/PINE_i[0]} .original_name {PINE_i[0]}}
catch {set_db port:ATmega328pb/rx .original_name rx}
catch {set_db {port:ATmega328pb/pc[13]} .original_name {pc[13]}}
catch {set_db {port:ATmega328pb/pc[12]} .original_name {pc[12]}}
catch {set_db {port:ATmega328pb/pc[11]} .original_name {pc[11]}}
catch {set_db {port:ATmega328pb/pc[10]} .original_name {pc[10]}}
catch {set_db {port:ATmega328pb/pc[9]} .original_name {pc[9]}}
catch {set_db {port:ATmega328pb/pc[8]} .original_name {pc[8]}}
catch {set_db {port:ATmega328pb/pc[7]} .original_name {pc[7]}}
catch {set_db {port:ATmega328pb/pc[6]} .original_name {pc[6]}}
catch {set_db {port:ATmega328pb/pc[5]} .original_name {pc[5]}}
catch {set_db {port:ATmega328pb/pc[4]} .original_name {pc[4]}}
catch {set_db {port:ATmega328pb/pc[3]} .original_name {pc[3]}}
catch {set_db {port:ATmega328pb/pc[2]} .original_name {pc[2]}}
catch {set_db {port:ATmega328pb/pc[1]} .original_name {pc[1]}}
catch {set_db {port:ATmega328pb/pc[0]} .original_name {pc[0]}}
catch {set_db port:ATmega328pb/sram_we .original_name sram_we}
catch {set_db port:ATmega328pb/sram_re .original_name sram_re}
catch {set_db {port:ATmega328pb/sramadr[11]} .original_name {sramadr[11]}}
catch {set_db {port:ATmega328pb/sramadr[10]} .original_name {sramadr[10]}}
catch {set_db {port:ATmega328pb/sramadr[9]} .original_name {sramadr[9]}}
catch {set_db {port:ATmega328pb/sramadr[8]} .original_name {sramadr[8]}}
catch {set_db {port:ATmega328pb/sramadr[7]} .original_name {sramadr[7]}}
catch {set_db {port:ATmega328pb/sramadr[6]} .original_name {sramadr[6]}}
catch {set_db {port:ATmega328pb/sramadr[5]} .original_name {sramadr[5]}}
catch {set_db {port:ATmega328pb/sramadr[4]} .original_name {sramadr[4]}}
catch {set_db {port:ATmega328pb/sramadr[3]} .original_name {sramadr[3]}}
catch {set_db {port:ATmega328pb/sramadr[2]} .original_name {sramadr[2]}}
catch {set_db {port:ATmega328pb/sramadr[1]} .original_name {sramadr[1]}}
catch {set_db {port:ATmega328pb/sramadr[0]} .original_name {sramadr[0]}}
catch {set_db {port:ATmega328pb/sram_din[7]} .original_name {sram_din[7]}}
catch {set_db {port:ATmega328pb/sram_din[6]} .original_name {sram_din[6]}}
catch {set_db {port:ATmega328pb/sram_din[5]} .original_name {sram_din[5]}}
catch {set_db {port:ATmega328pb/sram_din[4]} .original_name {sram_din[4]}}
catch {set_db {port:ATmega328pb/sram_din[3]} .original_name {sram_din[3]}}
catch {set_db {port:ATmega328pb/sram_din[2]} .original_name {sram_din[2]}}
catch {set_db {port:ATmega328pb/sram_din[1]} .original_name {sram_din[1]}}
catch {set_db {port:ATmega328pb/sram_din[0]} .original_name {sram_din[0]}}
catch {set_db port:ATmega328pb/spm_out .original_name spm_out}
catch {set_db {port:ATmega328pb/pu_B[7]} .original_name {pu_B[7]}}
catch {set_db {port:ATmega328pb/pu_B[6]} .original_name {pu_B[6]}}
catch {set_db {port:ATmega328pb/pu_B[5]} .original_name {pu_B[5]}}
catch {set_db {port:ATmega328pb/pu_B[4]} .original_name {pu_B[4]}}
catch {set_db {port:ATmega328pb/pu_B[3]} .original_name {pu_B[3]}}
catch {set_db {port:ATmega328pb/pu_B[2]} .original_name {pu_B[2]}}
catch {set_db {port:ATmega328pb/pu_B[1]} .original_name {pu_B[1]}}
catch {set_db {port:ATmega328pb/pu_B[0]} .original_name {pu_B[0]}}
catch {set_db {port:ATmega328pb/dd_B[7]} .original_name {dd_B[7]}}
catch {set_db {port:ATmega328pb/dd_B[6]} .original_name {dd_B[6]}}
catch {set_db {port:ATmega328pb/dd_B[5]} .original_name {dd_B[5]}}
catch {set_db {port:ATmega328pb/dd_B[4]} .original_name {dd_B[4]}}
catch {set_db {port:ATmega328pb/dd_B[3]} .original_name {dd_B[3]}}
catch {set_db {port:ATmega328pb/dd_B[2]} .original_name {dd_B[2]}}
catch {set_db {port:ATmega328pb/dd_B[1]} .original_name {dd_B[1]}}
catch {set_db {port:ATmega328pb/dd_B[0]} .original_name {dd_B[0]}}
catch {set_db {port:ATmega328pb/pv_B[7]} .original_name {pv_B[7]}}
catch {set_db {port:ATmega328pb/pv_B[6]} .original_name {pv_B[6]}}
catch {set_db {port:ATmega328pb/pv_B[5]} .original_name {pv_B[5]}}
catch {set_db {port:ATmega328pb/pv_B[4]} .original_name {pv_B[4]}}
catch {set_db {port:ATmega328pb/pv_B[3]} .original_name {pv_B[3]}}
catch {set_db {port:ATmega328pb/pv_B[2]} .original_name {pv_B[2]}}
catch {set_db {port:ATmega328pb/pv_B[1]} .original_name {pv_B[1]}}
catch {set_db {port:ATmega328pb/pv_B[0]} .original_name {pv_B[0]}}
catch {set_db {port:ATmega328pb/die_B[7]} .original_name {die_B[7]}}
catch {set_db {port:ATmega328pb/die_B[6]} .original_name {die_B[6]}}
catch {set_db {port:ATmega328pb/die_B[5]} .original_name {die_B[5]}}
catch {set_db {port:ATmega328pb/die_B[4]} .original_name {die_B[4]}}
catch {set_db {port:ATmega328pb/die_B[3]} .original_name {die_B[3]}}
catch {set_db {port:ATmega328pb/die_B[2]} .original_name {die_B[2]}}
catch {set_db {port:ATmega328pb/die_B[1]} .original_name {die_B[1]}}
catch {set_db {port:ATmega328pb/die_B[0]} .original_name {die_B[0]}}
catch {set_db {port:ATmega328pb/pu_C[6]} .original_name {pu_C[6]}}
catch {set_db {port:ATmega328pb/pu_C[5]} .original_name {pu_C[5]}}
catch {set_db {port:ATmega328pb/pu_C[4]} .original_name {pu_C[4]}}
catch {set_db {port:ATmega328pb/pu_C[3]} .original_name {pu_C[3]}}
catch {set_db {port:ATmega328pb/pu_C[2]} .original_name {pu_C[2]}}
catch {set_db {port:ATmega328pb/pu_C[1]} .original_name {pu_C[1]}}
catch {set_db {port:ATmega328pb/pu_C[0]} .original_name {pu_C[0]}}
catch {set_db {port:ATmega328pb/dd_C[6]} .original_name {dd_C[6]}}
catch {set_db {port:ATmega328pb/dd_C[5]} .original_name {dd_C[5]}}
catch {set_db {port:ATmega328pb/dd_C[4]} .original_name {dd_C[4]}}
catch {set_db {port:ATmega328pb/dd_C[3]} .original_name {dd_C[3]}}
catch {set_db {port:ATmega328pb/dd_C[2]} .original_name {dd_C[2]}}
catch {set_db {port:ATmega328pb/dd_C[1]} .original_name {dd_C[1]}}
catch {set_db {port:ATmega328pb/dd_C[0]} .original_name {dd_C[0]}}
catch {set_db {port:ATmega328pb/pv_C[6]} .original_name {pv_C[6]}}
catch {set_db {port:ATmega328pb/pv_C[5]} .original_name {pv_C[5]}}
catch {set_db {port:ATmega328pb/pv_C[4]} .original_name {pv_C[4]}}
catch {set_db {port:ATmega328pb/pv_C[3]} .original_name {pv_C[3]}}
catch {set_db {port:ATmega328pb/pv_C[2]} .original_name {pv_C[2]}}
catch {set_db {port:ATmega328pb/pv_C[1]} .original_name {pv_C[1]}}
catch {set_db {port:ATmega328pb/pv_C[0]} .original_name {pv_C[0]}}
catch {set_db {port:ATmega328pb/die_C[6]} .original_name {die_C[6]}}
catch {set_db {port:ATmega328pb/die_C[5]} .original_name {die_C[5]}}
catch {set_db {port:ATmega328pb/die_C[4]} .original_name {die_C[4]}}
catch {set_db {port:ATmega328pb/die_C[3]} .original_name {die_C[3]}}
catch {set_db {port:ATmega328pb/die_C[2]} .original_name {die_C[2]}}
catch {set_db {port:ATmega328pb/die_C[1]} .original_name {die_C[1]}}
catch {set_db {port:ATmega328pb/die_C[0]} .original_name {die_C[0]}}
catch {set_db {port:ATmega328pb/pu_D[7]} .original_name {pu_D[7]}}
catch {set_db {port:ATmega328pb/pu_D[6]} .original_name {pu_D[6]}}
catch {set_db {port:ATmega328pb/pu_D[5]} .original_name {pu_D[5]}}
catch {set_db {port:ATmega328pb/pu_D[4]} .original_name {pu_D[4]}}
catch {set_db {port:ATmega328pb/pu_D[3]} .original_name {pu_D[3]}}
catch {set_db {port:ATmega328pb/pu_D[2]} .original_name {pu_D[2]}}
catch {set_db {port:ATmega328pb/pu_D[1]} .original_name {pu_D[1]}}
catch {set_db {port:ATmega328pb/pu_D[0]} .original_name {pu_D[0]}}
catch {set_db {port:ATmega328pb/dd_D[7]} .original_name {dd_D[7]}}
catch {set_db {port:ATmega328pb/dd_D[6]} .original_name {dd_D[6]}}
catch {set_db {port:ATmega328pb/dd_D[5]} .original_name {dd_D[5]}}
catch {set_db {port:ATmega328pb/dd_D[4]} .original_name {dd_D[4]}}
catch {set_db {port:ATmega328pb/dd_D[3]} .original_name {dd_D[3]}}
catch {set_db {port:ATmega328pb/dd_D[2]} .original_name {dd_D[2]}}
catch {set_db {port:ATmega328pb/dd_D[1]} .original_name {dd_D[1]}}
catch {set_db {port:ATmega328pb/dd_D[0]} .original_name {dd_D[0]}}
catch {set_db {port:ATmega328pb/pv_D[7]} .original_name {pv_D[7]}}
catch {set_db {port:ATmega328pb/pv_D[6]} .original_name {pv_D[6]}}
catch {set_db {port:ATmega328pb/pv_D[5]} .original_name {pv_D[5]}}
catch {set_db {port:ATmega328pb/pv_D[4]} .original_name {pv_D[4]}}
catch {set_db {port:ATmega328pb/pv_D[3]} .original_name {pv_D[3]}}
catch {set_db {port:ATmega328pb/pv_D[2]} .original_name {pv_D[2]}}
catch {set_db {port:ATmega328pb/pv_D[1]} .original_name {pv_D[1]}}
catch {set_db {port:ATmega328pb/pv_D[0]} .original_name {pv_D[0]}}
catch {set_db {port:ATmega328pb/die_D[7]} .original_name {die_D[7]}}
catch {set_db {port:ATmega328pb/die_D[6]} .original_name {die_D[6]}}
catch {set_db {port:ATmega328pb/die_D[5]} .original_name {die_D[5]}}
catch {set_db {port:ATmega328pb/die_D[4]} .original_name {die_D[4]}}
catch {set_db {port:ATmega328pb/die_D[3]} .original_name {die_D[3]}}
catch {set_db {port:ATmega328pb/die_D[2]} .original_name {die_D[2]}}
catch {set_db {port:ATmega328pb/die_D[1]} .original_name {die_D[1]}}
catch {set_db {port:ATmega328pb/die_D[0]} .original_name {die_D[0]}}
catch {set_db {port:ATmega328pb/pu_E[3]} .original_name {pu_E[3]}}
catch {set_db {port:ATmega328pb/pu_E[2]} .original_name {pu_E[2]}}
catch {set_db {port:ATmega328pb/pu_E[1]} .original_name {pu_E[1]}}
catch {set_db {port:ATmega328pb/pu_E[0]} .original_name {pu_E[0]}}
catch {set_db {port:ATmega328pb/dd_E[3]} .original_name {dd_E[3]}}
catch {set_db {port:ATmega328pb/dd_E[2]} .original_name {dd_E[2]}}
catch {set_db {port:ATmega328pb/dd_E[1]} .original_name {dd_E[1]}}
catch {set_db {port:ATmega328pb/dd_E[0]} .original_name {dd_E[0]}}
catch {set_db {port:ATmega328pb/pv_E[3]} .original_name {pv_E[3]}}
catch {set_db {port:ATmega328pb/pv_E[2]} .original_name {pv_E[2]}}
catch {set_db {port:ATmega328pb/pv_E[1]} .original_name {pv_E[1]}}
catch {set_db {port:ATmega328pb/pv_E[0]} .original_name {pv_E[0]}}
catch {set_db {port:ATmega328pb/die_E[3]} .original_name {die_E[3]}}
catch {set_db {port:ATmega328pb/die_E[2]} .original_name {die_E[2]}}
catch {set_db {port:ATmega328pb/die_E[1]} .original_name {die_E[1]}}
catch {set_db {port:ATmega328pb/die_E[0]} .original_name {die_E[0]}}
catch {set_db port:ATmega328pb/tx .original_name tx}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_e_ext_post_inc_delay_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/lpm_e_ext_post_inc_delay/q}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_rst_dly_reg/QN .original_name NVM_Mode_inst/rst_dly/q}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[7]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[7]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[7]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[7]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[7]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[7]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[6]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[6]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[6]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[6]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[6]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[6]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[7]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[7]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[7]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[7]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[7]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[7]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[3]/Q} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[3]/QN} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[3]/Q} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[7]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sts_st_current_delay_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/sts_st_current_delay/q}
catch {set_db pin:ATmega328pb/EEPROMIF_inst_EEPROMIFIRQ_reg/Q .original_name EEPROMIF_inst/EEPROMIFIRQ/q}
catch {set_db pin:ATmega328pb/EEPROMIF_inst_EEPROMIFIRQ_reg/QN .original_name EEPROMIF_inst/EEPROMIFIRQ/q}
catch {set_db pin:ATmega328pb/Ext_Int_inst_EXTINT0_delay_reg/Q .original_name Ext_Int_inst/EXTINT0_delay/q}
catch {set_db pin:ATmega328pb/Ext_Int_inst_EXTINT1_delay_reg/Q .original_name Ext_Int_inst/EXTINT1_delay/q}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[0]/Q} .original_name {NVM_Normal_inst/next_state[0]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[0]/QN} .original_name {NVM_Normal_inst/next_state[0]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[1]/Q} .original_name {NVM_Normal_inst/next_state[1]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[1]/QN} .original_name {NVM_Normal_inst/next_state[1]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[2]/Q} .original_name {NVM_Normal_inst/next_state[2]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[2]/QN} .original_name {NVM_Normal_inst/next_state[2]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[3]/Q} .original_name {NVM_Normal_inst/next_state[3]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_next_state_reg[3]/QN} .original_name {NVM_Normal_inst/next_state[3]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[0]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[0]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[1]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[1]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[2]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[2]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[3]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[3]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[4]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[4]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[4]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[4]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[5]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[5]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[5]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[5]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[6]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[6]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[6]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[6]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[0]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[0]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[1]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[1]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[2]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[2]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[3]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[3]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[4]/QN} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[4]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[5]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[5]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[6]/Q} .original_name {Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[6]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[0]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[0]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[1]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[1]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[2]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[2]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[3]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[3]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[4]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[4]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[4]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[4]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[5]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[5]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[5]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[5]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[0]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[0]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[1]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[1]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[2]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[2]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[3]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[3]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[4]/QN} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[4]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[5]/Q} .original_name {Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[5]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[0]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[0]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[1]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[1]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[2]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[2]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[3]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[3]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[3]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[4]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[4]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[4]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[4]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[5]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[5]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[5]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[5]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[6]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[6]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[6]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[6]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[0]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[0]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[1]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[1]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[2]/Q} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[2]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[3]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[3]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[4]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[4]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[5]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[5]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[6]/QN} .original_name {Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[6]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[0]/Q} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[0]/QN} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[0]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[1]/Q} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[1]/QN} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[1]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[2]/Q} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[2]/QN} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[2]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[0]/QN} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[0]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[1]/QN} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[1]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[2]/QN} .original_name {Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[2]/q}}
catch {set_db pin:ATmega328pb/SPI_0_inst_sck_EdgeDetDFF_reg/Q .original_name SPI_0_inst/sck_EdgeDetDFF/q}
catch {set_db pin:ATmega328pb/SPI_1_inst_sck_EdgeDetDFF_reg/Q .original_name SPI_1_inst/sck_EdgeDetDFF/q}
catch {set_db pin:ATmega328pb/TWIn_0_inst_scl_i_sync_reg/Q .original_name TWIn_0_inst/scl_i_sync/q}
catch {set_db pin:ATmega328pb/TWIn_0_inst_sda_i_sync_reg/Q .original_name TWIn_0_inst/sda_i_sync/q}
catch {set_db pin:ATmega328pb/TWIn_0_inst_sda_int_reg/Q .original_name TWIn_0_inst/sda_int/q}
catch {set_db pin:ATmega328pb/TWIn_0_inst_sda_int_reg/QN .original_name TWIn_0_inst/sda_int/q}
catch {set_db pin:ATmega328pb/TWIn_1_inst_scl_i_sync_reg/Q .original_name TWIn_1_inst/scl_i_sync/q}
catch {set_db pin:ATmega328pb/TWIn_1_inst_sda_i_sync_reg/Q .original_name TWIn_1_inst/sda_i_sync/q}
catch {set_db pin:ATmega328pb/TWIn_1_inst_sda_int_reg/Q .original_name TWIn_1_inst/sda_int/q}
catch {set_db pin:ATmega328pb/TWIn_1_inst_sda_int_reg/QN .original_name TWIn_1_inst/sda_int/q}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[6]/Q} .original_name {Timer_Counter0_8_bit_inst/TCCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[7]/Q} .original_name {Timer_Counter0_8_bit_inst/TCCRnB[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[6]601/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[7]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[7]602/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_cnt_reg[0]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICPn_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_cnt_reg[1]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICPn_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_cnt_reg[2]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICPn_cnt[2]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_delay_reg/Q .original_name Timer_Counter_16_bit_1_inst/ICPn_delay/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnC_reg[6]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnC[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnC_reg[7]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnC[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_cnt_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICPn_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_cnt_reg[1]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICPn_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_cnt_reg[2]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICPn_cnt[2]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_delay_reg/Q .original_name Timer_Counter_16_bit_3_inst/ICPn_delay/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnC_reg[6]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnC[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnC_reg[7]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnC[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_cnt_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICPn_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_cnt_reg[1]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICPn_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_cnt_reg[2]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICPn_cnt[2]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_delay_reg/Q .original_name Timer_Counter_16_bit_4_inst/ICPn_delay/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnC_reg[6]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnC[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnC_reg[7]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnC[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[0]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[1]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[2]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[3]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[4]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[5]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[6]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[7]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[8]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[9]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/dout_sync[9]/q}}
catch {set_db pin:ATmega328pb/USARTn_0_inst_XCK_int_reg/Q .original_name USARTn_0_inst/XCK_int/q}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_sync_reg[2]/Q} .original_name {USARTn_0_inst/rx_sync[2]/q}}
catch {set_db pin:ATmega328pb/USARTn_0_inst_tx_samp_delay_reg/Q .original_name USARTn_0_inst/tx_samp_delay/q}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[0]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[1]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[2]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[3]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[4]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[5]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[6]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[7]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[8]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[9]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/dout_sync[9]/q}}
catch {set_db pin:ATmega328pb/USARTn_1_inst_XCK_int_reg/Q .original_name USARTn_1_inst/XCK_int/q}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_sync_reg[2]/Q} .original_name {USARTn_1_inst/rx_sync[2]/q}}
catch {set_db pin:ATmega328pb/USARTn_1_inst_tx_samp_delay_reg/Q .original_name USARTn_1_inst/tx_samp_delay/q}
catch {set_db {pin:ATmega328pb/mux_after_prescaler0_inst_synchronizer_tn3_inst_d_sync_int_reg[0]/QN} .original_name {mux_after_prescaler0_inst/synchronizer_tn3_inst/d_sync_int[0]/q}}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t0_n_sync_delay_reg/Q .original_name mux_after_prescaler0_inst/t0_n_sync_delay/q}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t1_n_sync_delay_reg/Q .original_name mux_after_prescaler0_inst/t1_n_sync_delay/q}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t3_n_sync_delay_reg/Q .original_name mux_after_prescaler0_inst/t3_n_sync_delay/q}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t4_n_sync_delay_reg/Q .original_name mux_after_prescaler0_inst/t4_n_sync_delay/q}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[0]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[1]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[2]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[3]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[4]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[5]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[6]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[7]/Q} .original_name {CPU_core/BP_Inst/temp_in_data_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[0]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[1]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[2]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[3]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[4]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[5]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[6]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[7]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[8]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[8]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[9]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[9]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[10]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[10]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[11]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[11]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[12]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[12]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[13]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[13]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[14]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[14]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[15]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[15]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[16]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[16]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[17]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[17]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[18]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[18]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[19]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[19]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[20]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[20]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[21]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[21]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[22]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[22]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[23]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[23]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[24]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[24]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[25]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[25]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[26]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[26]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[27]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[27]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[28]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[28]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[29]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[29]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[30]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[30]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[31]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[31]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[32]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[32]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[33]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[33]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[34]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[34]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[35]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[35]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[36]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[36]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[37]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[37]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[38]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[38]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[39]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[39]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[40]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[40]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[41]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[41]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[42]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[42]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[43]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[43]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[44]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[44]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[45]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[45]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[46]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[46]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[47]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[47]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[48]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[48]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[49]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[49]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[50]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[50]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[51]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[51]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[52]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[52]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[53]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[53]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[54]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[54]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[55]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[55]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[56]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[56]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[57]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[57]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[58]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[58]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[59]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[59]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[60]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[60]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[61]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[61]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[62]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[62]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[63]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[63]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[64]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[64]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[65]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[65]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[66]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[66]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[67]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[67]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[68]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[68]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[69]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[69]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[70]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[70]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[71]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[71]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[72]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[72]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[73]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[73]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[74]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[74]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[75]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[75]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[76]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[76]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[77]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[77]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[78]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[78]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[79]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[79]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[80]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[80]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[81]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[81]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[82]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[82]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[83]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[83]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[84]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[84]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[85]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[85]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[86]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[86]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[87]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[87]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[88]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[88]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[89]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[89]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[90]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[90]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[91]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[91]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[92]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[92]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[93]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[93]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[94]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[94]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[95]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[95]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[96]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[96]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[97]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[97]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[98]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[98]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[99]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[99]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[100]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[100]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[101]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[101]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[102]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[102]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[103]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[103]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[104]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[104]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[105]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[105]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[106]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[106]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[107]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[107]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[108]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[108]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[109]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[109]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[110]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[110]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[111]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[111]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[112]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[112]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[113]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[113]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[114]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[114]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[115]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[115]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[116]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[116]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[117]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[117]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[118]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[118]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[119]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[119]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[120]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[120]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[121]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[121]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[122]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[122]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[123]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[123]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[124]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[124]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[125]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[125]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[126]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[126]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[127]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[127]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[128]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[128]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[129]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[129]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[130]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[130]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[131]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[131]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[132]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[132]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[133]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[133]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[134]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[134]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[135]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[135]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[136]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[136]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[137]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[137]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[138]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[138]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[139]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[139]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[140]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[140]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[141]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[141]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[142]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[142]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[143]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[143]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[144]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[144]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[145]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[145]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[146]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[146]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[147]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[147]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[148]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[148]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[149]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[149]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[150]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[150]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[151]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[151]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[152]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[152]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[153]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[153]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[154]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[154]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[155]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[155]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[156]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[156]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[157]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[157]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[158]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[158]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[159]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[159]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[160]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[160]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[161]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[161]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[162]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[162]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[163]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[163]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[164]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[164]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[165]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[165]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[166]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[166]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[167]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[167]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[168]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[168]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[169]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[169]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[170]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[170]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[171]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[171]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[172]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[172]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[173]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[173]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[174]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[174]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[175]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[175]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[176]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[176]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[177]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[177]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[178]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[178]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[179]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[179]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[180]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[180]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[181]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[181]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[182]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[182]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[183]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[183]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[184]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[184]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[185]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[185]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[186]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[186]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[187]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[187]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[188]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[188]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[189]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[189]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[190]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[190]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[191]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[191]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[192]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[192]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[193]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[193]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[194]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[194]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[195]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[195]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[196]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[196]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[197]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[197]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[198]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[198]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[199]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[199]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[200]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[200]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[201]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[201]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[202]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[202]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[203]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[203]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[204]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[204]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[205]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[205]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[206]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[206]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[207]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[207]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[208]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[208]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[209]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[209]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[210]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[210]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[211]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[211]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[212]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[212]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[213]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[213]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[214]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[214]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[215]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[215]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[216]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[216]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[217]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[217]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[218]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[218]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[219]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[219]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[220]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[220]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[221]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[221]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[222]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[222]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[223]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[223]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[224]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[224]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[225]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[225]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[226]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[226]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[227]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[227]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[228]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[228]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[229]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[229]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[230]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[230]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[231]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[231]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[232]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[232]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[233]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[233]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[234]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[234]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[235]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[235]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[236]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[236]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[237]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[237]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[238]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[238]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[239]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[239]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[240]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[240]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[241]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[241]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[242]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[242]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[243]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[243]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[244]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[244]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[245]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[245]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[246]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[246]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[247]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[247]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[248]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[248]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[249]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[249]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[250]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[250]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[251]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[251]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[252]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[252]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[253]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[253]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[254]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[254]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[255]/Q} .original_name {CPU_core/GPRF_Inst/gprf_current_vect[255]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[0]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[1]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[2]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[3]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[4]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[5]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[6]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[7]/Q} .original_name {CPU_core/IORegs_Inst/sph_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[0]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[1]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[2]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[3]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[4]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[5]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[6]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[7]/Q} .original_name {CPU_core/IORegs_Inst/spl_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[0]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[1]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[2]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[3]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[4]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[5]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[6]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[7]/Q} .original_name {CPU_core/IORegs_Inst/sreg_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[0]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[1]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[2]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[3]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[4]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[5]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[6]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[7]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[8]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[8]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[9]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[9]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[10]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[10]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[11]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[11]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[12]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[12]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[13]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[13]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[14]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[14]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[15]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[15]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[6]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[7]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[8]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[8]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[9]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[9]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[10]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[10]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[11]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[11]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[12]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[12]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[13]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[13]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[14]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[14]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[15]/Q} .original_name {CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[15]/q}}
catch {set_db pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_rd_zero_fl_reg/Q .original_name CPU_core/mul_is_used.avr_mul_Inst/rd_zero_fl/q}
catch {set_db pin:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_rr_zero_fl_reg/Q .original_name CPU_core/mul_is_used.avr_mul_Inst/rr_zero_fl/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[4]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/adiw_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_brxx_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/brxx_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_call_st1_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/call_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_call_st2_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/call_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_call_st3_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/call_st3_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_bit_num_tmp_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_bit_num_tmp_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_bit_num_tmp_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_bit_num_tmp_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_bit_num_tmp_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_bit_num_tmp_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[4]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/cbi_st_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[4]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_fmulx_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/fmulx_st_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[7]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_icall_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/icall_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_icall_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/icall_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ijmp_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/ijmp_st_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[4]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[6]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[8]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[8]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[9]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[9]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[10]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[10]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[11]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[11]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[12]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[12]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[13]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[13]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[14]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[14]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[15]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/instruction_reg_current[15]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_io_file_adr_space_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/io_file_adr_space_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irq_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/irq_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irq_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/irq_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irq_st3_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/irq_st3_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqack_int_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/irqack_int_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[0]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/irqackad_int_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[1]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/irqackad_int_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[2]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/irqackad_int_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[3]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/irqackad_int_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[4]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/irqackad_int_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[5]/QN} .original_name {CPU_core/pm_fetch_dec_Inst/irqackad_int_current[5]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_jmp_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/jmp_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_jmp_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/jmp_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ld_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/ld_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lds_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/lds_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_e_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/lpm_e_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_e_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/lpm_e_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/lpm_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/lpm_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_mul_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/mul_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_muls_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/muls_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ncall_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/ncall_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nicall_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nicall_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nirq_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nirq_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_njmp_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/njmp_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nlpm_e_st0_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/nlpm_e_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nlpm_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nlpm_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nrcall_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nrcall_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nret_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nret_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nreti_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nreti_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nskip_inst_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nskip_inst_st0_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nspm_st0_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/nspm_st0_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[8]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[8]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[9]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[9]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[10]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[10]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[11]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[11]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[12]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[12]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[13]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[13]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[14]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[14]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[15]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[15]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_high_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/pc_low_current[7]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pop_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/pop_st_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[8]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[8]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[9]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[9]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[10]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[10]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[11]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[11]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[12]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[12]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[13]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[13]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[14]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[14]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[15]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[15]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_push_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/push_st_current/q}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[0]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[0]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[1]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[1]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[2]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[2]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[3]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[3]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[4]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[4]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[5]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[5]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[6]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[6]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[7]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[7]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[8]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[8]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[9]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[9]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[10]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[10]/q}}
catch {set_db {pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[11]/Q} .original_name {CPU_core/pm_fetch_dec_Inst/ramadr_int_current[11]/q}}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramre_int_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/ramre_int_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramwe_int_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/ramwe_int_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_rcall_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/rcall_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_rcall_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/rcall_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reg_file_adr_space_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/reg_file_adr_space_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reg_z_out_lsb_rg_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/reg_z_out_lsb_rg_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ret_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/ret_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ret_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/ret_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ret_st3_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/ret_st3_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reti_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/reti_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reti_st2_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/reti_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reti_st3_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/reti_st3_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_rjmp_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/rjmp_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sbi_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/sbi_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sbiw_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/sbiw_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_skip_inst_st1_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/skip_inst_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_skip_inst_st2_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/skip_inst_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_spm_st1_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/spm_st1_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_spm_st2_current_reg/QN .original_name CPU_core/pm_fetch_dec_Inst/spm_st2_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_st_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/st_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sts_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/sts_st_current/q}
catch {set_db pin:ATmega328pb/CPU_core_pm_fetch_dec_Inst_xmulx_st_current_reg/Q .original_name CPU_core/pm_fetch_dec_Inst/xmulx_st_current/q}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[0]/Q} .original_name {EEPROMIF_inst/EEARH[0]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[1]/Q} .original_name {EEPROMIF_inst/EEARH[1]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[2]/Q} .original_name {EEPROMIF_inst/EEARH[2]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[3]/Q} .original_name {EEPROMIF_inst/EEARH[3]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[4]/Q} .original_name {EEPROMIF_inst/EEARH[4]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[5]/Q} .original_name {EEPROMIF_inst/EEARH[5]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[6]/Q} .original_name {EEPROMIF_inst/EEARH[6]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARH_reg[7]/Q} .original_name {EEPROMIF_inst/EEARH[7]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[0]/Q} .original_name {EEPROMIF_inst/EEARL[0]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[1]/Q} .original_name {EEPROMIF_inst/EEARL[1]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[2]/Q} .original_name {EEPROMIF_inst/EEARL[2]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[3]/Q} .original_name {EEPROMIF_inst/EEARL[3]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[4]/Q} .original_name {EEPROMIF_inst/EEARL[4]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[5]/Q} .original_name {EEPROMIF_inst/EEARL[5]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[6]/Q} .original_name {EEPROMIF_inst/EEARL[6]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEARL_reg[7]/Q} .original_name {EEPROMIF_inst/EEARL[7]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[0]/Q} .original_name {EEPROMIF_inst/EECR[0]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[1]/Q} .original_name {EEPROMIF_inst/EECR[1]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[2]/Q} .original_name {EEPROMIF_inst/EECR[2]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[3]/Q} .original_name {EEPROMIF_inst/EECR[3]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[4]/Q} .original_name {EEPROMIF_inst/EECR[4]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[5]/Q} .original_name {EEPROMIF_inst/EECR[5]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[6]/Q} .original_name {EEPROMIF_inst/EECR[6]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EECR_reg[7]/Q} .original_name {EEPROMIF_inst/EECR[7]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[0]/Q} .original_name {EEPROMIF_inst/EEDR[0]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[1]/Q} .original_name {EEPROMIF_inst/EEDR[1]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[2]/Q} .original_name {EEPROMIF_inst/EEDR[2]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[3]/Q} .original_name {EEPROMIF_inst/EEDR[3]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[4]/Q} .original_name {EEPROMIF_inst/EEDR[4]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[5]/Q} .original_name {EEPROMIF_inst/EEDR[5]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[6]/Q} .original_name {EEPROMIF_inst/EEDR[6]/q}}
catch {set_db {pin:ATmega328pb/EEPROMIF_inst_EEDR_reg[7]/Q} .original_name {EEPROMIF_inst/EEDR[7]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EICRA_reg[0]/QN} .original_name {Ext_Int_inst/EICRA[0]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EICRA_reg[1]/QN} .original_name {Ext_Int_inst/EICRA[1]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EICRA_reg[2]/QN} .original_name {Ext_Int_inst/EICRA[2]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EICRA_reg[3]/QN} .original_name {Ext_Int_inst/EICRA[3]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EIFR_reg[0]/Q} .original_name {Ext_Int_inst/EIFR[0]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EIFR_reg[1]/Q} .original_name {Ext_Int_inst/EIFR[1]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EIMSK_reg[0]/Q} .original_name {Ext_Int_inst/EIMSK[0]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_EIMSK_reg[1]/Q} .original_name {Ext_Int_inst/EIMSK[1]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_PCICR_reg[1]/Q} .original_name {Ext_Int_inst/PCICR[1]/q}}
catch {set_db {pin:ATmega328pb/Ext_Int_inst_PCMSK1_reg[6]/Q} .original_name {Ext_Int_inst/PCMSK1[6]/q}}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_Disable_ireset_reg/Q .original_name NVM_Mode_inst/Disable_ireset/q}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[0]/QN} .original_name {NVM_Mode_inst/Flag[0]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[1]/QN} .original_name {NVM_Mode_inst/Flag[1]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[2]/QN} .original_name {NVM_Mode_inst/Flag[2]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[3]/Q} .original_name {NVM_Mode_inst/Flag[3]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[4]/Q} .original_name {NVM_Mode_inst/Flag[4]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[5]/QN} .original_name {NVM_Mode_inst/Flag[5]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[6]/QN} .original_name {NVM_Mode_inst/Flag[6]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_Flag_reg[7]/QN} .original_name {NVM_Mode_inst/Flag[7]/q}}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_NVM_iore_reg183/Q .original_name NVM_Mode_inst/NVM_iore/q}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_NVM_iowe_reg185/Q .original_name NVM_Mode_inst/NVM_iowe/q}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_SpiCRn_reg187/Q .original_name NVM_Mode_inst/SpiCRn/q}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_SpiDRn_reg191/Q .original_name NVM_Mode_inst/SpiDRn/q}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_SpiSRn_reg189/Q .original_name NVM_Mode_inst/SpiSRn/q}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_clocken1_reg/QN .original_name NVM_Mode_inst/clocken1/q}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_current_mode_state_reg[0]/QN} .original_name {NVM_Mode_inst/current_mode_state[0]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_current_mode_state_reg[1]/QN} .original_name {NVM_Mode_inst/current_mode_state[1]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_current_mode_state_reg[2]/QN} .original_name {NVM_Mode_inst/current_mode_state[2]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_dbus_in_reg[5]172/Q} .original_name {NVM_Mode_inst/dbus_in[5]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_dbus_in_reg[6]173/Q} .original_name {NVM_Mode_inst/dbus_in[6]/q}}
catch {set_db pin:ATmega328pb/NVM_Mode_inst_setup_SpiCRn_reg/Q .original_name NVM_Mode_inst/setup_SpiCRn/q}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_spi_com_reg[0]/QN} .original_name {NVM_Mode_inst/spi_com[0]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_spi_com_reg[1]/Q} .original_name {NVM_Mode_inst/spi_com[1]/q}}
catch {set_db {pin:ATmega328pb/NVM_Mode_inst_spi_com_reg[2]/QN} .original_name {NVM_Mode_inst/spi_com[2]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[0]262/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[0]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[1]263/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[1]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[2]264/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[2]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[3]265/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[3]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[4]266/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[4]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[5]267/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[5]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[6]/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[6]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[6]268/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[6]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[7]/Q} .original_name {NVM_Normal_inst/SPMCSR_reg[7]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_current_state_reg[0]/Q} .original_name {NVM_Normal_inst/current_state[0]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_current_state_reg[1]/Q} .original_name {NVM_Normal_inst/current_state[1]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_current_state_reg[2]/QN} .original_name {NVM_Normal_inst/current_state[2]/q}}
catch {set_db {pin:ATmega328pb/NVM_Normal_inst_current_state_reg[3]/Q} .original_name {NVM_Normal_inst/current_state[3]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[0]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[1]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[2]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[3]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[3]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[4]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[4]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[5]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[5]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[6]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[6]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[7]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[7]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[0]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[1]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[2]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[3]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[3]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[4]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[4]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[5]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[5]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[6]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[6]/q}}
catch {set_db {pin:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[7]/Q} .original_name {Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[7]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[0]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[1]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[2]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[3]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[3]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[4]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[4]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[5]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[5]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[6]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[6]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[0]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[1]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[2]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[3]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[3]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[4]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[4]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[5]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[5]/q}}
catch {set_db {pin:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[6]/Q} .original_name {Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[6]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[0]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[1]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[2]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[3]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[3]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[4]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[4]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[5]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[5]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[6]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[6]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[7]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[7]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[0]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[1]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[2]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[3]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[3]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[4]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[4]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[5]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[5]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[6]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[6]/q}}
catch {set_db {pin:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[7]/Q} .original_name {Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[7]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[0]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[1]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[2]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[3]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[3]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[0]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[0]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[1]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[1]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[2]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[2]/q}}
catch {set_db {pin:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[3]/Q} .original_name {Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[3]/q}}
catch {set_db pin:ATmega328pb/SPI_0_inst_DivCntMsb_Current_reg/QN .original_name SPI_0_inst/DivCntMsb_Current/q}
catch {set_db {pin:ATmega328pb/SPI_0_inst_Div_Current_reg[0]/QN} .original_name {SPI_0_inst/Div_Current[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_Div_Current_reg[1]/QN} .original_name {SPI_0_inst/Div_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_Div_Current_reg[2]/QN} .original_name {SPI_0_inst/Div_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_Div_Current_reg[3]/QN} .original_name {SPI_0_inst/Div_Current[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_Div_Current_reg[4]/QN} .original_name {SPI_0_inst/Div_Current[4]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_Div_Current_reg[5]/QN} .original_name {SPI_0_inst/Div_Current[5]/q}}
catch {set_db pin:ATmega328pb/SPI_0_inst_MstDSamp_Current_reg/QN .original_name SPI_0_inst/MstDSamp_Current/q}
catch {set_db {pin:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[0]/QN} .original_name {SPI_0_inst/MstSMSt_Current[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[1]/QN} .original_name {SPI_0_inst/MstSMSt_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[2]/QN} .original_name {SPI_0_inst/MstSMSt_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[3]/QN} .original_name {SPI_0_inst/MstSMSt_Current[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[0]/Q} .original_name {SPI_0_inst/SPCRn[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[1]/Q} .original_name {SPI_0_inst/SPCRn[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[2]/Q} .original_name {SPI_0_inst/SPCRn[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[3]/QN} .original_name {SPI_0_inst/SPCRn[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[4]/QN} .original_name {SPI_0_inst/SPCRn[4]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[5]/Q} .original_name {SPI_0_inst/SPCRn[5]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[6]/Q} .original_name {SPI_0_inst/SPCRn[6]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPCRn_reg[7]/Q} .original_name {SPI_0_inst/SPCRn[7]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[0]/Q} .original_name {SPI_0_inst/SPDR_Rc[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[1]/Q} .original_name {SPI_0_inst/SPDR_Rc[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[2]/Q} .original_name {SPI_0_inst/SPDR_Rc[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[3]/Q} .original_name {SPI_0_inst/SPDR_Rc[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[4]/Q} .original_name {SPI_0_inst/SPDR_Rc[4]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[5]/Q} .original_name {SPI_0_inst/SPDR_Rc[5]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[6]/Q} .original_name {SPI_0_inst/SPDR_Rc[6]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[7]/Q} .original_name {SPI_0_inst/SPDR_Rc[7]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[0]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[1]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[2]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[3]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[4]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[4]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[5]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[5]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[6]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[6]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[7]/Q} .original_name {SPI_0_inst/SPDR_Sh_Current[7]/q}}
catch {set_db pin:ATmega328pb/SPI_0_inst_SPIFClrSt_Current_reg/QN .original_name SPI_0_inst/SPIFClrSt_Current/q}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPSRn_reg[0]/Q} .original_name {SPI_0_inst/SPSRn[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPSRn_reg[6]/Q} .original_name {SPI_0_inst/SPSRn[6]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SPSRn_reg[7]/Q} .original_name {SPI_0_inst/SPSRn[7]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[1]/QN} .original_name {SPI_0_inst/SlvSMSt_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[2]/QN} .original_name {SPI_0_inst/SlvSMSt_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[3]/Q} .original_name {SPI_0_inst/SlvSMSt_Current[3]/q}}
catch {set_db pin:ATmega328pb/SPI_0_inst_TmpIn_Current_reg/Q .original_name SPI_0_inst/TmpIn_Current/q}
catch {set_db pin:ATmega328pb/SPI_0_inst_UpdRcDataRg_Current_reg/QN .original_name SPI_0_inst/UpdRcDataRg_Current/q}
catch {set_db pin:ATmega328pb/SPI_0_inst_WCOLClrSt_Current_reg/QN .original_name SPI_0_inst/WCOLClrSt_Current/q}
catch {set_db pin:ATmega328pb/SPI_0_inst_miso_o_reg/Q .original_name SPI_0_inst/miso_o/q}
catch {set_db pin:ATmega328pb/SPI_0_inst_sck_o_reg/Q .original_name SPI_0_inst/sck_o/q}
catch {set_db pin:ATmega328pb/SPI_1_inst_DivCntMsb_Current_reg/QN .original_name SPI_1_inst/DivCntMsb_Current/q}
catch {set_db {pin:ATmega328pb/SPI_1_inst_Div_Current_reg[0]/QN} .original_name {SPI_1_inst/Div_Current[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_Div_Current_reg[1]/QN} .original_name {SPI_1_inst/Div_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_Div_Current_reg[2]/QN} .original_name {SPI_1_inst/Div_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_Div_Current_reg[3]/QN} .original_name {SPI_1_inst/Div_Current[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_Div_Current_reg[4]/QN} .original_name {SPI_1_inst/Div_Current[4]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_Div_Current_reg[5]/QN} .original_name {SPI_1_inst/Div_Current[5]/q}}
catch {set_db pin:ATmega328pb/SPI_1_inst_MstDSamp_Current_reg/QN .original_name SPI_1_inst/MstDSamp_Current/q}
catch {set_db {pin:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[0]/QN} .original_name {SPI_1_inst/MstSMSt_Current[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[1]/QN} .original_name {SPI_1_inst/MstSMSt_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[2]/QN} .original_name {SPI_1_inst/MstSMSt_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[3]/QN} .original_name {SPI_1_inst/MstSMSt_Current[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[0]/Q} .original_name {SPI_1_inst/SPCRn[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[1]/Q} .original_name {SPI_1_inst/SPCRn[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[2]/Q} .original_name {SPI_1_inst/SPCRn[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[3]/Q} .original_name {SPI_1_inst/SPCRn[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[4]/QN} .original_name {SPI_1_inst/SPCRn[4]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[5]/Q} .original_name {SPI_1_inst/SPCRn[5]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[6]/Q} .original_name {SPI_1_inst/SPCRn[6]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPCRn_reg[7]/QN} .original_name {SPI_1_inst/SPCRn[7]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[0]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[1]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[2]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[3]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[3]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[4]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[4]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[5]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[5]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[6]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[6]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[7]/Q} .original_name {SPI_1_inst/SPDR_Sh_Current[7]/q}}
catch {set_db pin:ATmega328pb/SPI_1_inst_SPIFClrSt_Current_reg/QN .original_name SPI_1_inst/SPIFClrSt_Current/q}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPSRn_reg[0]/Q} .original_name {SPI_1_inst/SPSRn[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SPSRn_reg[7]/QN} .original_name {SPI_1_inst/SPSRn[7]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[0]/QN} .original_name {SPI_1_inst/SlvSMSt_Current[0]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[1]/QN} .original_name {SPI_1_inst/SlvSMSt_Current[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[2]/QN} .original_name {SPI_1_inst/SlvSMSt_Current[2]/q}}
catch {set_db {pin:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[3]/Q} .original_name {SPI_1_inst/SlvSMSt_Current[3]/q}}
catch {set_db pin:ATmega328pb/SPI_1_inst_TmpIn_Current_reg/Q .original_name SPI_1_inst/TmpIn_Current/q}
catch {set_db pin:ATmega328pb/SPI_1_inst_UpdRcDataRg_Current_reg/QN .original_name SPI_1_inst/UpdRcDataRg_Current/q}
catch {set_db pin:ATmega328pb/SPI_1_inst_miso_o_reg/Q .original_name SPI_1_inst/miso_o/q}
catch {set_db pin:ATmega328pb/SPI_1_inst_sck_o_reg/Q .original_name SPI_1_inst/sck_o/q}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[0]/Q} .original_name {TWIn_0_inst/Sl_bit_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[1]/Q} .original_name {TWIn_0_inst/Sl_bit_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[2]/Q} .original_name {TWIn_0_inst/Sl_bit_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[3]/Q} .original_name {TWIn_0_inst/Sl_bit_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWAMRn_reg[1]/QN} .original_name {TWIn_0_inst/TWAMRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWAMRn_reg[2]/QN} .original_name {TWIn_0_inst/TWAMRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWAMRn_reg[3]/QN} .original_name {TWIn_0_inst/TWAMRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWAMRn_reg[4]/QN} .original_name {TWIn_0_inst/TWAMRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWAMRn_reg[5]/QN} .original_name {TWIn_0_inst/TWAMRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWAMRn_reg[6]/QN} .original_name {TWIn_0_inst/TWAMRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWAMRn_reg[7]/QN} .original_name {TWIn_0_inst/TWAMRn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[0]/Q} .original_name {TWIn_0_inst/TWARn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[1]/Q} .original_name {TWIn_0_inst/TWARn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[2]/QN} .original_name {TWIn_0_inst/TWARn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[3]/QN} .original_name {TWIn_0_inst/TWARn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[4]/QN} .original_name {TWIn_0_inst/TWARn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[5]/QN} .original_name {TWIn_0_inst/TWARn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[6]/QN} .original_name {TWIn_0_inst/TWARn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWARn_reg[7]/QN} .original_name {TWIn_0_inst/TWARn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[0]/Q} .original_name {TWIn_0_inst/TWBRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[1]/Q} .original_name {TWIn_0_inst/TWBRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[2]/Q} .original_name {TWIn_0_inst/TWBRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[3]/Q} .original_name {TWIn_0_inst/TWBRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[4]/Q} .original_name {TWIn_0_inst/TWBRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[5]/Q} .original_name {TWIn_0_inst/TWBRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[6]/Q} .original_name {TWIn_0_inst/TWBRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWBRn_reg[7]/Q} .original_name {TWIn_0_inst/TWBRn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWCRn_reg[0]/QN} .original_name {TWIn_0_inst/TWCRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWCRn_reg[2]/QN} .original_name {TWIn_0_inst/TWCRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWCRn_reg[6]/QN} .original_name {TWIn_0_inst/TWCRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWCRn_reg[7]/QN} .original_name {TWIn_0_inst/TWCRn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[0]/Q} .original_name {TWIn_0_inst/TWDRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[1]/QN} .original_name {TWIn_0_inst/TWDRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[2]/QN} .original_name {TWIn_0_inst/TWDRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[3]/QN} .original_name {TWIn_0_inst/TWDRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[4]/QN} .original_name {TWIn_0_inst/TWDRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[5]/QN} .original_name {TWIn_0_inst/TWDRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[6]/QN} .original_name {TWIn_0_inst/TWDRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWDRn_reg[7]/Q} .original_name {TWIn_0_inst/TWDRn[7]/q}}
catch {set_db pin:ATmega328pb/TWIn_0_inst_TWI_Mode_reg/QN .original_name TWIn_0_inst/TWI_Mode/q}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWI_state_reg[0]/Q} .original_name {TWIn_0_inst/TWI_state[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWI_state_reg[1]/Q} .original_name {TWIn_0_inst/TWI_state[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWI_state_reg[2]/Q} .original_name {TWIn_0_inst/TWI_state[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWSRn_reg[0]/Q} .original_name {TWIn_0_inst/TWSRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWSRn_reg[1]/Q} .original_name {TWIn_0_inst/TWSRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWSRn_reg[3]/Q} .original_name {TWIn_0_inst/TWSRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWSRn_reg[4]/Q} .original_name {TWIn_0_inst/TWSRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWSRn_reg[5]/Q} .original_name {TWIn_0_inst/TWSRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWSRn_reg[6]/Q} .original_name {TWIn_0_inst/TWSRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_TWSRn_reg[7]/Q} .original_name {TWIn_0_inst/TWSRn[7]/q}}
catch {set_db pin:ATmega328pb/TWIn_0_inst_ack_reg/Q .original_name TWIn_0_inst/ack/q}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_bit_cnt_reg[0]/Q} .original_name {TWIn_0_inst/bit_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_bit_cnt_reg[1]/Q} .original_name {TWIn_0_inst/bit_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_bit_cnt_reg[2]/Q} .original_name {TWIn_0_inst/bit_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_bit_cnt_reg[3]/Q} .original_name {TWIn_0_inst/bit_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[0]/Q} .original_name {TWIn_0_inst/clk_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[1]/Q} .original_name {TWIn_0_inst/clk_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[2]/Q} .original_name {TWIn_0_inst/clk_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[3]/Q} .original_name {TWIn_0_inst/clk_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[4]/Q} .original_name {TWIn_0_inst/clk_cnt[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[5]/Q} .original_name {TWIn_0_inst/clk_cnt[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[6]/Q} .original_name {TWIn_0_inst/clk_cnt[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[7]/Q} .original_name {TWIn_0_inst/clk_cnt[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[8]/Q} .original_name {TWIn_0_inst/clk_cnt[8]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[9]/Q} .original_name {TWIn_0_inst/clk_cnt[9]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[10]/Q} .original_name {TWIn_0_inst/clk_cnt[10]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[11]/Q} .original_name {TWIn_0_inst/clk_cnt[11]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[12]/Q} .original_name {TWIn_0_inst/clk_cnt[12]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[13]/Q} .original_name {TWIn_0_inst/clk_cnt[13]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_cnt_reg[14]/Q} .original_name {TWIn_0_inst/clk_cnt[14]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_phase_reg[0]/Q} .original_name {TWIn_0_inst/clk_phase[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_0_inst_clk_phase_reg[1]/Q} .original_name {TWIn_0_inst/clk_phase[1]/q}}
catch {set_db pin:ATmega328pb/TWIn_0_inst_match_addr_reg/Q .original_name TWIn_0_inst/match_addr/q}
catch {set_db pin:ATmega328pb/TWIn_0_inst_str_fl_reg/QN .original_name TWIn_0_inst/str_fl/q}
catch {set_db pin:ATmega328pb/TWIn_0_inst_wr_twd_reg/QN .original_name TWIn_0_inst/wr_twd/q}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[0]/Q} .original_name {TWIn_1_inst/Sl_bit_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[1]/Q} .original_name {TWIn_1_inst/Sl_bit_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[2]/Q} .original_name {TWIn_1_inst/Sl_bit_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[3]/Q} .original_name {TWIn_1_inst/Sl_bit_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWAMRn_reg[1]/QN} .original_name {TWIn_1_inst/TWAMRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWAMRn_reg[2]/QN} .original_name {TWIn_1_inst/TWAMRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWAMRn_reg[3]/QN} .original_name {TWIn_1_inst/TWAMRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWAMRn_reg[4]/QN} .original_name {TWIn_1_inst/TWAMRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWAMRn_reg[5]/QN} .original_name {TWIn_1_inst/TWAMRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWAMRn_reg[6]/QN} .original_name {TWIn_1_inst/TWAMRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWAMRn_reg[7]/QN} .original_name {TWIn_1_inst/TWAMRn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[0]/Q} .original_name {TWIn_1_inst/TWARn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[1]/Q} .original_name {TWIn_1_inst/TWARn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[2]/QN} .original_name {TWIn_1_inst/TWARn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[3]/QN} .original_name {TWIn_1_inst/TWARn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[4]/QN} .original_name {TWIn_1_inst/TWARn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[5]/QN} .original_name {TWIn_1_inst/TWARn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[6]/QN} .original_name {TWIn_1_inst/TWARn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWARn_reg[7]/QN} .original_name {TWIn_1_inst/TWARn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[0]/Q} .original_name {TWIn_1_inst/TWBRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[1]/Q} .original_name {TWIn_1_inst/TWBRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[2]/Q} .original_name {TWIn_1_inst/TWBRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[3]/Q} .original_name {TWIn_1_inst/TWBRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[4]/Q} .original_name {TWIn_1_inst/TWBRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[5]/Q} .original_name {TWIn_1_inst/TWBRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[6]/Q} .original_name {TWIn_1_inst/TWBRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWBRn_reg[7]/Q} .original_name {TWIn_1_inst/TWBRn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWCRn_reg[0]/QN} .original_name {TWIn_1_inst/TWCRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWCRn_reg[2]/QN} .original_name {TWIn_1_inst/TWCRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWCRn_reg[6]/QN} .original_name {TWIn_1_inst/TWCRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWCRn_reg[7]/QN} .original_name {TWIn_1_inst/TWCRn[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[0]/Q} .original_name {TWIn_1_inst/TWDRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[1]/QN} .original_name {TWIn_1_inst/TWDRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[2]/QN} .original_name {TWIn_1_inst/TWDRn[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[3]/QN} .original_name {TWIn_1_inst/TWDRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[4]/QN} .original_name {TWIn_1_inst/TWDRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[5]/QN} .original_name {TWIn_1_inst/TWDRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[6]/QN} .original_name {TWIn_1_inst/TWDRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWDRn_reg[7]/Q} .original_name {TWIn_1_inst/TWDRn[7]/q}}
catch {set_db pin:ATmega328pb/TWIn_1_inst_TWI_Mode_reg/QN .original_name TWIn_1_inst/TWI_Mode/q}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWI_state_reg[0]/Q} .original_name {TWIn_1_inst/TWI_state[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWI_state_reg[1]/Q} .original_name {TWIn_1_inst/TWI_state[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWI_state_reg[2]/Q} .original_name {TWIn_1_inst/TWI_state[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWSRn_reg[0]/Q} .original_name {TWIn_1_inst/TWSRn[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWSRn_reg[1]/Q} .original_name {TWIn_1_inst/TWSRn[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWSRn_reg[3]/Q} .original_name {TWIn_1_inst/TWSRn[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWSRn_reg[4]/Q} .original_name {TWIn_1_inst/TWSRn[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWSRn_reg[5]/Q} .original_name {TWIn_1_inst/TWSRn[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWSRn_reg[6]/Q} .original_name {TWIn_1_inst/TWSRn[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_TWSRn_reg[7]/Q} .original_name {TWIn_1_inst/TWSRn[7]/q}}
catch {set_db pin:ATmega328pb/TWIn_1_inst_ack_reg/Q .original_name TWIn_1_inst/ack/q}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_bit_cnt_reg[0]/Q} .original_name {TWIn_1_inst/bit_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_bit_cnt_reg[1]/Q} .original_name {TWIn_1_inst/bit_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_bit_cnt_reg[2]/Q} .original_name {TWIn_1_inst/bit_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_bit_cnt_reg[3]/Q} .original_name {TWIn_1_inst/bit_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[0]/Q} .original_name {TWIn_1_inst/clk_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[1]/Q} .original_name {TWIn_1_inst/clk_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[2]/Q} .original_name {TWIn_1_inst/clk_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[3]/Q} .original_name {TWIn_1_inst/clk_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[4]/Q} .original_name {TWIn_1_inst/clk_cnt[4]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[5]/Q} .original_name {TWIn_1_inst/clk_cnt[5]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[6]/Q} .original_name {TWIn_1_inst/clk_cnt[6]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[7]/Q} .original_name {TWIn_1_inst/clk_cnt[7]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[8]/Q} .original_name {TWIn_1_inst/clk_cnt[8]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[9]/Q} .original_name {TWIn_1_inst/clk_cnt[9]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[10]/Q} .original_name {TWIn_1_inst/clk_cnt[10]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[11]/Q} .original_name {TWIn_1_inst/clk_cnt[11]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[12]/Q} .original_name {TWIn_1_inst/clk_cnt[12]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[13]/Q} .original_name {TWIn_1_inst/clk_cnt[13]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_cnt_reg[14]/Q} .original_name {TWIn_1_inst/clk_cnt[14]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_phase_reg[0]/Q} .original_name {TWIn_1_inst/clk_phase[0]/q}}
catch {set_db {pin:ATmega328pb/TWIn_1_inst_clk_phase_reg[1]/Q} .original_name {TWIn_1_inst/clk_phase[1]/q}}
catch {set_db pin:ATmega328pb/TWIn_1_inst_match_addr_reg/Q .original_name TWIn_1_inst/match_addr/q}
catch {set_db pin:ATmega328pb/TWIn_1_inst_str_fl_reg/QN .original_name TWIn_1_inst/str_fl/q}
catch {set_db pin:ATmega328pb/TWIn_1_inst_wr_twd_reg/QN .original_name TWIn_1_inst/wr_twd/q}
catch {set_db pin:ATmega328pb/Timer_Counter0_8_bit_inst_CntnDir_reg/QN .original_name Timer_Counter0_8_bit_inst/CntnDir/q}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[0]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[1]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[2]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[3]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[4]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[5]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[6]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[7]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnA_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[0]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[1]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[2]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[3]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[4]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[5]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[6]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[7]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[0]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[1]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[2]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[3]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[4]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[5]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[6]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[7]/Q} .original_name {Timer_Counter0_8_bit_inst/OCRnB_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[0]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[1]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[2]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[3]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[4]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[5]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[6]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[7]/QN} .original_name {Timer_Counter0_8_bit_inst/OCRnB[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCnA_Int_reg/Q .original_name Timer_Counter0_8_bit_inst/OCnA_Int/q}
catch {set_db pin:ATmega328pb/Timer_Counter0_8_bit_inst_OCnB_Int_reg/Q .original_name Timer_Counter0_8_bit_inst/OCnB_Int/q}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[0]/QN} .original_name {Timer_Counter0_8_bit_inst/TCCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[1]/Q} .original_name {Timer_Counter0_8_bit_inst/TCCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[4]/QN} .original_name {Timer_Counter0_8_bit_inst/TCCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[5]/QN} .original_name {Timer_Counter0_8_bit_inst/TCCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[6]/QN} .original_name {Timer_Counter0_8_bit_inst/TCCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[7]/Q} .original_name {Timer_Counter0_8_bit_inst/TCCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[0]/Q} .original_name {Timer_Counter0_8_bit_inst/TCCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[1]/QN} .original_name {Timer_Counter0_8_bit_inst/TCCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[2]/Q} .original_name {Timer_Counter0_8_bit_inst/TCCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[3]/QN} .original_name {Timer_Counter0_8_bit_inst/TCCRnB[3]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTnWrFl_reg/QN .original_name Timer_Counter0_8_bit_inst/TCNTnWrFl/q}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[0]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[1]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[2]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[3]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[4]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[5]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[6]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[7]/Q} .original_name {Timer_Counter0_8_bit_inst/TCNTn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TIFRn_reg[0]/Q} .original_name {Timer_Counter0_8_bit_inst/TIFRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TIFRn_reg[1]/Q} .original_name {Timer_Counter0_8_bit_inst/TIFRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TIFRn_reg[2]/Q} .original_name {Timer_Counter0_8_bit_inst/TIFRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TIMSKn_reg[0]/QN} .original_name {Timer_Counter0_8_bit_inst/TIMSKn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TIMSKn_reg[1]/QN} .original_name {Timer_Counter0_8_bit_inst/TIMSKn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter0_8_bit_inst_TIMSKn_reg[2]/QN} .original_name {Timer_Counter0_8_bit_inst/TIMSKn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/ASSR[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/ASSR[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[2]/Q} .original_name {Timer_Counter2_8_bit_inst/ASSR[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[3]/QN} .original_name {Timer_Counter2_8_bit_inst/ASSR[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[4]/QN} .original_name {Timer_Counter2_8_bit_inst/ASSR[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[5]/QN} .original_name {Timer_Counter2_8_bit_inst/ASSR[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/ASSR[6]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_CntnDir_reg/QN .original_name Timer_Counter2_8_bit_inst/CntnDir/q}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[0]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[2]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[3]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[4]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[5]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[6]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[7]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[0]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[2]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[3]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[4]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[5]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[6]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[7]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[1]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[2]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[3]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[4]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[5]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[7]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnA_temp[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_up_reg/Q .original_name Timer_Counter2_8_bit_inst/OCRnA_up/q}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[1]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[2]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[3]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[4]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[5]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[7]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[0]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[2]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[3]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[4]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[5]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[6]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[7]/QN} .original_name {Timer_Counter2_8_bit_inst/OCRnB[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[1]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[2]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[3]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[4]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[5]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[7]/Q} .original_name {Timer_Counter2_8_bit_inst/OCRnB_temp[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCnA_Int_reg/Q .original_name Timer_Counter2_8_bit_inst/OCnA_Int/q}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_OCnB_Int_reg/Q .original_name Timer_Counter2_8_bit_inst/OCnB_Int/q}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[0]557/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[1]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[1]558/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[4]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[4]561/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[5]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[5]562/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[6]563/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[7]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[7]564/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[0]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnA_temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnA_temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[4]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnA_temp[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[5]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnA_temp[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[6]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnA_temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[7]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnA_temp[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_up_reg/Q .original_name Timer_Counter2_8_bit_inst/TCCRnA_up/q}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[0]595/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[1]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[1]596/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[2]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[2]597/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[3]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[3]598/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[0]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnB_temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnB_temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[2]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnB_temp[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[3]/QN} .original_name {Timer_Counter2_8_bit_inst/TCCRnB_temp[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB_temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[7]/Q} .original_name {Timer_Counter2_8_bit_inst/TCCRnB_temp[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_up_reg/QN .original_name Timer_Counter2_8_bit_inst/TCCRnB_up/q}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTnWrFl_reg/QN .original_name Timer_Counter2_8_bit_inst/TCNTnWrFl/q}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[0]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[2]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[3]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[4]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[5]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[6]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[7]/QN} .original_name {Timer_Counter2_8_bit_inst/TCNTn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[1]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[2]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[3]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[4]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[5]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[6]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[7]/Q} .original_name {Timer_Counter2_8_bit_inst/TCNTn_temp[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TIFRn_reg[0]/Q} .original_name {Timer_Counter2_8_bit_inst/TIFRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TIFRn_reg[1]/Q} .original_name {Timer_Counter2_8_bit_inst/TIFRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TIFRn_reg[2]/Q} .original_name {Timer_Counter2_8_bit_inst/TIFRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TIMSKn_reg[0]/QN} .original_name {Timer_Counter2_8_bit_inst/TIMSKn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TIMSKn_reg[1]/QN} .original_name {Timer_Counter2_8_bit_inst/TIMSKn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter2_8_bit_inst_TIMSKn_reg[2]/QN} .original_name {Timer_Counter2_8_bit_inst/TIMSKn[2]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_ocrA_aswr_reg/QN .original_name Timer_Counter2_8_bit_inst/ocrA_aswr/q}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_ocrB_aswr_reg/QN .original_name Timer_Counter2_8_bit_inst/ocrB_aswr/q}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_tcrA_aswr_reg/QN .original_name Timer_Counter2_8_bit_inst/tcrA_aswr/q}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_tcrB_aswr_reg/QN .original_name Timer_Counter2_8_bit_inst/tcrB_aswr/q}
catch {set_db pin:ATmega328pb/Timer_Counter2_8_bit_inst_tm_aswr_reg/QN .original_name Timer_Counter2_8_bit_inst/tm_aswr/q}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_1_inst_CntnDir_reg/QN .original_name Timer_Counter_16_bit_1_inst/CntnDir/q}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_sig_reg/Q .original_name Timer_Counter_16_bit_1_inst/ICPn_sig/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[0]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[1]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[2]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[3]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[4]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[5]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[6]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[7]/QN} .original_name {Timer_Counter_16_bit_1_inst/ICRn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[8]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[9]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[10]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[11]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[12]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[13]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[14]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[15]/Q} .original_name {Timer_Counter_16_bit_1_inst/ICRn[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[0]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[1]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[2]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[3]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[4]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[5]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[6]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[7]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[8]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[9]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[10]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[11]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[12]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[13]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[14]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[15]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnA_buf[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[0]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[1]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[2]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[3]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[4]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[5]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[6]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[7]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[8]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[9]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[10]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[11]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[12]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[13]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[14]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[15]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnA[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[0]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[1]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[2]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[3]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[4]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[5]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[6]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[7]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[8]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[9]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[10]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[11]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[12]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[13]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[14]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[15]/Q} .original_name {Timer_Counter_16_bit_1_inst/OCRnB_buf[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[0]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[1]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[2]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[3]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[4]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[5]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[6]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[7]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[8]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[9]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[10]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[11]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[12]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[13]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[14]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[15]/QN} .original_name {Timer_Counter_16_bit_1_inst/OCRnB[15]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCnA_Int_reg/Q .original_name Timer_Counter_16_bit_1_inst/OCnA_Int/q}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_1_inst_OCnB_Int_reg/Q .original_name Timer_Counter_16_bit_1_inst/OCnB_Int/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[0]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[1]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[4]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[5]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[6]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[7]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[0]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[1]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[2]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[3]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[4]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[6]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[7]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCCRnB[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTnWrFl_reg/QN .original_name Timer_Counter_16_bit_1_inst/TCNTnWrFl/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[0]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[1]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[2]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[3]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[4]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[5]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[6]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[7]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[8]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[9]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[10]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[11]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[12]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[13]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[14]/QN} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[0]/Q} .original_name {Timer_Counter_16_bit_1_inst/TIFRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[1]/Q} .original_name {Timer_Counter_16_bit_1_inst/TIFRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[2]/Q} .original_name {Timer_Counter_16_bit_1_inst/TIFRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[5]/Q} .original_name {Timer_Counter_16_bit_1_inst/TIFRn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[0]/QN} .original_name {Timer_Counter_16_bit_1_inst/TIMSKn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[1]/QN} .original_name {Timer_Counter_16_bit_1_inst/TIMSKn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[2]/QN} .original_name {Timer_Counter_16_bit_1_inst/TIMSKn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[5]/QN} .original_name {Timer_Counter_16_bit_1_inst/TIMSKn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[0]/Q} .original_name {Timer_Counter_16_bit_1_inst/Temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[1]/Q} .original_name {Timer_Counter_16_bit_1_inst/Temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[2]/Q} .original_name {Timer_Counter_16_bit_1_inst/Temp[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[3]/Q} .original_name {Timer_Counter_16_bit_1_inst/Temp[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[4]/Q} .original_name {Timer_Counter_16_bit_1_inst/Temp[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[5]/Q} .original_name {Timer_Counter_16_bit_1_inst/Temp[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[6]/Q} .original_name {Timer_Counter_16_bit_1_inst/Temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[7]/QN} .original_name {Timer_Counter_16_bit_1_inst/Temp[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_3_inst_CntnDir_reg/QN .original_name Timer_Counter_16_bit_3_inst/CntnDir/q}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_sig_reg/Q .original_name Timer_Counter_16_bit_3_inst/ICPn_sig/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[1]/QN} .original_name {Timer_Counter_16_bit_3_inst/ICRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[2]/QN} .original_name {Timer_Counter_16_bit_3_inst/ICRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[3]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[4]/QN} .original_name {Timer_Counter_16_bit_3_inst/ICRn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[5]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[6]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[7]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[8]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[9]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[10]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[11]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[12]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[13]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[14]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[15]/Q} .original_name {Timer_Counter_16_bit_3_inst/ICRn[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[1]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[2]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[3]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[4]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[5]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[6]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[7]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[8]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[9]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[10]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[11]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[12]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[13]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[14]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[15]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnA_buf[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[0]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[1]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[2]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[3]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[4]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[5]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[6]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[7]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[8]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[9]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[10]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[11]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[12]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[13]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[14]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[15]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnA[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[1]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[2]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[3]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[4]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[5]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[6]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[7]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[8]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[9]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[10]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[11]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[12]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[13]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[14]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[15]/Q} .original_name {Timer_Counter_16_bit_3_inst/OCRnB_buf[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[0]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[1]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[2]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[3]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[4]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[5]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[6]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[7]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[8]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[9]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[10]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[11]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[12]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[13]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[14]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[15]/QN} .original_name {Timer_Counter_16_bit_3_inst/OCRnB[15]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCnA_Int_reg/Q .original_name Timer_Counter_16_bit_3_inst/OCnA_Int/q}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_3_inst_OCnB_Int_reg/Q .original_name Timer_Counter_16_bit_3_inst/OCnB_Int/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[1]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[4]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[5]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[6]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[7]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[1]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[2]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[3]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[4]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[6]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[7]/Q} .original_name {Timer_Counter_16_bit_3_inst/TCCRnB[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTnWrFl_reg/QN .original_name Timer_Counter_16_bit_3_inst/TCNTnWrFl/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[0]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[1]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[2]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[3]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[4]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[5]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[6]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[7]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[8]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[9]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[10]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[11]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[12]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[13]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[14]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[15]/QN} .original_name {Timer_Counter_16_bit_3_inst/TCNTn[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/TIFRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[1]/Q} .original_name {Timer_Counter_16_bit_3_inst/TIFRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[2]/Q} .original_name {Timer_Counter_16_bit_3_inst/TIFRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[5]/Q} .original_name {Timer_Counter_16_bit_3_inst/TIFRn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[0]/QN} .original_name {Timer_Counter_16_bit_3_inst/TIMSKn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[1]/QN} .original_name {Timer_Counter_16_bit_3_inst/TIMSKn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[2]/QN} .original_name {Timer_Counter_16_bit_3_inst/TIMSKn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[5]/QN} .original_name {Timer_Counter_16_bit_3_inst/TIMSKn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[0]/Q} .original_name {Timer_Counter_16_bit_3_inst/Temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[1]/Q} .original_name {Timer_Counter_16_bit_3_inst/Temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[2]/Q} .original_name {Timer_Counter_16_bit_3_inst/Temp[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[3]/Q} .original_name {Timer_Counter_16_bit_3_inst/Temp[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[4]/Q} .original_name {Timer_Counter_16_bit_3_inst/Temp[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[5]/Q} .original_name {Timer_Counter_16_bit_3_inst/Temp[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[6]/Q} .original_name {Timer_Counter_16_bit_3_inst/Temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[7]/QN} .original_name {Timer_Counter_16_bit_3_inst/Temp[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_4_inst_CntnDir_reg/QN .original_name Timer_Counter_16_bit_4_inst/CntnDir/q}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_sig_reg/Q .original_name Timer_Counter_16_bit_4_inst/ICPn_sig/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[0]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[1]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[2]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[3]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[4]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[5]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[6]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[7]/QN} .original_name {Timer_Counter_16_bit_4_inst/ICRn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[8]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[9]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[10]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[11]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[12]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[13]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[14]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[15]/Q} .original_name {Timer_Counter_16_bit_4_inst/ICRn[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[1]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[2]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[3]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[4]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[5]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[6]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[7]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[8]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[9]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[10]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[11]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[12]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[13]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[14]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[15]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnA_buf[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[0]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[1]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[2]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[3]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[4]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[5]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[6]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[7]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[8]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[9]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[10]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[11]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[12]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[13]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[14]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[15]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnA[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[1]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[2]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[3]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[4]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[5]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[6]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[7]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[8]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[9]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[10]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[11]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[12]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[13]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[14]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[15]/Q} .original_name {Timer_Counter_16_bit_4_inst/OCRnB_buf[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[0]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[1]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[2]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[3]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[4]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[5]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[6]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[7]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[8]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[9]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[10]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[11]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[12]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[13]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[14]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[15]/QN} .original_name {Timer_Counter_16_bit_4_inst/OCRnB[15]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCnA_Int_reg/Q .original_name Timer_Counter_16_bit_4_inst/OCnA_Int/q}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_4_inst_OCnB_Int_reg/Q .original_name Timer_Counter_16_bit_4_inst/OCnB_Int/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnA[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[1]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnA[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[4]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCCRnA[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[5]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnA[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[6]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnA[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[7]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnA[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnB[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[1]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnB[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[2]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnB[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[3]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnB[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[4]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnB[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[6]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnB[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[7]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCCRnB[7]/q}}
catch {set_db pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTnWrFl_reg/QN .original_name Timer_Counter_16_bit_4_inst/TCNTnWrFl/q}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[0]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[1]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[2]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[3]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[4]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[5]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[6]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[7]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[7]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[8]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[8]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[9]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[9]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[10]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[10]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[11]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[11]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[12]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[12]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[13]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[13]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[14]/QN} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[14]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/TIFRn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[1]/Q} .original_name {Timer_Counter_16_bit_4_inst/TIFRn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[2]/Q} .original_name {Timer_Counter_16_bit_4_inst/TIFRn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[5]/Q} .original_name {Timer_Counter_16_bit_4_inst/TIFRn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/TIMSKn[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[1]/QN} .original_name {Timer_Counter_16_bit_4_inst/TIMSKn[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[2]/QN} .original_name {Timer_Counter_16_bit_4_inst/TIMSKn[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[5]/QN} .original_name {Timer_Counter_16_bit_4_inst/TIMSKn[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[0]/Q} .original_name {Timer_Counter_16_bit_4_inst/Temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[1]/Q} .original_name {Timer_Counter_16_bit_4_inst/Temp[1]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[2]/Q} .original_name {Timer_Counter_16_bit_4_inst/Temp[2]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[3]/Q} .original_name {Timer_Counter_16_bit_4_inst/Temp[3]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[4]/Q} .original_name {Timer_Counter_16_bit_4_inst/Temp[4]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[5]/Q} .original_name {Timer_Counter_16_bit_4_inst/Temp[5]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[6]/Q} .original_name {Timer_Counter_16_bit_4_inst/Temp[6]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[7]/QN} .original_name {Timer_Counter_16_bit_4_inst/Temp[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_r_pnt_reg[0]/QN} .original_name {USARTn_0_inst/FIFO_rx_inst/r_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_r_pnt_reg[1]/QN} .original_name {USARTn_0_inst/FIFO_rx_inst/r_pnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_w_pnt_reg[0]/QN} .original_name {USARTn_0_inst/FIFO_rx_inst/w_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_w_pnt_reg[1]/QN} .original_name {USARTn_0_inst/FIFO_rx_inst/w_pnt[1]/q}}
catch {set_db pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_empty_int_sync_reg/Q .original_name USARTn_0_inst/FIFO_tx_inst/empty_int_sync/q}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[0]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[1]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[2]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[3]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[4]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[5]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[6]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[7]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[8]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[9]/Q} .original_name {USARTn_0_inst/FIFO_tx_inst/fifo_buf[9]/q}}
catch {set_db pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_full_int_sync_reg/QN .original_name USARTn_0_inst/FIFO_tx_inst/full_int_sync/q}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_r_pnt_reg[0]/QN} .original_name {USARTn_0_inst/FIFO_tx_inst/r_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_r_pnt_reg[1]/QN} .original_name {USARTn_0_inst/FIFO_tx_inst/r_pnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_w_pnt_reg[0]/QN} .original_name {USARTn_0_inst/FIFO_tx_inst/w_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_w_pnt_reg[1]/QN} .original_name {USARTn_0_inst/FIFO_tx_inst/w_pnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[0]/Q} .original_name {USARTn_0_inst/UBRRn[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[1]/Q} .original_name {USARTn_0_inst/UBRRn[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[2]/Q} .original_name {USARTn_0_inst/UBRRn[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[3]/Q} .original_name {USARTn_0_inst/UBRRn[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[4]/Q} .original_name {USARTn_0_inst/UBRRn[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[5]/Q} .original_name {USARTn_0_inst/UBRRn[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[6]/Q} .original_name {USARTn_0_inst/UBRRn[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[7]/Q} .original_name {USARTn_0_inst/UBRRn[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[8]/Q} .original_name {USARTn_0_inst/UBRRn[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[9]/Q} .original_name {USARTn_0_inst/UBRRn[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[10]/Q} .original_name {USARTn_0_inst/UBRRn[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UBRRn_reg[11]/QN} .original_name {USARTn_0_inst/UBRRn[11]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnA_reg[0]/QN} .original_name {USARTn_0_inst/UCSRnA[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnA_reg[1]/Q} .original_name {USARTn_0_inst/UCSRnA[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnA_reg[6]/QN} .original_name {USARTn_0_inst/UCSRnA[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnB_reg[0]/QN} .original_name {USARTn_0_inst/UCSRnB[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnB_reg[2]/QN} .original_name {USARTn_0_inst/UCSRnB[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnB_reg[3]/Q} .original_name {USARTn_0_inst/UCSRnB[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnB_reg[4]/Q} .original_name {USARTn_0_inst/UCSRnB[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnB_reg[5]/QN} .original_name {USARTn_0_inst/UCSRnB[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnB_reg[6]/QN} .original_name {USARTn_0_inst/UCSRnB[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnB_reg[7]/QN} .original_name {USARTn_0_inst/UCSRnB[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[0]/Q} .original_name {USARTn_0_inst/UCSRnC[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[1]/Q} .original_name {USARTn_0_inst/UCSRnC[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[2]/Q} .original_name {USARTn_0_inst/UCSRnC[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[3]/Q} .original_name {USARTn_0_inst/UCSRnC[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[4]/QN} .original_name {USARTn_0_inst/UCSRnC[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[5]/QN} .original_name {USARTn_0_inst/UCSRnC[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[6]/Q} .original_name {USARTn_0_inst/UCSRnC[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_UCSRnC_reg[7]/QN} .original_name {USARTn_0_inst/UCSRnC[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[0]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[1]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[2]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[3]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[4]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[5]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[6]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[7]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[8]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[9]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[10]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[11]/QN} .original_name {USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[11]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[0]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[1]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[2]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[3]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[4]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[5]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[6]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[7]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[8]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[9]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[10]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[11]/Q} .original_name {USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[11]/q}}
catch {set_db pin:ATmega328pb/USARTn_0_inst_rc_done_reg/QN .original_name USARTn_0_inst/rc_done/q}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rc_state_reg[0]/QN} .original_name {USARTn_0_inst/rc_state[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rc_state_reg[1]/QN} .original_name {USARTn_0_inst/rc_state[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[0]/QN} .original_name {USARTn_0_inst/rx_baud_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[1]/QN} .original_name {USARTn_0_inst/rx_baud_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[2]/QN} .original_name {USARTn_0_inst/rx_baud_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[3]/QN} .original_name {USARTn_0_inst/rx_baud_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[0]/QN} .original_name {USARTn_0_inst/rx_bitcnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[1]/QN} .original_name {USARTn_0_inst/rx_bitcnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[2]/QN} .original_name {USARTn_0_inst/rx_bitcnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[3]/QN} .original_name {USARTn_0_inst/rx_bitcnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_sh_reg_reg[8]/Q} .original_name {USARTn_0_inst/rx_sh_reg[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_sh_reg_reg[9]/QN} .original_name {USARTn_0_inst/rx_sh_reg[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_sh_reg_reg[10]/QN} .original_name {USARTn_0_inst/rx_sh_reg[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_sync_reg[0]/Q} .original_name {USARTn_0_inst/rx_sync[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_rx_sync_reg[1]/Q} .original_name {USARTn_0_inst/rx_sync[1]/q}}
catch {set_db pin:ATmega328pb/USARTn_0_inst_tr_done_reg/QN .original_name USARTn_0_inst/tr_done/q}
catch {set_db pin:ATmega328pb/USARTn_0_inst_tr_state_reg/Q .original_name USARTn_0_inst/tr_state/q}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[0]/Q} .original_name {USARTn_0_inst/tx_baud_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[1]/Q} .original_name {USARTn_0_inst/tx_baud_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[2]/Q} .original_name {USARTn_0_inst/tx_baud_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[3]/Q} .original_name {USARTn_0_inst/tx_baud_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[0]/QN} .original_name {USARTn_0_inst/tx_bitcnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[1]/QN} .original_name {USARTn_0_inst/tx_bitcnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[2]/QN} .original_name {USARTn_0_inst/tx_bitcnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[3]/QN} .original_name {USARTn_0_inst/tx_bitcnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[0]/Q} .original_name {USARTn_0_inst/tx_sh_reg[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[1]/Q} .original_name {USARTn_0_inst/tx_sh_reg[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[2]/Q} .original_name {USARTn_0_inst/tx_sh_reg[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[3]/Q} .original_name {USARTn_0_inst/tx_sh_reg[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[4]/Q} .original_name {USARTn_0_inst/tx_sh_reg[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[5]/Q} .original_name {USARTn_0_inst/tx_sh_reg[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[6]/Q} .original_name {USARTn_0_inst/tx_sh_reg[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[7]/Q} .original_name {USARTn_0_inst/tx_sh_reg[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[8]/Q} .original_name {USARTn_0_inst/tx_sh_reg[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[9]/Q} .original_name {USARTn_0_inst/tx_sh_reg[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[10]/Q} .original_name {USARTn_0_inst/tx_sh_reg[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_r_pnt_reg[0]/QN} .original_name {USARTn_1_inst/FIFO_rx_inst/r_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_r_pnt_reg[1]/QN} .original_name {USARTn_1_inst/FIFO_rx_inst/r_pnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_w_pnt_reg[0]/QN} .original_name {USARTn_1_inst/FIFO_rx_inst/w_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_w_pnt_reg[1]/QN} .original_name {USARTn_1_inst/FIFO_rx_inst/w_pnt[1]/q}}
catch {set_db pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_empty_int_sync_reg/Q .original_name USARTn_1_inst/FIFO_tx_inst/empty_int_sync/q}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[0]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[1]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[2]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[3]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[4]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[5]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[6]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[7]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[8]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[9]/Q} .original_name {USARTn_1_inst/FIFO_tx_inst/fifo_buf[9]/q}}
catch {set_db pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_full_int_sync_reg/Q .original_name USARTn_1_inst/FIFO_tx_inst/full_int_sync/q}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_r_pnt_reg[0]/QN} .original_name {USARTn_1_inst/FIFO_tx_inst/r_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_r_pnt_reg[1]/QN} .original_name {USARTn_1_inst/FIFO_tx_inst/r_pnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_w_pnt_reg[0]/QN} .original_name {USARTn_1_inst/FIFO_tx_inst/w_pnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_w_pnt_reg[1]/QN} .original_name {USARTn_1_inst/FIFO_tx_inst/w_pnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_Temp_reg[3]/QN} .original_name {USARTn_1_inst/Temp[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[0]/Q} .original_name {USARTn_1_inst/UBRRn[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[1]/Q} .original_name {USARTn_1_inst/UBRRn[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[2]/Q} .original_name {USARTn_1_inst/UBRRn[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[3]/Q} .original_name {USARTn_1_inst/UBRRn[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[4]/Q} .original_name {USARTn_1_inst/UBRRn[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[5]/Q} .original_name {USARTn_1_inst/UBRRn[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[6]/Q} .original_name {USARTn_1_inst/UBRRn[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[7]/Q} .original_name {USARTn_1_inst/UBRRn[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[8]/Q} .original_name {USARTn_1_inst/UBRRn[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[9]/Q} .original_name {USARTn_1_inst/UBRRn[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[10]/Q} .original_name {USARTn_1_inst/UBRRn[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UBRRn_reg[11]/QN} .original_name {USARTn_1_inst/UBRRn[11]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnA_reg[0]/QN} .original_name {USARTn_1_inst/UCSRnA[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnA_reg[1]/Q} .original_name {USARTn_1_inst/UCSRnA[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnA_reg[6]/QN} .original_name {USARTn_1_inst/UCSRnA[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnB_reg[0]/QN} .original_name {USARTn_1_inst/UCSRnB[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnB_reg[2]/QN} .original_name {USARTn_1_inst/UCSRnB[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnB_reg[3]/Q} .original_name {USARTn_1_inst/UCSRnB[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnB_reg[4]/Q} .original_name {USARTn_1_inst/UCSRnB[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnB_reg[5]/QN} .original_name {USARTn_1_inst/UCSRnB[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnB_reg[6]/QN} .original_name {USARTn_1_inst/UCSRnB[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnB_reg[7]/QN} .original_name {USARTn_1_inst/UCSRnB[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[0]/Q} .original_name {USARTn_1_inst/UCSRnC[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[1]/Q} .original_name {USARTn_1_inst/UCSRnC[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[2]/Q} .original_name {USARTn_1_inst/UCSRnC[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[3]/Q} .original_name {USARTn_1_inst/UCSRnC[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[4]/QN} .original_name {USARTn_1_inst/UCSRnC[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[5]/QN} .original_name {USARTn_1_inst/UCSRnC[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[6]/Q} .original_name {USARTn_1_inst/UCSRnC[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_UCSRnC_reg[7]/QN} .original_name {USARTn_1_inst/UCSRnC[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[0]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[1]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[2]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[3]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[4]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[5]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[6]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[7]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[8]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[9]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[10]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[11]/QN} .original_name {USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[11]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[0]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[1]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[2]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[3]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[4]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[5]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[6]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[7]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[8]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[9]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[10]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[11]/Q} .original_name {USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[11]/q}}
catch {set_db pin:ATmega328pb/USARTn_1_inst_rc_done_reg/QN .original_name USARTn_1_inst/rc_done/q}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rc_state_reg[0]/QN} .original_name {USARTn_1_inst/rc_state[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rc_state_reg[1]/QN} .original_name {USARTn_1_inst/rc_state[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[0]/QN} .original_name {USARTn_1_inst/rx_baud_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[1]/QN} .original_name {USARTn_1_inst/rx_baud_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[2]/QN} .original_name {USARTn_1_inst/rx_baud_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[3]/QN} .original_name {USARTn_1_inst/rx_baud_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[0]/QN} .original_name {USARTn_1_inst/rx_bitcnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[1]/QN} .original_name {USARTn_1_inst/rx_bitcnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[2]/QN} .original_name {USARTn_1_inst/rx_bitcnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[3]/QN} .original_name {USARTn_1_inst/rx_bitcnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_sh_reg_reg[8]/Q} .original_name {USARTn_1_inst/rx_sh_reg[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_sh_reg_reg[9]/QN} .original_name {USARTn_1_inst/rx_sh_reg[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_sh_reg_reg[10]/QN} .original_name {USARTn_1_inst/rx_sh_reg[10]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_sync_reg[0]/Q} .original_name {USARTn_1_inst/rx_sync[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_rx_sync_reg[1]/Q} .original_name {USARTn_1_inst/rx_sync[1]/q}}
catch {set_db pin:ATmega328pb/USARTn_1_inst_tr_done_reg/QN .original_name USARTn_1_inst/tr_done/q}
catch {set_db pin:ATmega328pb/USARTn_1_inst_tr_state_reg/Q .original_name USARTn_1_inst/tr_state/q}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[0]/Q} .original_name {USARTn_1_inst/tx_baud_cnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[1]/Q} .original_name {USARTn_1_inst/tx_baud_cnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[2]/Q} .original_name {USARTn_1_inst/tx_baud_cnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[3]/Q} .original_name {USARTn_1_inst/tx_baud_cnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[0]/QN} .original_name {USARTn_1_inst/tx_bitcnt[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[1]/QN} .original_name {USARTn_1_inst/tx_bitcnt[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[2]/QN} .original_name {USARTn_1_inst/tx_bitcnt[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[3]/QN} .original_name {USARTn_1_inst/tx_bitcnt[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[0]/Q} .original_name {USARTn_1_inst/tx_sh_reg[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[1]/Q} .original_name {USARTn_1_inst/tx_sh_reg[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[2]/Q} .original_name {USARTn_1_inst/tx_sh_reg[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[3]/Q} .original_name {USARTn_1_inst/tx_sh_reg[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[4]/Q} .original_name {USARTn_1_inst/tx_sh_reg[4]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[5]/Q} .original_name {USARTn_1_inst/tx_sh_reg[5]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[6]/Q} .original_name {USARTn_1_inst/tx_sh_reg[6]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[7]/Q} .original_name {USARTn_1_inst/tx_sh_reg[7]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[8]/Q} .original_name {USARTn_1_inst/tx_sh_reg[8]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[9]/Q} .original_name {USARTn_1_inst/tx_sh_reg[9]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[10]/Q} .original_name {USARTn_1_inst/tx_sh_reg[10]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[0]/QN} .original_name {prescaler0_inst/counter[0]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[1]/QN} .original_name {prescaler0_inst/counter[1]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[2]/QN} .original_name {prescaler0_inst/counter[2]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[3]/QN} .original_name {prescaler0_inst/counter[3]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[4]/QN} .original_name {prescaler0_inst/counter[4]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[5]/QN} .original_name {prescaler0_inst/counter[5]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[6]/QN} .original_name {prescaler0_inst/counter[6]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[7]/QN} .original_name {prescaler0_inst/counter[7]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[8]/QN} .original_name {prescaler0_inst/counter[8]/q}}
catch {set_db {pin:ATmega328pb/prescaler0_inst_counter_reg[9]/QN} .original_name {prescaler0_inst/counter[9]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[0]/QN} .original_name {prescaler1_inst/counter[0]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[1]/QN} .original_name {prescaler1_inst/counter[1]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[2]/QN} .original_name {prescaler1_inst/counter[2]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[3]/QN} .original_name {prescaler1_inst/counter[3]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[4]/QN} .original_name {prescaler1_inst/counter[4]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[5]/QN} .original_name {prescaler1_inst/counter[5]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[6]/QN} .original_name {prescaler1_inst/counter[6]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[7]/QN} .original_name {prescaler1_inst/counter[7]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[8]/QN} .original_name {prescaler1_inst/counter[8]/q}}
catch {set_db {pin:ATmega328pb/prescaler1_inst_counter_reg[9]/Q} .original_name {prescaler1_inst/counter[9]/q}}
catch {set_db {pin:ATmega328pb/prescaler_reset_inst_GTCCR_reg[0]/Q} .original_name {prescaler_reset_inst/GTCCR[0]/q}}
catch {set_db {pin:ATmega328pb/prescaler_reset_inst_GTCCR_reg[1]/Q} .original_name {prescaler_reset_inst/GTCCR[1]/q}}
catch {set_db {pin:ATmega328pb/prescaler_reset_inst_GTCCR_reg[7]/Q} .original_name {prescaler_reset_inst/GTCCR[7]/q}}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t0_sync_delay_reg/QN .original_name mux_after_prescaler0_inst/t0_sync_delay/q}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t1_sync_delay_reg/QN .original_name mux_after_prescaler0_inst/t1_sync_delay/q}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t3_sync_delay_reg/QN .original_name mux_after_prescaler0_inst/t3_sync_delay/q}
catch {set_db pin:ATmega328pb/mux_after_prescaler0_inst_t4_sync_delay_reg/QN .original_name mux_after_prescaler0_inst/t4_sync_delay/q}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_Temp_reg[2]/Q} .original_name {USARTn_1_inst/Temp[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_Temp_reg[1]/Q} .original_name {USARTn_1_inst/Temp[1]/q}}
catch {set_db {pin:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[0]/Q} .original_name {SPI_0_inst/SlvSMSt_Current[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_Temp_reg[3]/Q} .original_name {USARTn_0_inst/Temp[3]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_Temp_reg[1]/Q} .original_name {USARTn_0_inst/Temp[1]/q}}
catch {set_db {pin:ATmega328pb/USARTn_1_inst_Temp_reg[0]/Q} .original_name {USARTn_1_inst/Temp[0]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_Temp_reg[2]/Q} .original_name {USARTn_0_inst/Temp[2]/q}}
catch {set_db {pin:ATmega328pb/USARTn_0_inst_Temp_reg[0]/Q} .original_name {USARTn_0_inst/Temp[0]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[15]/Q} .original_name {Timer_Counter_16_bit_4_inst/TCNTn[15]/q}}
catch {set_db {pin:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/Q} .original_name {Timer_Counter_16_bit_1_inst/TCNTn[15]/q}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_e_ext_post_inc_delay_reg .original_name CPU_core/pm_fetch_dec_Inst/lpm_e_ext_post_inc_delay}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_rst_dly_reg .original_name NVM_Mode_inst/rst_dly}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[7]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[7]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[7]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[7]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[6]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[6]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[6]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[6]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[7]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[7]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[7]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[7]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[3]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[3]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[3]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dbusout_int_delay_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/dbusout_int_delay[7]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sts_st_current_delay_reg .original_name CPU_core/pm_fetch_dec_Inst/sts_st_current_delay}
catch {set_db inst:ATmega328pb/EEPROMIF_inst_EEPROMIFIRQ_reg .original_name EEPROMIF_inst/EEPROMIFIRQ}
catch {set_db inst:ATmega328pb/Ext_Int_inst_EXTINT0_delay_reg .original_name Ext_Int_inst/EXTINT0_delay}
catch {set_db inst:ATmega328pb/Ext_Int_inst_EXTINT1_delay_reg .original_name Ext_Int_inst/EXTINT1_delay}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_next_state_reg[0]} .original_name {{NVM_Normal_inst/next_state[0]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_next_state_reg[1]} .original_name {{NVM_Normal_inst/next_state[1]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_next_state_reg[2]} .original_name {{NVM_Normal_inst/next_state[2]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_next_state_reg[3]} .original_name {{NVM_Normal_inst/next_state[3]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[0]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[0]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[1]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[1]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[2]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[2]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[3]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[3]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[4]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[4]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[5]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[5]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[6]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_latch[6]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[0]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[0]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[1]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[1]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[2]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[2]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[3]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[3]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[4]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[4]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[5]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[5]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[6]} .original_name {{Port_B_inst/IO_Port_B_inst/synchronizer_pinx_inst/d_sync_int[6]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[0]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[0]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[1]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[1]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[2]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[2]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[3]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[3]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[4]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[4]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[5]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_latch[5]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[0]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[0]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[1]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[1]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[2]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[2]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[3]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[3]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[4]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[4]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[5]} .original_name {{Port_C_inst/IO_Port_C_inst/synchronizer_pinx_inst/d_sync_int[5]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[0]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[0]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[1]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[1]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[2]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[2]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[3]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[3]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[4]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[4]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[5]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[5]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[6]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_latch[6]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[0]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[0]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[1]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[1]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[2]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[2]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[3]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[3]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[4]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[4]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[5]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[5]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[6]} .original_name {{Port_D_inst/IO_Port_D_inst/synchronizer_pinx_inst/d_sync_int[6]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[0]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[0]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[1]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[1]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_latch_reg[2]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_latch[2]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[0]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[0]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[1]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[1]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[2]} .original_name {{Port_E_inst/IO_Port_E_inst/synchronizer_pinx_inst/d_sync_int[2]}}}
catch {set_db inst:ATmega328pb/SPI_0_inst_sck_EdgeDetDFF_reg .original_name SPI_0_inst/sck_EdgeDetDFF}
catch {set_db inst:ATmega328pb/SPI_1_inst_sck_EdgeDetDFF_reg .original_name SPI_1_inst/sck_EdgeDetDFF}
catch {set_db inst:ATmega328pb/TWIn_0_inst_scl_i_sync_reg .original_name TWIn_0_inst/scl_i_sync}
catch {set_db inst:ATmega328pb/TWIn_0_inst_sda_i_sync_reg .original_name TWIn_0_inst/sda_i_sync}
catch {set_db inst:ATmega328pb/TWIn_0_inst_sda_int_reg .original_name TWIn_0_inst/sda_int}
catch {set_db inst:ATmega328pb/TWIn_1_inst_scl_i_sync_reg .original_name TWIn_1_inst/scl_i_sync}
catch {set_db inst:ATmega328pb/TWIn_1_inst_sda_i_sync_reg .original_name TWIn_1_inst/sda_i_sync}
catch {set_db inst:ATmega328pb/TWIn_1_inst_sda_int_reg .original_name TWIn_1_inst/sda_int}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[6]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[7]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnB[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[6]601} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[7]602} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_cnt_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/ICPn_cnt[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_cnt_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/ICPn_cnt[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_cnt_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/ICPn_cnt[2]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_delay_reg .original_name Timer_Counter_16_bit_1_inst/ICPn_delay}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnC_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnC[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnC_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnC[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_cnt_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/ICPn_cnt[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_cnt_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/ICPn_cnt[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_cnt_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/ICPn_cnt[2]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_delay_reg .original_name Timer_Counter_16_bit_3_inst/ICPn_delay}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnC_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnC[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnC_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnC[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_cnt_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/ICPn_cnt[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_cnt_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/ICPn_cnt[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_cnt_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/ICPn_cnt[2]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_delay_reg .original_name Timer_Counter_16_bit_4_inst/ICPn_delay}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnC_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnC[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnC_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnC[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[0]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[1]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[2]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[3]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[4]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[5]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[6]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[7]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[8]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_dout_sync_reg[9]} .original_name {{USARTn_0_inst/FIFO_tx_inst/dout_sync[9]}}}
catch {set_db inst:ATmega328pb/USARTn_0_inst_XCK_int_reg .original_name USARTn_0_inst/XCK_int}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_sync_reg[2]} .original_name {{USARTn_0_inst/rx_sync[2]}}}
catch {set_db inst:ATmega328pb/USARTn_0_inst_tx_samp_delay_reg .original_name USARTn_0_inst/tx_samp_delay}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[0]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[1]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[2]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[3]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[4]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[5]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[6]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[7]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[8]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_dout_sync_reg[9]} .original_name {{USARTn_1_inst/FIFO_tx_inst/dout_sync[9]}}}
catch {set_db inst:ATmega328pb/USARTn_1_inst_XCK_int_reg .original_name USARTn_1_inst/XCK_int}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_sync_reg[2]} .original_name {{USARTn_1_inst/rx_sync[2]}}}
catch {set_db inst:ATmega328pb/USARTn_1_inst_tx_samp_delay_reg .original_name USARTn_1_inst/tx_samp_delay}
catch {set_db {inst:ATmega328pb/mux_after_prescaler0_inst_synchronizer_tn3_inst_d_sync_int_reg[0]} .original_name {{mux_after_prescaler0_inst/synchronizer_tn3_inst/d_sync_int[0]}}}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t0_n_sync_delay_reg .original_name mux_after_prescaler0_inst/t0_n_sync_delay}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t1_n_sync_delay_reg .original_name mux_after_prescaler0_inst/t1_n_sync_delay}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t3_n_sync_delay_reg .original_name mux_after_prescaler0_inst/t3_n_sync_delay}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t4_n_sync_delay_reg .original_name mux_after_prescaler0_inst/t4_n_sync_delay}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[0]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[1]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[2]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[3]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[4]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[5]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[6]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_BP_Inst_temp_in_data_current_reg[7]} .original_name {{CPU_core/BP_Inst/temp_in_data_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[0]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[1]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[2]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[3]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[4]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[5]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[6]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[7]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[8]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[8]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[9]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[9]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[10]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[10]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[11]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[11]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[12]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[12]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[13]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[13]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[14]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[14]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[15]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[15]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[16]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[16]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[17]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[17]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[18]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[18]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[19]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[19]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[20]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[20]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[21]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[21]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[22]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[22]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[23]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[23]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[24]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[24]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[25]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[25]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[26]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[26]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[27]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[27]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[28]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[28]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[29]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[29]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[30]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[30]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[31]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[31]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[32]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[32]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[33]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[33]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[34]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[34]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[35]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[35]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[36]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[36]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[37]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[37]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[38]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[38]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[39]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[39]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[40]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[40]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[41]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[41]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[42]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[42]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[43]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[43]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[44]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[44]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[45]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[45]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[46]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[46]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[47]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[47]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[48]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[48]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[49]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[49]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[50]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[50]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[51]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[51]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[52]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[52]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[53]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[53]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[54]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[54]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[55]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[55]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[56]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[56]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[57]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[57]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[58]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[58]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[59]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[59]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[60]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[60]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[61]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[61]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[62]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[62]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[63]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[63]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[64]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[64]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[65]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[65]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[66]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[66]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[67]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[67]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[68]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[68]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[69]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[69]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[70]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[70]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[71]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[71]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[72]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[72]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[73]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[73]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[74]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[74]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[75]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[75]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[76]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[76]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[77]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[77]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[78]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[78]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[79]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[79]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[80]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[80]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[81]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[81]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[82]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[82]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[83]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[83]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[84]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[84]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[85]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[85]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[86]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[86]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[87]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[87]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[88]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[88]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[89]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[89]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[90]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[90]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[91]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[91]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[92]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[92]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[93]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[93]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[94]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[94]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[95]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[95]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[96]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[96]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[97]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[97]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[98]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[98]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[99]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[99]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[100]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[100]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[101]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[101]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[102]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[102]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[103]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[103]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[104]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[104]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[105]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[105]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[106]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[106]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[107]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[107]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[108]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[108]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[109]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[109]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[110]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[110]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[111]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[111]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[112]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[112]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[113]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[113]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[114]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[114]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[115]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[115]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[116]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[116]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[117]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[117]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[118]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[118]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[119]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[119]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[120]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[120]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[121]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[121]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[122]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[122]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[123]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[123]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[124]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[124]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[125]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[125]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[126]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[126]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[127]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[127]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[128]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[128]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[129]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[129]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[130]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[130]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[131]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[131]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[132]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[132]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[133]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[133]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[134]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[134]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[135]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[135]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[136]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[136]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[137]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[137]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[138]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[138]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[139]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[139]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[140]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[140]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[141]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[141]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[142]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[142]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[143]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[143]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[144]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[144]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[145]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[145]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[146]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[146]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[147]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[147]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[148]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[148]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[149]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[149]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[150]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[150]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[151]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[151]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[152]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[152]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[153]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[153]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[154]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[154]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[155]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[155]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[156]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[156]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[157]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[157]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[158]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[158]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[159]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[159]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[160]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[160]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[161]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[161]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[162]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[162]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[163]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[163]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[164]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[164]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[165]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[165]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[166]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[166]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[167]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[167]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[168]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[168]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[169]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[169]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[170]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[170]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[171]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[171]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[172]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[172]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[173]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[173]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[174]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[174]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[175]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[175]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[176]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[176]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[177]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[177]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[178]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[178]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[179]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[179]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[180]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[180]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[181]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[181]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[182]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[182]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[183]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[183]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[184]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[184]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[185]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[185]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[186]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[186]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[187]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[187]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[188]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[188]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[189]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[189]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[190]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[190]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[191]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[191]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[192]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[192]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[193]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[193]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[194]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[194]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[195]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[195]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[196]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[196]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[197]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[197]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[198]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[198]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[199]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[199]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[200]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[200]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[201]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[201]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[202]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[202]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[203]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[203]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[204]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[204]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[205]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[205]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[206]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[206]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[207]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[207]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[208]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[208]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[209]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[209]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[210]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[210]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[211]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[211]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[212]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[212]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[213]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[213]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[214]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[214]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[215]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[215]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[216]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[216]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[217]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[217]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[218]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[218]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[219]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[219]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[220]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[220]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[221]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[221]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[222]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[222]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[223]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[223]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[224]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[224]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[225]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[225]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[226]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[226]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[227]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[227]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[228]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[228]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[229]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[229]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[230]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[230]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[231]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[231]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[232]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[232]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[233]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[233]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[234]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[234]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[235]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[235]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[236]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[236]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[237]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[237]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[238]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[238]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[239]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[239]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[240]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[240]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[241]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[241]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[242]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[242]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[243]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[243]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[244]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[244]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[245]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[245]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[246]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[246]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[247]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[247]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[248]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[248]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[249]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[249]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[250]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[250]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[251]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[251]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[252]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[252]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[253]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[253]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[254]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[254]}}}
catch {set_db {inst:ATmega328pb/CPU_core_GPRF_Inst_gprf_current_vect_reg[255]} .original_name {{CPU_core/GPRF_Inst/gprf_current_vect[255]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[0]} .original_name {{CPU_core/IORegs_Inst/sph_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[1]} .original_name {{CPU_core/IORegs_Inst/sph_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[2]} .original_name {{CPU_core/IORegs_Inst/sph_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[3]} .original_name {{CPU_core/IORegs_Inst/sph_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[4]} .original_name {{CPU_core/IORegs_Inst/sph_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[5]} .original_name {{CPU_core/IORegs_Inst/sph_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[6]} .original_name {{CPU_core/IORegs_Inst/sph_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sph_current_reg[7]} .original_name {{CPU_core/IORegs_Inst/sph_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[0]} .original_name {{CPU_core/IORegs_Inst/spl_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[1]} .original_name {{CPU_core/IORegs_Inst/spl_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[2]} .original_name {{CPU_core/IORegs_Inst/spl_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[3]} .original_name {{CPU_core/IORegs_Inst/spl_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[4]} .original_name {{CPU_core/IORegs_Inst/spl_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[5]} .original_name {{CPU_core/IORegs_Inst/spl_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[6]} .original_name {{CPU_core/IORegs_Inst/spl_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_spl_current_reg[7]} .original_name {{CPU_core/IORegs_Inst/spl_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[0]} .original_name {{CPU_core/IORegs_Inst/sreg_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[1]} .original_name {{CPU_core/IORegs_Inst/sreg_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[2]} .original_name {{CPU_core/IORegs_Inst/sreg_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[3]} .original_name {{CPU_core/IORegs_Inst/sreg_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[4]} .original_name {{CPU_core/IORegs_Inst/sreg_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[5]} .original_name {{CPU_core/IORegs_Inst/sreg_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[6]} .original_name {{CPU_core/IORegs_Inst/sreg_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_IORegs_Inst_sreg_current_reg[7]} .original_name {{CPU_core/IORegs_Inst/sreg_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[0]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[1]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[2]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[3]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[4]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[5]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[6]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[7]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[8]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[8]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[9]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[9]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[10]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[10]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[11]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[11]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[12]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[12]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[13]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[13]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[14]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[14]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[15]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_a_in[15]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[6]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[7]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[8]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[8]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[9]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[9]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[10]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[10]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[11]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[11]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[12]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[12]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[13]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[13]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[14]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[14]}}}
catch {set_db {inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_adder_b_in_reg[15]} .original_name {{CPU_core/mul_is_used.avr_mul_Inst/adder_b_in[15]}}}
catch {set_db inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_rd_zero_fl_reg .original_name CPU_core/mul_is_used.avr_mul_Inst/rd_zero_fl}
catch {set_db inst:ATmega328pb/CPU_core_mul_is_used.avr_mul_Inst_rr_zero_fl_reg .original_name CPU_core/mul_is_used.avr_mul_Inst/rr_zero_fl}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_sbiw_encoder_mux_out_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_current[4]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_adiw_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/adiw_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_brxx_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/brxx_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_call_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/call_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_call_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/call_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_call_st3_current_reg .original_name CPU_core/pm_fetch_dec_Inst/call_st3_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_bit_num_tmp_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_bit_num_tmp_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_bit_num_tmp_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_bit_num_tmp_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_bit_num_tmp_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_bit_num_tmp_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_sbi_io_adr_tmp_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_current[4]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_cbi_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/cbi_st_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_dex_adrreg_d_latched_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/dex_adrreg_d_latched_current[4]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_fmulx_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/fmulx_st_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_gp_reg_tmp_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/gp_reg_tmp_current[7]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_icall_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/icall_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_icall_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/icall_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ijmp_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ijmp_st_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[8]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[8]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[9]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[9]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[10]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[10]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[11]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[11]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[12]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[12]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[13]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[13]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[14]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[14]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_instruction_reg_current_reg[15]} .original_name {{CPU_core/pm_fetch_dec_Inst/instruction_reg_current[15]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_io_file_adr_space_current_reg .original_name CPU_core/pm_fetch_dec_Inst/io_file_adr_space_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irq_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/irq_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irq_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/irq_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irq_st3_current_reg .original_name CPU_core/pm_fetch_dec_Inst/irq_st3_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqack_int_current_reg .original_name CPU_core/pm_fetch_dec_Inst/irqack_int_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/irqackad_int_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/irqackad_int_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/irqackad_int_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/irqackad_int_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/irqackad_int_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_irqackad_int_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/irqackad_int_current[5]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_jmp_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/jmp_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_jmp_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/jmp_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ld_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ld_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lds_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/lds_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_e_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/lpm_e_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_e_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/lpm_e_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/lpm_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_lpm_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/lpm_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_mul_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/mul_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_muls_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/muls_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ncall_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ncall_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nicall_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nicall_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nirq_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nirq_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_njmp_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/njmp_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nlpm_e_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nlpm_e_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nlpm_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nlpm_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nrcall_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nrcall_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nret_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nret_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nreti_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nreti_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nskip_inst_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nskip_inst_st0_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_nspm_st0_current_reg .original_name CPU_core/pm_fetch_dec_Inst/nspm_st0_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[8]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[8]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[9]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[9]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[10]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[10]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[11]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[11]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[12]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[12]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[13]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[13]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[14]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[14]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_for_interrupt_current_reg[15]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_for_interrupt_current[15]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_high_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pc_low_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/pc_low_current[7]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_pop_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/pop_st_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_high_fr_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_high_fr_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[8]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[8]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[9]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[9]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[10]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[10]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[11]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[11]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[12]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[12]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[13]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[13]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[14]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[14]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_program_counter_tmp_current_reg[15]} .original_name {{CPU_core/pm_fetch_dec_Inst/program_counter_tmp_current[15]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_push_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/push_st_current}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[0]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[0]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[1]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[1]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[2]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[2]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[3]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[3]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[4]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[4]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[5]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[5]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[6]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[6]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[7]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[7]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[8]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[8]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[9]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[9]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[10]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[10]}}}
catch {set_db {inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramadr_int_current_reg[11]} .original_name {{CPU_core/pm_fetch_dec_Inst/ramadr_int_current[11]}}}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramre_int_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ramre_int_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ramwe_int_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ramwe_int_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_rcall_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/rcall_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_rcall_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/rcall_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reg_file_adr_space_current_reg .original_name CPU_core/pm_fetch_dec_Inst/reg_file_adr_space_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reg_z_out_lsb_rg_current_reg .original_name CPU_core/pm_fetch_dec_Inst/reg_z_out_lsb_rg_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ret_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ret_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ret_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ret_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_ret_st3_current_reg .original_name CPU_core/pm_fetch_dec_Inst/ret_st3_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reti_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/reti_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reti_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/reti_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_reti_st3_current_reg .original_name CPU_core/pm_fetch_dec_Inst/reti_st3_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_rjmp_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/rjmp_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sbi_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/sbi_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sbiw_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/sbiw_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_skip_inst_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/skip_inst_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_skip_inst_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/skip_inst_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_spm_st1_current_reg .original_name CPU_core/pm_fetch_dec_Inst/spm_st1_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_spm_st2_current_reg .original_name CPU_core/pm_fetch_dec_Inst/spm_st2_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_st_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/st_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_sts_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/sts_st_current}
catch {set_db inst:ATmega328pb/CPU_core_pm_fetch_dec_Inst_xmulx_st_current_reg .original_name CPU_core/pm_fetch_dec_Inst/xmulx_st_current}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[0]} .original_name {{EEPROMIF_inst/EEARH[0]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[1]} .original_name {{EEPROMIF_inst/EEARH[1]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[2]} .original_name {{EEPROMIF_inst/EEARH[2]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[3]} .original_name {{EEPROMIF_inst/EEARH[3]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[4]} .original_name {{EEPROMIF_inst/EEARH[4]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[5]} .original_name {{EEPROMIF_inst/EEARH[5]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[6]} .original_name {{EEPROMIF_inst/EEARH[6]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARH_reg[7]} .original_name {{EEPROMIF_inst/EEARH[7]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[0]} .original_name {{EEPROMIF_inst/EEARL[0]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[1]} .original_name {{EEPROMIF_inst/EEARL[1]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[2]} .original_name {{EEPROMIF_inst/EEARL[2]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[3]} .original_name {{EEPROMIF_inst/EEARL[3]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[4]} .original_name {{EEPROMIF_inst/EEARL[4]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[5]} .original_name {{EEPROMIF_inst/EEARL[5]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[6]} .original_name {{EEPROMIF_inst/EEARL[6]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEARL_reg[7]} .original_name {{EEPROMIF_inst/EEARL[7]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[0]} .original_name {{EEPROMIF_inst/EECR[0]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[1]} .original_name {{EEPROMIF_inst/EECR[1]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[2]} .original_name {{EEPROMIF_inst/EECR[2]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[3]} .original_name {{EEPROMIF_inst/EECR[3]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[4]} .original_name {{EEPROMIF_inst/EECR[4]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[5]} .original_name {{EEPROMIF_inst/EECR[5]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[6]} .original_name {{EEPROMIF_inst/EECR[6]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EECR_reg[7]} .original_name {{EEPROMIF_inst/EECR[7]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[0]} .original_name {{EEPROMIF_inst/EEDR[0]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[1]} .original_name {{EEPROMIF_inst/EEDR[1]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[2]} .original_name {{EEPROMIF_inst/EEDR[2]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[3]} .original_name {{EEPROMIF_inst/EEDR[3]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[4]} .original_name {{EEPROMIF_inst/EEDR[4]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[5]} .original_name {{EEPROMIF_inst/EEDR[5]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[6]} .original_name {{EEPROMIF_inst/EEDR[6]}}}
catch {set_db {inst:ATmega328pb/EEPROMIF_inst_EEDR_reg[7]} .original_name {{EEPROMIF_inst/EEDR[7]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EICRA_reg[0]} .original_name {{Ext_Int_inst/EICRA[0]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EICRA_reg[1]} .original_name {{Ext_Int_inst/EICRA[1]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EICRA_reg[2]} .original_name {{Ext_Int_inst/EICRA[2]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EICRA_reg[3]} .original_name {{Ext_Int_inst/EICRA[3]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EIFR_reg[0]} .original_name {{Ext_Int_inst/EIFR[0]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EIFR_reg[1]} .original_name {{Ext_Int_inst/EIFR[1]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EIMSK_reg[0]} .original_name {{Ext_Int_inst/EIMSK[0]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_EIMSK_reg[1]} .original_name {{Ext_Int_inst/EIMSK[1]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_PCICR_reg[1]} .original_name {{Ext_Int_inst/PCICR[1]}}}
catch {set_db {inst:ATmega328pb/Ext_Int_inst_PCMSK1_reg[6]} .original_name {{Ext_Int_inst/PCMSK1[6]}}}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_Disable_ireset_reg .original_name NVM_Mode_inst/Disable_ireset}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[0]} .original_name {{NVM_Mode_inst/Flag[0]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[1]} .original_name {{NVM_Mode_inst/Flag[1]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[2]} .original_name {{NVM_Mode_inst/Flag[2]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[3]} .original_name {{NVM_Mode_inst/Flag[3]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[4]} .original_name {{NVM_Mode_inst/Flag[4]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[5]} .original_name {{NVM_Mode_inst/Flag[5]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[6]} .original_name {{NVM_Mode_inst/Flag[6]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_Flag_reg[7]} .original_name {{NVM_Mode_inst/Flag[7]}}}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_NVM_iore_reg183 .original_name NVM_Mode_inst/NVM_iore}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_NVM_iowe_reg185 .original_name NVM_Mode_inst/NVM_iowe}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_SpiCRn_reg187 .original_name NVM_Mode_inst/SpiCRn}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_SpiDRn_reg191 .original_name NVM_Mode_inst/SpiDRn}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_SpiSRn_reg189 .original_name NVM_Mode_inst/SpiSRn}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_clocken1_reg .original_name NVM_Mode_inst/clocken1}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_current_mode_state_reg[0]} .original_name {{NVM_Mode_inst/current_mode_state[0]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_current_mode_state_reg[1]} .original_name {{NVM_Mode_inst/current_mode_state[1]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_current_mode_state_reg[2]} .original_name {{NVM_Mode_inst/current_mode_state[2]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_dbus_in_reg[5]172} .original_name {{NVM_Mode_inst/dbus_in[5]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_dbus_in_reg[6]173} .original_name {{NVM_Mode_inst/dbus_in[6]}}}
catch {set_db inst:ATmega328pb/NVM_Mode_inst_setup_SpiCRn_reg .original_name NVM_Mode_inst/setup_SpiCRn}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_spi_com_reg[0]} .original_name {{NVM_Mode_inst/spi_com[0]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_spi_com_reg[1]} .original_name {{NVM_Mode_inst/spi_com[1]}}}
catch {set_db {inst:ATmega328pb/NVM_Mode_inst_spi_com_reg[2]} .original_name {{NVM_Mode_inst/spi_com[2]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[0]262} .original_name {{NVM_Normal_inst/SPMCSR_reg[0]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[1]263} .original_name {{NVM_Normal_inst/SPMCSR_reg[1]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[2]264} .original_name {{NVM_Normal_inst/SPMCSR_reg[2]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[3]265} .original_name {{NVM_Normal_inst/SPMCSR_reg[3]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[4]266} .original_name {{NVM_Normal_inst/SPMCSR_reg[4]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[5]267} .original_name {{NVM_Normal_inst/SPMCSR_reg[5]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[6]} .original_name {{NVM_Normal_inst/SPMCSR_reg[6]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[6]268} .original_name {{NVM_Normal_inst/SPMCSR_reg[6]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_SPMCSR_reg_reg[7]} .original_name {{NVM_Normal_inst/SPMCSR_reg[7]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_current_state_reg[0]} .original_name {{NVM_Normal_inst/current_state[0]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_current_state_reg[1]} .original_name {{NVM_Normal_inst/current_state[1]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_current_state_reg[2]} .original_name {{NVM_Normal_inst/current_state[2]}}}
catch {set_db {inst:ATmega328pb/NVM_Normal_inst_current_state_reg[3]} .original_name {{NVM_Normal_inst/current_state[3]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[0]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[1]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[2]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[3]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[3]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[4]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[4]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[5]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[5]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[6]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[6]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_ddrx_inst_rg_current_reg[7]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_ddrx_inst/rg_current[7]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[0]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[1]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[2]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[3]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[3]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[4]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[4]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[5]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[5]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[6]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[6]}}}
catch {set_db {inst:ATmega328pb/Port_B_inst_IO_Port_B_inst_rg_md_portx_inst_rg_current_reg[7]} .original_name {{Port_B_inst/IO_Port_B_inst/rg_md_portx_inst/rg_current[7]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[0]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[1]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[2]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[3]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[3]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[4]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[4]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[5]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[5]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_ddrx_inst_rg_current_reg[6]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_ddrx_inst/rg_current[6]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[0]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[1]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[2]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[3]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[3]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[4]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[4]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[5]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[5]}}}
catch {set_db {inst:ATmega328pb/Port_C_inst_IO_Port_C_inst_rg_md_portx_inst_rg_current_reg[6]} .original_name {{Port_C_inst/IO_Port_C_inst/rg_md_portx_inst/rg_current[6]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[0]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[1]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[2]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[3]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[3]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[4]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[4]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[5]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[5]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[6]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[6]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_ddrx_inst_rg_current_reg[7]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_ddrx_inst/rg_current[7]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[0]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[1]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[2]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[3]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[3]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[4]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[4]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[5]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[5]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[6]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[6]}}}
catch {set_db {inst:ATmega328pb/Port_D_inst_IO_Port_D_inst_rg_md_portx_inst_rg_current_reg[7]} .original_name {{Port_D_inst/IO_Port_D_inst/rg_md_portx_inst/rg_current[7]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[0]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[1]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[2]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_ddrx_inst_rg_current_reg[3]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_ddrx_inst/rg_current[3]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[0]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[0]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[1]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[1]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[2]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[2]}}}
catch {set_db {inst:ATmega328pb/Port_E_inst_IO_Port_E_inst_rg_md_portx_inst_rg_current_reg[3]} .original_name {{Port_E_inst/IO_Port_E_inst/rg_md_portx_inst/rg_current[3]}}}
catch {set_db inst:ATmega328pb/SPI_0_inst_DivCntMsb_Current_reg .original_name SPI_0_inst/DivCntMsb_Current}
catch {set_db {inst:ATmega328pb/SPI_0_inst_Div_Current_reg[0]} .original_name {{SPI_0_inst/Div_Current[0]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_Div_Current_reg[1]} .original_name {{SPI_0_inst/Div_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_Div_Current_reg[2]} .original_name {{SPI_0_inst/Div_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_Div_Current_reg[3]} .original_name {{SPI_0_inst/Div_Current[3]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_Div_Current_reg[4]} .original_name {{SPI_0_inst/Div_Current[4]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_Div_Current_reg[5]} .original_name {{SPI_0_inst/Div_Current[5]}}}
catch {set_db inst:ATmega328pb/SPI_0_inst_MstDSamp_Current_reg .original_name SPI_0_inst/MstDSamp_Current}
catch {set_db {inst:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[0]} .original_name {{SPI_0_inst/MstSMSt_Current[0]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[1]} .original_name {{SPI_0_inst/MstSMSt_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[2]} .original_name {{SPI_0_inst/MstSMSt_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_MstSMSt_Current_reg[3]} .original_name {{SPI_0_inst/MstSMSt_Current[3]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[0]} .original_name {{SPI_0_inst/SPCRn[0]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[1]} .original_name {{SPI_0_inst/SPCRn[1]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[2]} .original_name {{SPI_0_inst/SPCRn[2]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[3]} .original_name {{SPI_0_inst/SPCRn[3]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[4]} .original_name {{SPI_0_inst/SPCRn[4]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[5]} .original_name {{SPI_0_inst/SPCRn[5]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[6]} .original_name {{SPI_0_inst/SPCRn[6]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPCRn_reg[7]} .original_name {{SPI_0_inst/SPCRn[7]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[0]} .original_name {{SPI_0_inst/SPDR_Rc[0]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[1]} .original_name {{SPI_0_inst/SPDR_Rc[1]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[2]} .original_name {{SPI_0_inst/SPDR_Rc[2]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[3]} .original_name {{SPI_0_inst/SPDR_Rc[3]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[4]} .original_name {{SPI_0_inst/SPDR_Rc[4]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[5]} .original_name {{SPI_0_inst/SPDR_Rc[5]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[6]} .original_name {{SPI_0_inst/SPDR_Rc[6]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Rc_reg[7]} .original_name {{SPI_0_inst/SPDR_Rc[7]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[0]} .original_name {{SPI_0_inst/SPDR_Sh_Current[0]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[1]} .original_name {{SPI_0_inst/SPDR_Sh_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[2]} .original_name {{SPI_0_inst/SPDR_Sh_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[3]} .original_name {{SPI_0_inst/SPDR_Sh_Current[3]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[4]} .original_name {{SPI_0_inst/SPDR_Sh_Current[4]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[5]} .original_name {{SPI_0_inst/SPDR_Sh_Current[5]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[6]} .original_name {{SPI_0_inst/SPDR_Sh_Current[6]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPDR_Sh_Current_reg[7]} .original_name {{SPI_0_inst/SPDR_Sh_Current[7]}}}
catch {set_db inst:ATmega328pb/SPI_0_inst_SPIFClrSt_Current_reg .original_name SPI_0_inst/SPIFClrSt_Current}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPSRn_reg[0]} .original_name {{SPI_0_inst/SPSRn[0]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPSRn_reg[6]} .original_name {{SPI_0_inst/SPSRn[6]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SPSRn_reg[7]} .original_name {{SPI_0_inst/SPSRn[7]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[1]} .original_name {{SPI_0_inst/SlvSMSt_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[2]} .original_name {{SPI_0_inst/SlvSMSt_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[3]} .original_name {{SPI_0_inst/SlvSMSt_Current[3]}}}
catch {set_db inst:ATmega328pb/SPI_0_inst_TmpIn_Current_reg .original_name SPI_0_inst/TmpIn_Current}
catch {set_db inst:ATmega328pb/SPI_0_inst_UpdRcDataRg_Current_reg .original_name SPI_0_inst/UpdRcDataRg_Current}
catch {set_db inst:ATmega328pb/SPI_0_inst_WCOLClrSt_Current_reg .original_name SPI_0_inst/WCOLClrSt_Current}
catch {set_db inst:ATmega328pb/SPI_0_inst_miso_o_reg .original_name SPI_0_inst/miso_o}
catch {set_db inst:ATmega328pb/SPI_0_inst_sck_o_reg .original_name SPI_0_inst/sck_o}
catch {set_db inst:ATmega328pb/SPI_1_inst_DivCntMsb_Current_reg .original_name SPI_1_inst/DivCntMsb_Current}
catch {set_db {inst:ATmega328pb/SPI_1_inst_Div_Current_reg[0]} .original_name {{SPI_1_inst/Div_Current[0]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_Div_Current_reg[1]} .original_name {{SPI_1_inst/Div_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_Div_Current_reg[2]} .original_name {{SPI_1_inst/Div_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_Div_Current_reg[3]} .original_name {{SPI_1_inst/Div_Current[3]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_Div_Current_reg[4]} .original_name {{SPI_1_inst/Div_Current[4]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_Div_Current_reg[5]} .original_name {{SPI_1_inst/Div_Current[5]}}}
catch {set_db inst:ATmega328pb/SPI_1_inst_MstDSamp_Current_reg .original_name SPI_1_inst/MstDSamp_Current}
catch {set_db {inst:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[0]} .original_name {{SPI_1_inst/MstSMSt_Current[0]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[1]} .original_name {{SPI_1_inst/MstSMSt_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[2]} .original_name {{SPI_1_inst/MstSMSt_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_MstSMSt_Current_reg[3]} .original_name {{SPI_1_inst/MstSMSt_Current[3]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[0]} .original_name {{SPI_1_inst/SPCRn[0]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[1]} .original_name {{SPI_1_inst/SPCRn[1]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[2]} .original_name {{SPI_1_inst/SPCRn[2]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[3]} .original_name {{SPI_1_inst/SPCRn[3]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[4]} .original_name {{SPI_1_inst/SPCRn[4]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[5]} .original_name {{SPI_1_inst/SPCRn[5]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[6]} .original_name {{SPI_1_inst/SPCRn[6]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPCRn_reg[7]} .original_name {{SPI_1_inst/SPCRn[7]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[0]} .original_name {{SPI_1_inst/SPDR_Sh_Current[0]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[1]} .original_name {{SPI_1_inst/SPDR_Sh_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[2]} .original_name {{SPI_1_inst/SPDR_Sh_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[3]} .original_name {{SPI_1_inst/SPDR_Sh_Current[3]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[4]} .original_name {{SPI_1_inst/SPDR_Sh_Current[4]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[5]} .original_name {{SPI_1_inst/SPDR_Sh_Current[5]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[6]} .original_name {{SPI_1_inst/SPDR_Sh_Current[6]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPDR_Sh_Current_reg[7]} .original_name {{SPI_1_inst/SPDR_Sh_Current[7]}}}
catch {set_db inst:ATmega328pb/SPI_1_inst_SPIFClrSt_Current_reg .original_name SPI_1_inst/SPIFClrSt_Current}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPSRn_reg[0]} .original_name {{SPI_1_inst/SPSRn[0]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SPSRn_reg[7]} .original_name {{SPI_1_inst/SPSRn[7]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[0]} .original_name {{SPI_1_inst/SlvSMSt_Current[0]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[1]} .original_name {{SPI_1_inst/SlvSMSt_Current[1]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[2]} .original_name {{SPI_1_inst/SlvSMSt_Current[2]}}}
catch {set_db {inst:ATmega328pb/SPI_1_inst_SlvSMSt_Current_reg[3]} .original_name {{SPI_1_inst/SlvSMSt_Current[3]}}}
catch {set_db inst:ATmega328pb/SPI_1_inst_TmpIn_Current_reg .original_name SPI_1_inst/TmpIn_Current}
catch {set_db inst:ATmega328pb/SPI_1_inst_UpdRcDataRg_Current_reg .original_name SPI_1_inst/UpdRcDataRg_Current}
catch {set_db inst:ATmega328pb/SPI_1_inst_miso_o_reg .original_name SPI_1_inst/miso_o}
catch {set_db inst:ATmega328pb/SPI_1_inst_sck_o_reg .original_name SPI_1_inst/sck_o}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[0]} .original_name {{TWIn_0_inst/Sl_bit_cnt[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[1]} .original_name {{TWIn_0_inst/Sl_bit_cnt[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[2]} .original_name {{TWIn_0_inst/Sl_bit_cnt[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_Sl_bit_cnt_reg[3]} .original_name {{TWIn_0_inst/Sl_bit_cnt[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWAMRn_reg[1]} .original_name {{TWIn_0_inst/TWAMRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWAMRn_reg[2]} .original_name {{TWIn_0_inst/TWAMRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWAMRn_reg[3]} .original_name {{TWIn_0_inst/TWAMRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWAMRn_reg[4]} .original_name {{TWIn_0_inst/TWAMRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWAMRn_reg[5]} .original_name {{TWIn_0_inst/TWAMRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWAMRn_reg[6]} .original_name {{TWIn_0_inst/TWAMRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWAMRn_reg[7]} .original_name {{TWIn_0_inst/TWAMRn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[0]} .original_name {{TWIn_0_inst/TWARn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[1]} .original_name {{TWIn_0_inst/TWARn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[2]} .original_name {{TWIn_0_inst/TWARn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[3]} .original_name {{TWIn_0_inst/TWARn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[4]} .original_name {{TWIn_0_inst/TWARn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[5]} .original_name {{TWIn_0_inst/TWARn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[6]} .original_name {{TWIn_0_inst/TWARn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWARn_reg[7]} .original_name {{TWIn_0_inst/TWARn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[0]} .original_name {{TWIn_0_inst/TWBRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[1]} .original_name {{TWIn_0_inst/TWBRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[2]} .original_name {{TWIn_0_inst/TWBRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[3]} .original_name {{TWIn_0_inst/TWBRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[4]} .original_name {{TWIn_0_inst/TWBRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[5]} .original_name {{TWIn_0_inst/TWBRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[6]} .original_name {{TWIn_0_inst/TWBRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWBRn_reg[7]} .original_name {{TWIn_0_inst/TWBRn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWCRn_reg[0]} .original_name {{TWIn_0_inst/TWCRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWCRn_reg[2]} .original_name {{TWIn_0_inst/TWCRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWCRn_reg[6]} .original_name {{TWIn_0_inst/TWCRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWCRn_reg[7]} .original_name {{TWIn_0_inst/TWCRn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[0]} .original_name {{TWIn_0_inst/TWDRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[1]} .original_name {{TWIn_0_inst/TWDRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[2]} .original_name {{TWIn_0_inst/TWDRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[3]} .original_name {{TWIn_0_inst/TWDRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[4]} .original_name {{TWIn_0_inst/TWDRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[5]} .original_name {{TWIn_0_inst/TWDRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[6]} .original_name {{TWIn_0_inst/TWDRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWDRn_reg[7]} .original_name {{TWIn_0_inst/TWDRn[7]}}}
catch {set_db inst:ATmega328pb/TWIn_0_inst_TWI_Mode_reg .original_name TWIn_0_inst/TWI_Mode}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWI_state_reg[0]} .original_name {{TWIn_0_inst/TWI_state[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWI_state_reg[1]} .original_name {{TWIn_0_inst/TWI_state[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWI_state_reg[2]} .original_name {{TWIn_0_inst/TWI_state[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWSRn_reg[0]} .original_name {{TWIn_0_inst/TWSRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWSRn_reg[1]} .original_name {{TWIn_0_inst/TWSRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWSRn_reg[3]} .original_name {{TWIn_0_inst/TWSRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWSRn_reg[4]} .original_name {{TWIn_0_inst/TWSRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWSRn_reg[5]} .original_name {{TWIn_0_inst/TWSRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWSRn_reg[6]} .original_name {{TWIn_0_inst/TWSRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_TWSRn_reg[7]} .original_name {{TWIn_0_inst/TWSRn[7]}}}
catch {set_db inst:ATmega328pb/TWIn_0_inst_ack_reg .original_name TWIn_0_inst/ack}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_bit_cnt_reg[0]} .original_name {{TWIn_0_inst/bit_cnt[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_bit_cnt_reg[1]} .original_name {{TWIn_0_inst/bit_cnt[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_bit_cnt_reg[2]} .original_name {{TWIn_0_inst/bit_cnt[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_bit_cnt_reg[3]} .original_name {{TWIn_0_inst/bit_cnt[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[0]} .original_name {{TWIn_0_inst/clk_cnt[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[1]} .original_name {{TWIn_0_inst/clk_cnt[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[2]} .original_name {{TWIn_0_inst/clk_cnt[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[3]} .original_name {{TWIn_0_inst/clk_cnt[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[4]} .original_name {{TWIn_0_inst/clk_cnt[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[5]} .original_name {{TWIn_0_inst/clk_cnt[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[6]} .original_name {{TWIn_0_inst/clk_cnt[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[7]} .original_name {{TWIn_0_inst/clk_cnt[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[8]} .original_name {{TWIn_0_inst/clk_cnt[8]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[9]} .original_name {{TWIn_0_inst/clk_cnt[9]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[10]} .original_name {{TWIn_0_inst/clk_cnt[10]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[11]} .original_name {{TWIn_0_inst/clk_cnt[11]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[12]} .original_name {{TWIn_0_inst/clk_cnt[12]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[13]} .original_name {{TWIn_0_inst/clk_cnt[13]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_cnt_reg[14]} .original_name {{TWIn_0_inst/clk_cnt[14]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_phase_reg[0]} .original_name {{TWIn_0_inst/clk_phase[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_0_inst_clk_phase_reg[1]} .original_name {{TWIn_0_inst/clk_phase[1]}}}
catch {set_db inst:ATmega328pb/TWIn_0_inst_match_addr_reg .original_name TWIn_0_inst/match_addr}
catch {set_db inst:ATmega328pb/TWIn_0_inst_str_fl_reg .original_name TWIn_0_inst/str_fl}
catch {set_db inst:ATmega328pb/TWIn_0_inst_wr_twd_reg .original_name TWIn_0_inst/wr_twd}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[0]} .original_name {{TWIn_1_inst/Sl_bit_cnt[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[1]} .original_name {{TWIn_1_inst/Sl_bit_cnt[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[2]} .original_name {{TWIn_1_inst/Sl_bit_cnt[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_Sl_bit_cnt_reg[3]} .original_name {{TWIn_1_inst/Sl_bit_cnt[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWAMRn_reg[1]} .original_name {{TWIn_1_inst/TWAMRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWAMRn_reg[2]} .original_name {{TWIn_1_inst/TWAMRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWAMRn_reg[3]} .original_name {{TWIn_1_inst/TWAMRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWAMRn_reg[4]} .original_name {{TWIn_1_inst/TWAMRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWAMRn_reg[5]} .original_name {{TWIn_1_inst/TWAMRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWAMRn_reg[6]} .original_name {{TWIn_1_inst/TWAMRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWAMRn_reg[7]} .original_name {{TWIn_1_inst/TWAMRn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[0]} .original_name {{TWIn_1_inst/TWARn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[1]} .original_name {{TWIn_1_inst/TWARn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[2]} .original_name {{TWIn_1_inst/TWARn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[3]} .original_name {{TWIn_1_inst/TWARn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[4]} .original_name {{TWIn_1_inst/TWARn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[5]} .original_name {{TWIn_1_inst/TWARn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[6]} .original_name {{TWIn_1_inst/TWARn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWARn_reg[7]} .original_name {{TWIn_1_inst/TWARn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[0]} .original_name {{TWIn_1_inst/TWBRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[1]} .original_name {{TWIn_1_inst/TWBRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[2]} .original_name {{TWIn_1_inst/TWBRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[3]} .original_name {{TWIn_1_inst/TWBRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[4]} .original_name {{TWIn_1_inst/TWBRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[5]} .original_name {{TWIn_1_inst/TWBRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[6]} .original_name {{TWIn_1_inst/TWBRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWBRn_reg[7]} .original_name {{TWIn_1_inst/TWBRn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWCRn_reg[0]} .original_name {{TWIn_1_inst/TWCRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWCRn_reg[2]} .original_name {{TWIn_1_inst/TWCRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWCRn_reg[6]} .original_name {{TWIn_1_inst/TWCRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWCRn_reg[7]} .original_name {{TWIn_1_inst/TWCRn[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[0]} .original_name {{TWIn_1_inst/TWDRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[1]} .original_name {{TWIn_1_inst/TWDRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[2]} .original_name {{TWIn_1_inst/TWDRn[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[3]} .original_name {{TWIn_1_inst/TWDRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[4]} .original_name {{TWIn_1_inst/TWDRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[5]} .original_name {{TWIn_1_inst/TWDRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[6]} .original_name {{TWIn_1_inst/TWDRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWDRn_reg[7]} .original_name {{TWIn_1_inst/TWDRn[7]}}}
catch {set_db inst:ATmega328pb/TWIn_1_inst_TWI_Mode_reg .original_name TWIn_1_inst/TWI_Mode}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWI_state_reg[0]} .original_name {{TWIn_1_inst/TWI_state[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWI_state_reg[1]} .original_name {{TWIn_1_inst/TWI_state[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWI_state_reg[2]} .original_name {{TWIn_1_inst/TWI_state[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWSRn_reg[0]} .original_name {{TWIn_1_inst/TWSRn[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWSRn_reg[1]} .original_name {{TWIn_1_inst/TWSRn[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWSRn_reg[3]} .original_name {{TWIn_1_inst/TWSRn[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWSRn_reg[4]} .original_name {{TWIn_1_inst/TWSRn[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWSRn_reg[5]} .original_name {{TWIn_1_inst/TWSRn[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWSRn_reg[6]} .original_name {{TWIn_1_inst/TWSRn[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_TWSRn_reg[7]} .original_name {{TWIn_1_inst/TWSRn[7]}}}
catch {set_db inst:ATmega328pb/TWIn_1_inst_ack_reg .original_name TWIn_1_inst/ack}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_bit_cnt_reg[0]} .original_name {{TWIn_1_inst/bit_cnt[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_bit_cnt_reg[1]} .original_name {{TWIn_1_inst/bit_cnt[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_bit_cnt_reg[2]} .original_name {{TWIn_1_inst/bit_cnt[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_bit_cnt_reg[3]} .original_name {{TWIn_1_inst/bit_cnt[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[0]} .original_name {{TWIn_1_inst/clk_cnt[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[1]} .original_name {{TWIn_1_inst/clk_cnt[1]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[2]} .original_name {{TWIn_1_inst/clk_cnt[2]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[3]} .original_name {{TWIn_1_inst/clk_cnt[3]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[4]} .original_name {{TWIn_1_inst/clk_cnt[4]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[5]} .original_name {{TWIn_1_inst/clk_cnt[5]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[6]} .original_name {{TWIn_1_inst/clk_cnt[6]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[7]} .original_name {{TWIn_1_inst/clk_cnt[7]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[8]} .original_name {{TWIn_1_inst/clk_cnt[8]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[9]} .original_name {{TWIn_1_inst/clk_cnt[9]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[10]} .original_name {{TWIn_1_inst/clk_cnt[10]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[11]} .original_name {{TWIn_1_inst/clk_cnt[11]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[12]} .original_name {{TWIn_1_inst/clk_cnt[12]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[13]} .original_name {{TWIn_1_inst/clk_cnt[13]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_cnt_reg[14]} .original_name {{TWIn_1_inst/clk_cnt[14]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_phase_reg[0]} .original_name {{TWIn_1_inst/clk_phase[0]}}}
catch {set_db {inst:ATmega328pb/TWIn_1_inst_clk_phase_reg[1]} .original_name {{TWIn_1_inst/clk_phase[1]}}}
catch {set_db inst:ATmega328pb/TWIn_1_inst_match_addr_reg .original_name TWIn_1_inst/match_addr}
catch {set_db inst:ATmega328pb/TWIn_1_inst_str_fl_reg .original_name TWIn_1_inst/str_fl}
catch {set_db inst:ATmega328pb/TWIn_1_inst_wr_twd_reg .original_name TWIn_1_inst/wr_twd}
catch {set_db inst:ATmega328pb/Timer_Counter0_8_bit_inst_CntnDir_reg .original_name Timer_Counter0_8_bit_inst/CntnDir}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[3]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[4]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[5]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[6]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_buf_reg[7]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[3]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[4]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[5]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[6]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnA_reg[7]} .original_name {{Timer_Counter0_8_bit_inst/OCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[3]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[4]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[5]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[6]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_buf_reg[7]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[3]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[4]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[5]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[6]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCRnB_reg[7]} .original_name {{Timer_Counter0_8_bit_inst/OCRnB[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCnA_Int_reg .original_name Timer_Counter0_8_bit_inst/OCnA_Int}
catch {set_db inst:ATmega328pb/Timer_Counter0_8_bit_inst_OCnB_Int_reg .original_name Timer_Counter0_8_bit_inst/OCnB_Int}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[4]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[5]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[6]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnA_reg[7]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCCRnB_reg[3]} .original_name {{Timer_Counter0_8_bit_inst/TCCRnB[3]}}}
catch {set_db inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTnWrFl_reg .original_name Timer_Counter0_8_bit_inst/TCNTnWrFl}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[3]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[4]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[5]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[6]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TCNTn_reg[7]} .original_name {{Timer_Counter0_8_bit_inst/TCNTn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TIFRn_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/TIFRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TIFRn_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/TIFRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TIFRn_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/TIFRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TIMSKn_reg[0]} .original_name {{Timer_Counter0_8_bit_inst/TIMSKn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TIMSKn_reg[1]} .original_name {{Timer_Counter0_8_bit_inst/TIMSKn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter0_8_bit_inst_TIMSKn_reg[2]} .original_name {{Timer_Counter0_8_bit_inst/TIMSKn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/ASSR[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/ASSR[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/ASSR[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/ASSR[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/ASSR[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/ASSR[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_ASSR_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/ASSR[6]}}}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_CntnDir_reg .original_name Timer_Counter2_8_bit_inst/CntnDir}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_buf_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_temp_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/OCRnA_temp[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnA_up_reg .original_name Timer_Counter2_8_bit_inst/OCRnA_up}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_buf_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCRnB_temp_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/OCRnB_temp[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCnA_Int_reg .original_name Timer_Counter2_8_bit_inst/OCnA_Int}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_OCnB_Int_reg .original_name Timer_Counter2_8_bit_inst/OCnB_Int}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[0]557} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[1]558} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[4]561} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[5]562} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[6]563} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_reg[7]564} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA_temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA_temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA_temp[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA_temp[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA_temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_temp_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnA_temp[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnA_up_reg .original_name Timer_Counter2_8_bit_inst/TCCRnA_up}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[0]595} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[1]596} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[2]597} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_reg[3]598} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB_temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB_temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB_temp[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB_temp[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB_temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_temp_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/TCCRnB_temp[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCCRnB_up_reg .original_name Timer_Counter2_8_bit_inst/TCCRnB_up}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTnWrFl_reg .original_name Timer_Counter2_8_bit_inst/TCNTnWrFl}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[3]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[4]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[5]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[6]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TCNTn_temp_reg[7]} .original_name {{Timer_Counter2_8_bit_inst/TCNTn_temp[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TIFRn_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TIFRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TIFRn_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TIFRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TIFRn_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/TIFRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TIMSKn_reg[0]} .original_name {{Timer_Counter2_8_bit_inst/TIMSKn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TIMSKn_reg[1]} .original_name {{Timer_Counter2_8_bit_inst/TIMSKn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter2_8_bit_inst_TIMSKn_reg[2]} .original_name {{Timer_Counter2_8_bit_inst/TIMSKn[2]}}}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_ocrA_aswr_reg .original_name Timer_Counter2_8_bit_inst/ocrA_aswr}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_ocrB_aswr_reg .original_name Timer_Counter2_8_bit_inst/ocrB_aswr}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_tcrA_aswr_reg .original_name Timer_Counter2_8_bit_inst/tcrA_aswr}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_tcrB_aswr_reg .original_name Timer_Counter2_8_bit_inst/tcrB_aswr}
catch {set_db inst:ATmega328pb/Timer_Counter2_8_bit_inst_tm_aswr_reg .original_name Timer_Counter2_8_bit_inst/tm_aswr}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_1_inst_CntnDir_reg .original_name Timer_Counter_16_bit_1_inst/CntnDir}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICPn_sig_reg .original_name Timer_Counter_16_bit_1_inst/ICPn_sig}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[8]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[9]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[10]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[11]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[12]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[13]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[14]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_ICRn_reg[15]} .original_name {{Timer_Counter_16_bit_1_inst/ICRn[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[8]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[9]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[10]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[11]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[12]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[13]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[14]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_buf_reg[15]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA_buf[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[8]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[9]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[10]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[11]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[12]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[13]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[14]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnA_reg[15]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnA[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[8]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[9]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[10]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[11]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[12]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[13]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[14]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_buf_reg[15]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB_buf[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[8]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[9]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[10]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[11]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[12]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[13]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[14]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCRnB_reg[15]} .original_name {{Timer_Counter_16_bit_1_inst/OCRnB[15]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCnA_Int_reg .original_name Timer_Counter_16_bit_1_inst/OCnA_Int}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_1_inst_OCnB_Int_reg .original_name Timer_Counter_16_bit_1_inst/OCnB_Int}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnA_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCCRnB_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/TCCRnB[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTnWrFl_reg .original_name Timer_Counter_16_bit_1_inst/TCNTnWrFl}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[8]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[9]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[10]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[11]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[12]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[13]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[14]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/TIFRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/TIFRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/TIFRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIFRn_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/TIFRn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/TIMSKn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/TIMSKn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/TIMSKn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TIMSKn_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/TIMSKn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[0]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[1]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[2]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[3]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[4]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[5]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[6]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_Temp_reg[7]} .original_name {{Timer_Counter_16_bit_1_inst/Temp[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_3_inst_CntnDir_reg .original_name Timer_Counter_16_bit_3_inst/CntnDir}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICPn_sig_reg .original_name Timer_Counter_16_bit_3_inst/ICPn_sig}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[8]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[9]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[10]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[11]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[12]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[13]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[14]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_ICRn_reg[15]} .original_name {{Timer_Counter_16_bit_3_inst/ICRn[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[8]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[9]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[10]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[11]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[12]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[13]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[14]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_buf_reg[15]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA_buf[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[8]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[9]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[10]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[11]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[12]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[13]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[14]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnA_reg[15]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnA[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[8]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[9]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[10]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[11]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[12]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[13]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[14]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_buf_reg[15]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB_buf[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[8]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[9]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[10]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[11]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[12]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[13]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[14]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCRnB_reg[15]} .original_name {{Timer_Counter_16_bit_3_inst/OCRnB[15]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCnA_Int_reg .original_name Timer_Counter_16_bit_3_inst/OCnA_Int}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_3_inst_OCnB_Int_reg .original_name Timer_Counter_16_bit_3_inst/OCnB_Int}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnA_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCCRnB_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/TCCRnB[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTnWrFl_reg .original_name Timer_Counter_16_bit_3_inst/TCNTnWrFl}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[8]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[9]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[10]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[11]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[12]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[13]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[14]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TCNTn_reg[15]} .original_name {{Timer_Counter_16_bit_3_inst/TCNTn[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/TIFRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/TIFRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/TIFRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIFRn_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/TIFRn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/TIMSKn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/TIMSKn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/TIMSKn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_TIMSKn_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/TIMSKn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[0]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[1]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[2]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[3]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[4]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[5]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[6]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_3_inst_Temp_reg[7]} .original_name {{Timer_Counter_16_bit_3_inst/Temp[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_4_inst_CntnDir_reg .original_name Timer_Counter_16_bit_4_inst/CntnDir}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICPn_sig_reg .original_name Timer_Counter_16_bit_4_inst/ICPn_sig}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[8]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[9]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[10]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[11]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[12]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[13]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[14]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_ICRn_reg[15]} .original_name {{Timer_Counter_16_bit_4_inst/ICRn[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[8]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[9]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[10]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[11]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[12]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[13]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[14]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_buf_reg[15]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA_buf[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[8]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[9]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[10]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[11]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[12]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[13]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[14]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnA_reg[15]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnA[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[8]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[9]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[10]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[11]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[12]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[13]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[14]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_buf_reg[15]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB_buf[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[8]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[9]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[10]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[11]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[12]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[13]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[14]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCRnB_reg[15]} .original_name {{Timer_Counter_16_bit_4_inst/OCRnB[15]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCnA_Int_reg .original_name Timer_Counter_16_bit_4_inst/OCnA_Int}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_4_inst_OCnB_Int_reg .original_name Timer_Counter_16_bit_4_inst/OCnB_Int}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnA[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnA[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnA[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnA[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnA[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnA_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnA[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnB[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnB[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnB[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnB[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnB[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnB[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCCRnB_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/TCCRnB[7]}}}
catch {set_db inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTnWrFl_reg .original_name Timer_Counter_16_bit_4_inst/TCNTnWrFl}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[7]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[8]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[8]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[9]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[9]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[10]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[10]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[11]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[11]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[12]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[12]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[13]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[13]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[14]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[14]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/TIFRn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/TIFRn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/TIFRn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIFRn_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/TIFRn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/TIMSKn[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/TIMSKn[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/TIMSKn[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TIMSKn_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/TIMSKn[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[0]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[1]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[1]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[2]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[2]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[3]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[3]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[4]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[4]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[5]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[5]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[6]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[6]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_Temp_reg[7]} .original_name {{Timer_Counter_16_bit_4_inst/Temp[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_r_pnt_reg[0]} .original_name {{USARTn_0_inst/FIFO_rx_inst/r_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_r_pnt_reg[1]} .original_name {{USARTn_0_inst/FIFO_rx_inst/r_pnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_w_pnt_reg[0]} .original_name {{USARTn_0_inst/FIFO_rx_inst/w_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_rx_inst_w_pnt_reg[1]} .original_name {{USARTn_0_inst/FIFO_rx_inst/w_pnt[1]}}}
catch {set_db inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_empty_int_sync_reg .original_name USARTn_0_inst/FIFO_tx_inst/empty_int_sync}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[0]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[1]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[2]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[3]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[4]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[5]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[6]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[7]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[8]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_fifo_buf_reg[9]} .original_name {{USARTn_0_inst/FIFO_tx_inst/fifo_buf[9]}}}
catch {set_db inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_full_int_sync_reg .original_name USARTn_0_inst/FIFO_tx_inst/full_int_sync}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_r_pnt_reg[0]} .original_name {{USARTn_0_inst/FIFO_tx_inst/r_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_r_pnt_reg[1]} .original_name {{USARTn_0_inst/FIFO_tx_inst/r_pnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_w_pnt_reg[0]} .original_name {{USARTn_0_inst/FIFO_tx_inst/w_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_FIFO_tx_inst_w_pnt_reg[1]} .original_name {{USARTn_0_inst/FIFO_tx_inst/w_pnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[0]} .original_name {{USARTn_0_inst/UBRRn[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[1]} .original_name {{USARTn_0_inst/UBRRn[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[2]} .original_name {{USARTn_0_inst/UBRRn[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[3]} .original_name {{USARTn_0_inst/UBRRn[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[4]} .original_name {{USARTn_0_inst/UBRRn[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[5]} .original_name {{USARTn_0_inst/UBRRn[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[6]} .original_name {{USARTn_0_inst/UBRRn[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[7]} .original_name {{USARTn_0_inst/UBRRn[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[8]} .original_name {{USARTn_0_inst/UBRRn[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[9]} .original_name {{USARTn_0_inst/UBRRn[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[10]} .original_name {{USARTn_0_inst/UBRRn[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UBRRn_reg[11]} .original_name {{USARTn_0_inst/UBRRn[11]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnA_reg[0]} .original_name {{USARTn_0_inst/UCSRnA[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnA_reg[1]} .original_name {{USARTn_0_inst/UCSRnA[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnA_reg[6]} .original_name {{USARTn_0_inst/UCSRnA[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnB_reg[0]} .original_name {{USARTn_0_inst/UCSRnB[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnB_reg[2]} .original_name {{USARTn_0_inst/UCSRnB[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnB_reg[3]} .original_name {{USARTn_0_inst/UCSRnB[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnB_reg[4]} .original_name {{USARTn_0_inst/UCSRnB[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnB_reg[5]} .original_name {{USARTn_0_inst/UCSRnB[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnB_reg[6]} .original_name {{USARTn_0_inst/UCSRnB[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnB_reg[7]} .original_name {{USARTn_0_inst/UCSRnB[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[0]} .original_name {{USARTn_0_inst/UCSRnC[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[1]} .original_name {{USARTn_0_inst/UCSRnC[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[2]} .original_name {{USARTn_0_inst/UCSRnC[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[3]} .original_name {{USARTn_0_inst/UCSRnC[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[4]} .original_name {{USARTn_0_inst/UCSRnC[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[5]} .original_name {{USARTn_0_inst/UCSRnC[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[6]} .original_name {{USARTn_0_inst/UCSRnC[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_UCSRnC_reg[7]} .original_name {{USARTn_0_inst/UCSRnC[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[0]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[1]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[2]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[3]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[4]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[5]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[6]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[7]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[8]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[9]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[10]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_rx_prsc_cnt_reg[11]} .original_name {{USARTn_0_inst/USART_Clk_inst/rx_prsc_cnt[11]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[0]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[1]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[2]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[3]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[4]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[5]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[6]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[7]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[8]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[9]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[10]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_USART_Clk_inst_tx_prsc_cnt_reg[11]} .original_name {{USARTn_0_inst/USART_Clk_inst/tx_prsc_cnt[11]}}}
catch {set_db inst:ATmega328pb/USARTn_0_inst_rc_done_reg .original_name USARTn_0_inst/rc_done}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rc_state_reg[0]} .original_name {{USARTn_0_inst/rc_state[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rc_state_reg[1]} .original_name {{USARTn_0_inst/rc_state[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[0]} .original_name {{USARTn_0_inst/rx_baud_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[1]} .original_name {{USARTn_0_inst/rx_baud_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[2]} .original_name {{USARTn_0_inst/rx_baud_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_baud_cnt_reg[3]} .original_name {{USARTn_0_inst/rx_baud_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[0]} .original_name {{USARTn_0_inst/rx_bitcnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[1]} .original_name {{USARTn_0_inst/rx_bitcnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[2]} .original_name {{USARTn_0_inst/rx_bitcnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_bitcnt_reg[3]} .original_name {{USARTn_0_inst/rx_bitcnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_sh_reg_reg[8]} .original_name {{USARTn_0_inst/rx_sh_reg[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_sh_reg_reg[9]} .original_name {{USARTn_0_inst/rx_sh_reg[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_sh_reg_reg[10]} .original_name {{USARTn_0_inst/rx_sh_reg[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_sync_reg[0]} .original_name {{USARTn_0_inst/rx_sync[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_rx_sync_reg[1]} .original_name {{USARTn_0_inst/rx_sync[1]}}}
catch {set_db inst:ATmega328pb/USARTn_0_inst_tr_done_reg .original_name USARTn_0_inst/tr_done}
catch {set_db inst:ATmega328pb/USARTn_0_inst_tr_state_reg .original_name USARTn_0_inst/tr_state}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[0]} .original_name {{USARTn_0_inst/tx_baud_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[1]} .original_name {{USARTn_0_inst/tx_baud_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[2]} .original_name {{USARTn_0_inst/tx_baud_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_baud_cnt_reg[3]} .original_name {{USARTn_0_inst/tx_baud_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[0]} .original_name {{USARTn_0_inst/tx_bitcnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[1]} .original_name {{USARTn_0_inst/tx_bitcnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[2]} .original_name {{USARTn_0_inst/tx_bitcnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_bitcnt_reg[3]} .original_name {{USARTn_0_inst/tx_bitcnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[0]} .original_name {{USARTn_0_inst/tx_sh_reg[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[1]} .original_name {{USARTn_0_inst/tx_sh_reg[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[2]} .original_name {{USARTn_0_inst/tx_sh_reg[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[3]} .original_name {{USARTn_0_inst/tx_sh_reg[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[4]} .original_name {{USARTn_0_inst/tx_sh_reg[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[5]} .original_name {{USARTn_0_inst/tx_sh_reg[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[6]} .original_name {{USARTn_0_inst/tx_sh_reg[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[7]} .original_name {{USARTn_0_inst/tx_sh_reg[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[8]} .original_name {{USARTn_0_inst/tx_sh_reg[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[9]} .original_name {{USARTn_0_inst/tx_sh_reg[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_tx_sh_reg_reg[10]} .original_name {{USARTn_0_inst/tx_sh_reg[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_r_pnt_reg[0]} .original_name {{USARTn_1_inst/FIFO_rx_inst/r_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_r_pnt_reg[1]} .original_name {{USARTn_1_inst/FIFO_rx_inst/r_pnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_w_pnt_reg[0]} .original_name {{USARTn_1_inst/FIFO_rx_inst/w_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_rx_inst_w_pnt_reg[1]} .original_name {{USARTn_1_inst/FIFO_rx_inst/w_pnt[1]}}}
catch {set_db inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_empty_int_sync_reg .original_name USARTn_1_inst/FIFO_tx_inst/empty_int_sync}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[0]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[1]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[2]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[3]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[4]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[5]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[6]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[7]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[8]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_fifo_buf_reg[9]} .original_name {{USARTn_1_inst/FIFO_tx_inst/fifo_buf[9]}}}
catch {set_db inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_full_int_sync_reg .original_name USARTn_1_inst/FIFO_tx_inst/full_int_sync}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_r_pnt_reg[0]} .original_name {{USARTn_1_inst/FIFO_tx_inst/r_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_r_pnt_reg[1]} .original_name {{USARTn_1_inst/FIFO_tx_inst/r_pnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_w_pnt_reg[0]} .original_name {{USARTn_1_inst/FIFO_tx_inst/w_pnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_FIFO_tx_inst_w_pnt_reg[1]} .original_name {{USARTn_1_inst/FIFO_tx_inst/w_pnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_Temp_reg[3]} .original_name {{USARTn_1_inst/Temp[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[0]} .original_name {{USARTn_1_inst/UBRRn[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[1]} .original_name {{USARTn_1_inst/UBRRn[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[2]} .original_name {{USARTn_1_inst/UBRRn[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[3]} .original_name {{USARTn_1_inst/UBRRn[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[4]} .original_name {{USARTn_1_inst/UBRRn[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[5]} .original_name {{USARTn_1_inst/UBRRn[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[6]} .original_name {{USARTn_1_inst/UBRRn[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[7]} .original_name {{USARTn_1_inst/UBRRn[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[8]} .original_name {{USARTn_1_inst/UBRRn[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[9]} .original_name {{USARTn_1_inst/UBRRn[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[10]} .original_name {{USARTn_1_inst/UBRRn[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UBRRn_reg[11]} .original_name {{USARTn_1_inst/UBRRn[11]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnA_reg[0]} .original_name {{USARTn_1_inst/UCSRnA[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnA_reg[1]} .original_name {{USARTn_1_inst/UCSRnA[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnA_reg[6]} .original_name {{USARTn_1_inst/UCSRnA[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnB_reg[0]} .original_name {{USARTn_1_inst/UCSRnB[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnB_reg[2]} .original_name {{USARTn_1_inst/UCSRnB[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnB_reg[3]} .original_name {{USARTn_1_inst/UCSRnB[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnB_reg[4]} .original_name {{USARTn_1_inst/UCSRnB[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnB_reg[5]} .original_name {{USARTn_1_inst/UCSRnB[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnB_reg[6]} .original_name {{USARTn_1_inst/UCSRnB[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnB_reg[7]} .original_name {{USARTn_1_inst/UCSRnB[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[0]} .original_name {{USARTn_1_inst/UCSRnC[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[1]} .original_name {{USARTn_1_inst/UCSRnC[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[2]} .original_name {{USARTn_1_inst/UCSRnC[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[3]} .original_name {{USARTn_1_inst/UCSRnC[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[4]} .original_name {{USARTn_1_inst/UCSRnC[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[5]} .original_name {{USARTn_1_inst/UCSRnC[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[6]} .original_name {{USARTn_1_inst/UCSRnC[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_UCSRnC_reg[7]} .original_name {{USARTn_1_inst/UCSRnC[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[0]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[1]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[2]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[3]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[4]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[5]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[6]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[7]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[8]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[9]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[10]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_rx_prsc_cnt_reg[11]} .original_name {{USARTn_1_inst/USART_Clk_inst/rx_prsc_cnt[11]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[0]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[1]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[2]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[3]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[4]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[5]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[6]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[7]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[8]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[9]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[10]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_USART_Clk_inst_tx_prsc_cnt_reg[11]} .original_name {{USARTn_1_inst/USART_Clk_inst/tx_prsc_cnt[11]}}}
catch {set_db inst:ATmega328pb/USARTn_1_inst_rc_done_reg .original_name USARTn_1_inst/rc_done}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rc_state_reg[0]} .original_name {{USARTn_1_inst/rc_state[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rc_state_reg[1]} .original_name {{USARTn_1_inst/rc_state[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[0]} .original_name {{USARTn_1_inst/rx_baud_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[1]} .original_name {{USARTn_1_inst/rx_baud_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[2]} .original_name {{USARTn_1_inst/rx_baud_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_baud_cnt_reg[3]} .original_name {{USARTn_1_inst/rx_baud_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[0]} .original_name {{USARTn_1_inst/rx_bitcnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[1]} .original_name {{USARTn_1_inst/rx_bitcnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[2]} .original_name {{USARTn_1_inst/rx_bitcnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_bitcnt_reg[3]} .original_name {{USARTn_1_inst/rx_bitcnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_sh_reg_reg[8]} .original_name {{USARTn_1_inst/rx_sh_reg[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_sh_reg_reg[9]} .original_name {{USARTn_1_inst/rx_sh_reg[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_sh_reg_reg[10]} .original_name {{USARTn_1_inst/rx_sh_reg[10]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_sync_reg[0]} .original_name {{USARTn_1_inst/rx_sync[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_rx_sync_reg[1]} .original_name {{USARTn_1_inst/rx_sync[1]}}}
catch {set_db inst:ATmega328pb/USARTn_1_inst_tr_done_reg .original_name USARTn_1_inst/tr_done}
catch {set_db inst:ATmega328pb/USARTn_1_inst_tr_state_reg .original_name USARTn_1_inst/tr_state}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[0]} .original_name {{USARTn_1_inst/tx_baud_cnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[1]} .original_name {{USARTn_1_inst/tx_baud_cnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[2]} .original_name {{USARTn_1_inst/tx_baud_cnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_baud_cnt_reg[3]} .original_name {{USARTn_1_inst/tx_baud_cnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[0]} .original_name {{USARTn_1_inst/tx_bitcnt[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[1]} .original_name {{USARTn_1_inst/tx_bitcnt[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[2]} .original_name {{USARTn_1_inst/tx_bitcnt[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_bitcnt_reg[3]} .original_name {{USARTn_1_inst/tx_bitcnt[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[0]} .original_name {{USARTn_1_inst/tx_sh_reg[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[1]} .original_name {{USARTn_1_inst/tx_sh_reg[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[2]} .original_name {{USARTn_1_inst/tx_sh_reg[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[3]} .original_name {{USARTn_1_inst/tx_sh_reg[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[4]} .original_name {{USARTn_1_inst/tx_sh_reg[4]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[5]} .original_name {{USARTn_1_inst/tx_sh_reg[5]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[6]} .original_name {{USARTn_1_inst/tx_sh_reg[6]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[7]} .original_name {{USARTn_1_inst/tx_sh_reg[7]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[8]} .original_name {{USARTn_1_inst/tx_sh_reg[8]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[9]} .original_name {{USARTn_1_inst/tx_sh_reg[9]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_tx_sh_reg_reg[10]} .original_name {{USARTn_1_inst/tx_sh_reg[10]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[0]} .original_name {{prescaler0_inst/counter[0]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[1]} .original_name {{prescaler0_inst/counter[1]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[2]} .original_name {{prescaler0_inst/counter[2]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[3]} .original_name {{prescaler0_inst/counter[3]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[4]} .original_name {{prescaler0_inst/counter[4]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[5]} .original_name {{prescaler0_inst/counter[5]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[6]} .original_name {{prescaler0_inst/counter[6]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[7]} .original_name {{prescaler0_inst/counter[7]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[8]} .original_name {{prescaler0_inst/counter[8]}}}
catch {set_db {inst:ATmega328pb/prescaler0_inst_counter_reg[9]} .original_name {{prescaler0_inst/counter[9]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[0]} .original_name {{prescaler1_inst/counter[0]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[1]} .original_name {{prescaler1_inst/counter[1]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[2]} .original_name {{prescaler1_inst/counter[2]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[3]} .original_name {{prescaler1_inst/counter[3]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[4]} .original_name {{prescaler1_inst/counter[4]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[5]} .original_name {{prescaler1_inst/counter[5]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[6]} .original_name {{prescaler1_inst/counter[6]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[7]} .original_name {{prescaler1_inst/counter[7]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[8]} .original_name {{prescaler1_inst/counter[8]}}}
catch {set_db {inst:ATmega328pb/prescaler1_inst_counter_reg[9]} .original_name {{prescaler1_inst/counter[9]}}}
catch {set_db {inst:ATmega328pb/prescaler_reset_inst_GTCCR_reg[0]} .original_name {{prescaler_reset_inst/GTCCR[0]}}}
catch {set_db {inst:ATmega328pb/prescaler_reset_inst_GTCCR_reg[1]} .original_name {{prescaler_reset_inst/GTCCR[1]}}}
catch {set_db {inst:ATmega328pb/prescaler_reset_inst_GTCCR_reg[7]} .original_name {{prescaler_reset_inst/GTCCR[7]}}}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t0_sync_delay_reg .original_name mux_after_prescaler0_inst/t0_sync_delay}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t1_sync_delay_reg .original_name mux_after_prescaler0_inst/t1_sync_delay}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t3_sync_delay_reg .original_name mux_after_prescaler0_inst/t3_sync_delay}
catch {set_db inst:ATmega328pb/mux_after_prescaler0_inst_t4_sync_delay_reg .original_name mux_after_prescaler0_inst/t4_sync_delay}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_Temp_reg[2]} .original_name {{USARTn_1_inst/Temp[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_Temp_reg[1]} .original_name {{USARTn_1_inst/Temp[1]}}}
catch {set_db {inst:ATmega328pb/SPI_0_inst_SlvSMSt_Current_reg[0]} .original_name {{SPI_0_inst/SlvSMSt_Current[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_Temp_reg[3]} .original_name {{USARTn_0_inst/Temp[3]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_Temp_reg[1]} .original_name {{USARTn_0_inst/Temp[1]}}}
catch {set_db {inst:ATmega328pb/USARTn_1_inst_Temp_reg[0]} .original_name {{USARTn_1_inst/Temp[0]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_Temp_reg[2]} .original_name {{USARTn_0_inst/Temp[2]}}}
catch {set_db {inst:ATmega328pb/USARTn_0_inst_Temp_reg[0]} .original_name {{USARTn_0_inst/Temp[0]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_4_inst_TCNTn_reg[15]} .original_name {{Timer_Counter_16_bit_4_inst/TCNTn[15]}}}
catch {set_db {inst:ATmega328pb/Timer_Counter_16_bit_1_inst_TCNTn_reg[15]} .original_name {{Timer_Counter_16_bit_1_inst/TCNTn[15]}}}
