GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v'
WARN  (EX3628) : Redeclaration of ANSI port 'count' is not allowed("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":138)
Analyzing Verilog file 'C:\Projects\hdl\gowin\probe\dumper BRAM\src\uart.v'
WARN  (EX3073) : Port 'count' remains unconnected for this instance("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":87)
Compiling module 'main'("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":7)
Extracting RAM for identifier 'R'("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":24)
Extracting RAM for identifier 'RF'("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":75)
Compiling module 'clkdivider'("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":167)
Compiling module 'sequenser'("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":128)
WARN  (EX1998) : Net 'sequence[63][4]' does not have a driver("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":137)
Compiling module 'serialdebug'("C:\Projects\hdl\gowin\probe\dumper BRAM\src\main.v":187)
Compiling module 'serial_tx'("C:\Projects\hdl\gowin\probe\dumper BRAM\src\uart.v":81)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Projects\hdl\gowin\probe\dumper BRAM\impl\gwsynthesis\probe.vg" completed
[100%] Generate report file "C:\Projects\hdl\gowin\probe\dumper BRAM\impl\gwsynthesis\probe_syn.rpt.html" completed
GowinSynthesis finish
