// Seed: 1285412830
module module_0;
  wire id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wor id_4
    , id_18,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    output supply0 id_8,
    input tri id_9,
    output tri1 id_10,
    input tri1 id_11,
    output supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri1 id_16
);
  assign id_18 = id_11;
  module_0();
  wire id_19;
  wire id_20;
endmodule
