// Seed: 3620233418
module module_0 (
    id_1,
    id_2
);
  inout logic [7:0] id_2;
  output wire id_1;
  wire module_0 = -1;
  logic id_3, id_4, id_5, id_6, id_7;
  assign id_5 = {id_5, id_5} ? ~id_5 : id_6;
  wire [1 : 1] id_8 = id_7;
  assign id_2[-1] = id_3;
  final $signed(18);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [7:0] id_6;
  logic [1 'h0 : 1 'd0] id_7 = (1);
  logic id_8;
  ;
  logic id_9 = id_8[id_2];
  assign id_6[1] = 1;
  module_0 modCall_1 (
      id_4,
      id_8
  );
endmodule
