#define DWC_DDRCTL_CINIT_MEMORY_DESCRIPTOR_TYPE 0
#define DWC_DDRCTL_CINIT_SPD_STATIC_SPEED_GRADE 1
#define DWC_DDRCTL_CINIT_SDRAM_PROTOCOL 5
#define DWC_DDRCTL_CINIT_SDRAM_PROTOCOL_LPDDR5 1
#define DWC_DDRCTL_CINIT_CUSTOM_TCK 1
#define DWC_DDRCTL_CINIT_TCK_PS_0 1250
#define DWC_DDRCTL_CINIT_TCK_PS_1 0
#define DWC_DDRCTL_CINIT_TCK_PS_2 0
#define DWC_DDRCTL_CINIT_TCK_PS_3 0
#define DDRCTL_PSTATE0_FREQUENCY_RATIO 3
#define DDRCTL_PSTATE0_FREQUENCY_RATIO_4_1 1
#define DDRCTL_PSTATE1_FREQUENCY_RATIO 3
#define DDRCTL_PSTATE1_FREQUENCY_RATIO_4_1 1
#define DDRCTL_PSTATE2_FREQUENCY_RATIO 3
#define DDRCTL_PSTATE2_FREQUENCY_RATIO_4_1 1
#define DDRCTL_PSTATE3_FREQUENCY_RATIO 3
#define DDRCTL_PSTATE3_FREQUENCY_RATIO_4_1 1
#define DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE 12
#define DWC_DDRCTL_CINIT_LPDDR5_DATA_RATE_6400 1
#define DWC_DDRCTL_CINIT_MODULE_TYPE 1
#define DWC_DDRCTL_CINIT_MODULE_TYPE_NODIMM 1
#define DWC_DDRCTL_CINIT_NUM_RANKS 2
#define DWC_DDRCTL_CINIT_NUM_RANKS_2_RANK 1
#define DWC_DDRCTL_CINIT_NUM_RANKS_PER_DIMM 1
#define DWC_DDRCTL_CINIT_NUM_RANKS_PER_DIMM_1_RANK 1
#define DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBITS_0 4096
#define DWC_DDRCTL_CINIT_SDRAM_CAPACITY_MBIT_0_4_GB 1
#define DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_0 16
#define DWC_DDRCTL_CINIT_SDRAM_WIDTH_BITS_0_16_BITS 1
#define DWC_DDRCTL_CINIT_CID_WIDTH_0 0
#define DWC_DDRCTL_CINIT_CID_WIDTH_0_NON_3DS 1
#define DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV0 0
#define DWC_DDRCTL_CINIT_ADDRESS_MODE_DEV0_AUTO 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_BK_BG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_BK_BG_4BK_4BG 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_BK_BG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_BK_BG_4BK_4BG 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_BK_BG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_BK_BG_4BK_4BG 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_BK_BG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_BK_BG_4BK_4BG 1
#define DWC_DDRCTL_CINIT_RC0F_LATENCY_ADDER_NLADD_TO_ALL_DRAM_CMD 0
#define DWC_DDRCTL_CINIT_RC0F_LATENCY_ADDER_NLADD_TO_ALL_DRAM_CMD_0 1
#define DWC_DDRCTL_CINIT_SDRAM_BUS_WIDTH 1
#define DWC_DDRCTL_CINIT_SDRAM_BUS_WIDTH_FULL 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR1_WRITE_LATENCY 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR1_CK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR2_NWR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR2_RL_NRTP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR3_WLS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR3_BK_BG_ORG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR3_PDDS 6
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR10_RDQS_PST_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR10_RDQS_PST 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR10_RDQS_PRE 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR10_RDQS_PRE_2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR10_WCK_PST 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR11_CS_ODT_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR11_CA_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR11_NT_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR11_DQ_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR12_VBS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR12_VREF_CA 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR13_DUAL_VDD2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR13_VRO 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR13_THERMAL_OFFSET 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR14_VDLC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR14_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR15_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR16_CBT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR16_VRCG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR16_FSP_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR16_FSP_WR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR17_ODTD 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR17_ODTD_CA 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR17_ODTD_CS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR17_ODTD_CK 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR17_SOC_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR18_WCK2CK_LEVELING 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR18_WCK_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR19_DVFSQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR19_DVFSC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR20_WCK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR20_RDQS 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR21_DCFE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR21_WXFS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR23_PASR_MASK 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR24_DFEQL 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR24_DFEQU 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR25_CK_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR25_CA_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR25_PARC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR28_ZQ_INT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR28_ZQ_STOP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE0_MR28_ZQ_RESET 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR1_WRITE_LATENCY 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR1_CK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR2_NWR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR2_RL_NRTP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR3_WLS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR3_BK_BG_ORG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR3_PDDS 6
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR10_RDQS_PST_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR10_RDQS_PST 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR10_RDQS_PRE 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR10_RDQS_PRE_2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR10_WCK_PST 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR11_CS_ODT_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR11_CA_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR11_NT_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR11_DQ_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR12_VBS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR12_VREF_CA 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR13_DUAL_VDD2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR13_VRO 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR13_THERMAL_OFFSET 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR14_VDLC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR14_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR15_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR16_CBT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR16_VRCG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR16_FSP_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR16_FSP_WR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR17_ODTD 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR17_ODTD_CA 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR17_ODTD_CS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR17_ODTD_CK 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR17_SOC_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR18_WCK2CK_LEVELING 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR18_WCK_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR19_DVFSQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR19_DVFSC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR20_WCK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR20_RDQS 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR21_DCFE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR21_WXFS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR23_PASR_MASK 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR24_DFEQL 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR24_DFEQU 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR25_CK_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR25_CA_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR25_PARC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR28_ZQ_INT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR28_ZQ_STOP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE1_MR28_ZQ_RESET 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR1_WRITE_LATENCY 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR1_CK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR2_NWR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR2_RL_NRTP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR3_WLS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR3_BK_BG_ORG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR3_PDDS 6
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR10_RDQS_PST_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR10_RDQS_PST 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR10_RDQS_PRE 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR10_RDQS_PRE_2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR10_WCK_PST 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR11_CS_ODT_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR11_CA_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR11_NT_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR11_DQ_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR12_VBS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR12_VREF_CA 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR13_DUAL_VDD2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR13_VRO 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR13_THERMAL_OFFSET 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR14_VDLC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR14_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR15_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR16_CBT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR16_VRCG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR16_FSP_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR16_FSP_WR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR17_ODTD 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR17_ODTD_CA 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR17_ODTD_CS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR17_ODTD_CK 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR17_SOC_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR18_WCK2CK_LEVELING 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR18_WCK_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR19_DVFSQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR19_DVFSC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR20_WCK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR20_RDQS 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR21_DCFE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR21_WXFS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR23_PASR_MASK 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR24_DFEQL 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR24_DFEQU 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR25_CK_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR25_CA_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR25_PARC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR28_ZQ_INT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR28_ZQ_STOP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE2_MR28_ZQ_RESET 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR1_WRITE_LATENCY 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR1_CK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR2_NWR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR2_RL_NRTP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR3_WLS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR3_BK_BG_ORG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR3_PDDS 6
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR10_RDQS_PST_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR10_RDQS_PST 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR10_RDQS_PRE 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR10_RDQS_PRE_2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR10_WCK_PST 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR11_CS_ODT_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR11_CA_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR11_NT_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR11_DQ_ODT 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR12_VBS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR12_VREF_CA 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR13_DUAL_VDD2 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR13_VRO 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR13_THERMAL_OFFSET 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR14_VDLC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR14_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR15_VREF_DQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR16_CBT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR16_VRCG 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR16_FSP_OP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR16_FSP_WR 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR17_ODTD 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR17_ODTD_CA 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR17_ODTD_CS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR17_ODTD_CK 1
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR17_SOC_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR18_WCK2CK_LEVELING 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR18_WCK_ODT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR19_DVFSQ 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR19_DVFSC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR20_WCK_MODE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR20_RDQS 2
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR21_DCFE 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR21_WXFS 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR23_PASR_MASK 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR24_DFEQL 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR24_DFEQU 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR25_CK_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR25_CA_BUS_TERM 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR25_PARC 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR28_ZQ_INT 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR28_ZQ_STOP 0
#define DWC_DDRCTL_CINIT_LPDDR5_PSTATE3_MR28_ZQ_RESET 0
#define SNPS_DEFCONFIG "LPDDR5_DEMO_6400_4G_x16_4BK4BG_1_4_defconfig"
#define MEM_CTL_BASE_ADDRESS_CH0 0
#define NUM_PSTATES 4
#define NUM_AMAP 1
#define CONFIG_NUM_AMAP_1 1
#define NUM_DCH 1
#define CONFIG_NUM_DCH_1 1
#define DWC_DDRCTL_CINIT_NUM_DIMM 1
#define DWC_DDRCTL_CINIT_DDRPHYTYPE_M 2
#define CONFIG_DWC_LPDDR54_TYPE_PHY 1
#define SCONFIG_PHY_TRAINING 1
#define CONFIG_DWC_SKIP_TRAINING 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_DATA_BUS_WIDTH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR0_ACTIVE_RANKS 3
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR2_TARGET_FREQUENCY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WCK_ON 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WCK_SUSPEND_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MSTR4_WS_OFF_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_STAT_OPERATING_MODE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_STAT_SELFREF_TYPE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_STAT_SELFREF_CAM_NOT_EMPTY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_STAT_SELFREF_STATE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_TYPE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PPR_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_SW_INIT_INT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_PPR_PGMPST_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_WR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_DIS_MRRW_TRFC 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_RANK 3
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MR_ADDR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL0_MRR_DONE_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRCTRL1_MR_DATA 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRSTAT_PPR_DONE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRSTAT_MR_WR_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRSTAT_MRR_DONE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRRDATA0_MRR_DATA_LWR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_MRRDATA1_MRR_DATA_UPR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DIS_TREFI_X0125 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DERATE_MR4_PAUSE_FC 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_LPDDR4_REFRESH_MODE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_USE_SLOW_RM_IN_LOW_TEMP 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DERATE_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL0_DIS_TREFI_X6X8 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_FORCE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL5_DERATE_TEMP_LIMIT_INTR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATECTL6_DERATE_MR4_TUF_DIS 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATESTAT0_DERATE_TEMP_LIMIT_INTR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATEDBGCTL_DBG_MR4_RANK_SEL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATEDBGSTAT_DBG_MR4_BYTE0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATEDBGSTAT_DBG_MR4_BYTE1 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATEDBGSTAT_DBG_MR4_BYTE3 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DERATEDBGSTAT_DBG_MR4_BYTE2 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_SELFREF_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_DIS_CAM_DRAIN_SELFREF 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_EN_DFI_DRAM_CLK_DISABLE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_LPDDR4_SR_ALLOWED 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_DSM_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_STAY_IN_SELFREF 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_POWERDOWN_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PWRCTL_SELFREF_SW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_EXIT_IDLE_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWLPCTL_HW_LP_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CLKGATECTL_BSM_CLK_ON 63
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_REFRESH_BURST 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_AUTO_REFAB_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_FIXED_CRIT_REFPB_BANK_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_PER_BANK_REFRESH_OPT_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHMOD0_PER_BANK_REFRESH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_DIS_AUTO_REFRESH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFSHCTL0_REFRESH_UPDATE_LEVEL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RAADEC 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFM_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RAAIMT 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFMTH_RM_THR 10
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RAAMULT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD0_RFMSBC 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMMOD1_INIT_RAA_CNT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMCTL_DBG_RAA_BG_BANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMCTL_DBG_RAA_RANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMSTAT_DBG_RAA_CNT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RFMSTAT_RANK_RAA_CNT_GT0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_DIS_AUTO_ZQ 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL0_ZQ_RESISTOR_SHARED 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL1_ZQ_RESET 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL2_DIS_SRX_ZQCL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQCTL2_DIS_SRX_ZQCL_HWFFC 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ZQSTAT_ZQ_RESET_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCRUNTIME_WCK2DQO_RUNTIME 64
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCRUNTIME_DQSOSC_RUNTIME 64
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCSTAT0_DQSOSC_STATE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCSTAT0_DQSOSC_PER_RANK_STAT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DQSOSCCFG0_DIS_DQSOSC_SRX 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PREFER_WRITE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PAGECLOSE 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_WRCAM_FILL_LEVEL 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_WRECC_COLLISION_FLUSH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_NTT_BY_PRE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_PREFER_READ 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_AUTOPRE_RMW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_VPRW_SCH 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_OPT_ACT_LAT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPDDR5_OPT_ACT_TIMING 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_SPECULATIVE_ACT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPR_NUM_ENTRIES 32
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_DIS_OPT_NTT_BY_ACT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_W_STARVE_FREE_RUNNING 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED0_LPDDR4_OPT_ACT_TIMING 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_DELAY_SWITCH_WRITE 2
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_PAGE_HIT_LIMIT_RD 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_VISIBLE_WINDOW_LIMIT_WR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_PAGE_HIT_LIMIT_WR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_OPT_HIT_GT_HPR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED1_VISIBLE_WINDOW_LIMIT_RD 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_WRCAM_LOWTHRESH 8
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_WRCAM_HIGHTHRESH 2
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_WR_PGHIT_NUM_THRESH 4
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED3_RD_PGHIT_NUM_THRESH 4
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_RD_ACT_IDLE_GAP 16
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_WR_ACT_IDLE_GAP 8
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_WR_PAGE_EXP_CYCLES 8
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED4_RD_PAGE_EXP_CYCLES 64
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_WRECC_CAM_LOWTHRESH 4
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_WRECC_CAM_HIGHTHRESH 2
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_DIS_OPT_VALID_WRECC_CAM_FILL_LEVEL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SCHED5_DIS_OPT_LOADED_WRECC_CAM_FILL_LEVEL 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_SKIP_MRW_ODTVREF 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_SKIP_ZQ_STOP_START 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_HWFFC_MODE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_ZQ_INTERVAL 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_INIT_VRCG 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_TARGET_VRCG 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCCTL_INIT_FSP 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCSTAT_HWFFC_IN_PROGRESS 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCSTAT_HWFFC_OPERATING_MODE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCSTAT_CURRENT_FREQUENCY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCSTAT_CURRENT_VRCG 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_HWFFCSTAT_CURRENT_FSP 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_SR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_DSM 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_PD 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_DATA_REQ_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFILPCFG0_DFI_LP_EN_DATA 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DIS_AUTO_CTRLUPD 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DFI_PHYUPD_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_CTRLUPD_PRE_SRX 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIUPD0_DIS_AUTO_CTRLUPD_SRX 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_PHY_DBI_MODE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_DATA_CS_POLARITY 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_INIT_COMPLETE_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_RESET_N 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_FREQ_FSP 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_INIT_START 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_CHANNEL_MODE 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_LP_OPTIMIZED_WRITE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIMISC_DFI_FREQUENCY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISTAT_DFI_LP_DATA_ACK_STAT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISTAT_DFI_INIT_COMPLETE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFISTAT_DFI_LP_CTRL_ACK_STAT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIPHYMSTR_DFI_PHYMSTR_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32 128
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_INTR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_SLVERR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_INTR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_WR_POISON_INTR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_SLVERR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONCFG_RD_POISON_INTR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONSTAT_WR_POISON_INTR_0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_POISONSTAT_RD_POISON_INTR_0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_AP_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_MODE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_REMAP_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_MAP 127
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_MAP_OTHER 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32 63
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_REGION_MAP_GRANU 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG0_ECC_AP_ERR_THRESHOLD 3
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_DATA_POISON_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_DATA_POISON_BIT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_MED_ECC_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_REGION_PARITY_LOCK 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ACTIVE_BLK_CHANNEL 31
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCFG1_ECC_REGION_WASTE_LOCK 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCSTAT_ECC_CORRECTED_ERR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCSTAT_ECC_UNCORRECTED_ERR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCSTAT_ECC_CORRECTED_BIT_NUM 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCSTAT_SBR_READ_ECC_UE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCSTAT_SBR_READ_ECC_CE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_INTR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORR_ERR_CNT_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_FORCE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_CORRECTED_ERR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORR_ERR_CNT_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCTL_ECC_AP_ERR_INTR_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNT_ECC_CORR_ERR_CNT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCERRCNT_ECC_UNCORR_ERR_CNT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCADDR0_ECC_CORR_ROW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCADDR0_ECC_CORR_RANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCADDR1_ECC_CORR_BANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCADDR1_ECC_CORR_COL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCADDR1_ECC_CORR_BG 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCSYN0_ECC_CORR_SYNDROMES_31_0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCSYN1_ECC_CORR_SYNDROMES_63_32 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCCSYN2_ECC_CORR_SYNDROMES_71_64 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCBITMASK0_ECC_CORR_BIT_MASK_31_0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCBITMASK1_ECC_CORR_BIT_MASK_63_32 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUADDR0_ECC_UNCORR_ROW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUADDR0_ECC_UNCORR_RANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUADDR1_ECC_UNCORR_COL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUADDR1_ECC_UNCORR_BANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUADDR1_ECC_UNCORR_BG 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUSYN0_ECC_UNCORR_SYNDROMES_31_0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUSYN1_ECC_UNCORR_SYNDROMES_63_32 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR0_ECC_POISON_COL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR0_ECC_POISON_RANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR1_ECC_POISON_ROW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR1_ECC_POISON_BG 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONADDR1_ECC_POISON_BANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONPAT0_ECC_POISON_DATA_31_0 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCPOISONPAT2_ECC_POISON_DATA_71_64 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ECCAPSTAT_ECC_AP_ERR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_CNT_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_CNT_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_CLR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_UNCORR_INTR_FORCE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCTL1_RD_LINK_ECC_CORR_INTR_FORCE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_INJECT_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_TYPE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_RW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_DMI_SEL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONCTL0_LINKECC_POISON_BYTE_SEL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCPOISONSTAT_LINKECC_POISON_COMPLETE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCINDEX_RD_LINK_ECC_ERR_BYTE_SEL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCINDEX_RD_LINK_ECC_ERR_RANK_SEL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCERRCNT0_RD_LINK_ECC_ERR_SYNDROME 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCERRCNT0_RD_LINK_ECC_UNCORR_CNT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCERRCNT0_RD_LINK_ECC_CORR_CNT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCERRSTAT_RD_LINK_ECC_CORR_ERR_INT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCERRSTAT_RD_LINK_ECC_UNCORR_ERR_INT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCADDR0_LINK_ECC_CORR_ROW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCADDR0_LINK_ECC_CORR_RANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCADDR1_LINK_ECC_CORR_COL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCADDR1_LINK_ECC_CORR_BG 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCCADDR1_LINK_ECC_CORR_BANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCUADDR0_LINK_ECC_UNCORR_ROW 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCUADDR0_LINK_ECC_UNCORR_RANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCUADDR1_LINK_ECC_UNCORR_COL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCUADDR1_LINK_ECC_UNCORR_BANK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_LNKECCUADDR1_LINK_ECC_UNCORR_BG 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_WC 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_MAX_RANK_RD_OPT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL0_DIS_MAX_RANK_WR_OPT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL1_DIS_DQ 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRL1_DIS_HIF 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_DBG_HPR_Q_DEPTH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_DBG_LPR_Q_DEPTH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_DBG_STALL 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_DBG_RD_Q_EMPTY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_DBG_W_Q_DEPTH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_RD_DATA_PIPELINE_EMPTY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_WR_DATA_PIPELINE_EMPTY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM_DBG_WR_Q_EMPTY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_ZQ_CALIB_SHORT 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_CTRLUPD 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCMD_CTRLUPD_BURST 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLSTAT_CTRLUPD_BURST_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLSTAT_ZQ_CALIB_SHORT_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLSTAT_CTRLUPD_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPCTRLCAM1_DBG_WRECC_Q_DEPTH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK1_REFRESH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFCTRL0_RANK0_REFRESH 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFSTAT0_RANK1_REFRESH_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_OPREFSTAT0_RANK0_REFRESH_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SWSTAT_SW_DONE_ACK 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CHCTL_DUAL_CHANNEL_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RANKCTL_MAX_RANK_RD 15
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_RANKCTL_MAX_RANK_WR 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_DM_EN 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_RD_DBI_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DBICTL_WR_DBI_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK0_RD_ODT 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK0_WR_ODT 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK1_RD_ODT 2
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_ODTMAP_RANK1_WR_ODT 2
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_RD_DATA_COPY_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_WR_DATA_X_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DATACTL0_WR_DATA_COPY_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_SWCTLSTATIC_SW_STATIC_UNLOCK 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CGCTL_FORCE_CLK_ARB_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_CGCTL_FORCE_CLK_TE_EN 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_INITTMG0_PRE_CKE_X1024 2
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_INITTMG0_POST_CKE_X1024 2
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_INITTMG0_SKIP_DRAM_INIT 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI0 8
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_CTRLUPD_NUM_DFI1 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_WAIT_REF 1
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_BURST_NUM 512
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2CTRL0_PPT2_BURST 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2STAT0_PPT2_STATE 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_PPT2STAT0_PPT2_BURST_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DDRCTL_VER_NUMBER_VER_NUMBER 825634858
#define DWC_DDRCTL_CINIT_REGB_DDRC_CH0_DDRCTL_VER_TYPE_VER_TYPE 1818439728
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP1_ADDRMAP_CS_BIT0 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP3_ADDRMAP_BANK_B0 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP3_ADDRMAP_BANK_B2 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP3_ADDRMAP_BANK_B1 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP4_ADDRMAP_BG_B0 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP4_ADDRMAP_BG_B1 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B7 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B8 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B9 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP5_ADDRMAP_COL_B10 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B3 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B6 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B4 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP6_ADDRMAP_COL_B5 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B14 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B15 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B17 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP7_ADDRMAP_ROW_B16 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B11 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B10 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B13 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP8_ADDRMAP_ROW_B12 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B7 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B9 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B6 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP9_ADDRMAP_ROW_B8 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B2 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B3 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B5 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP10_ADDRMAP_ROW_B4 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP11_ADDRMAP_ROW_B0 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP11_ADDRMAP_ROW_B1 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_BANK_HASH_EN 0
#define DWC_DDRCTL_CINIT_REGB_ADDR_MAP0_ADDRMAP12_NONBINARY_DEVICE_DENSITY 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCCFG_GO2CRITICAL_EN 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCCFG_PAGEMATCH_LIMIT 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_AGING_EN 1
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RRB_LOCK_THRESHOLD 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_PRIORITY 31
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_URGENT_EN 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGR_RD_PORT_PAGEMATCH_EN 1
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_PAGEMATCH_EN 1
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_URGENT_EN 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_AGING_EN 1
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGW_WR_PORT_PRIORITY 31
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCTRL_PORT_EN 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_REGION2 2
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_REGION1 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_REGION0 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_LEVEL1 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS0_RQOS_MAP_LEVEL2 14
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS1_RQOS_MAP_TIMEOUTR 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGQOS1_RQOS_MAP_TIMEOUTB 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_REGION1 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_LEVEL1 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_REGION2 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_REGION0 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS0_WQOS_MAP_LEVEL2 14
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS1_WQOS_MAP_TIMEOUT2 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PCFGWQOS1_WQOS_MAP_TIMEOUT1 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_BURST_LENGTH_LP 1
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_DURING_LOWPOWER 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_EN 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_BURST_LENGTH_NM 1
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_CMD_TYPE 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRCTL_SCRUB_INTERVAL 255
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTAT_SCRUB_BUSY 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTAT_SCRUB_DONE 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRWDATA0_SCRUB_PATTERN0 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTART0_SBR_ADDRESS_START_MASK_0 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRSTART1_SBR_ADDRESS_START_MASK_1 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRRANGE0_SBR_ADDRESS_RANGE_MASK_0 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PSTAT_RD_PORT_BUSY_0 0
#define DWC_DDRCTL_CINIT_REGB_ARB_PORT0_PSTAT_WR_PORT_BUSY_0 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DRAMSET1TMG14_T_XSR 800
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG0_DFI_LP_WAKEUP_SR 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG0_DFI_LP_WAKEUP_PD 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG0_DFI_LP_WAKEUP_DSM 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFILPTMG1_DFI_LP_WAKEUP_DATA 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 300
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_PPT2_OVERRIDE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 3
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DFIUPDTMG2_PPT2_EN 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_T_REFI_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_REFRESH_MARGIN 2
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 256
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_ZQSET1TMG2_T_ZQ_STOP 24
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DQSOSCCTL0_DQSOSC_INTERVAL 7
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DERATEINT_MR4_READ_INTERVAL 8388608
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_HWLPTMG0_HW_LP_IDLE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DVFSCTL0_DVFSQ_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_SCHEDTMG0_PAGECLOSE_TIMER 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_SCHEDTMG0_RDWR_IDLE_GAP 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFHPR1_HPR_MAX_STARVE 1
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFLPR1_LPR_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFWR1_W_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PERFWR1_W_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANKTMG0_DIFF_RANK_RD_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_RANKTMG0_DIFF_RANK_WR_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PWRTMG_POWERDOWN_TO_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_PWRTMG_SELFREF_TO_X32 64
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG0_T_PGM_X1_X1024 3125001
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG0_T_PGM_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG1_T_PGMPST_X32 2501
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_DDR4PPRTMG1_T_PGM_EXIT 24
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ0_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DRAMSET1TMG14_T_XSR 800
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 300
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_PPT2_OVERRIDE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 3
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DFIUPDTMG2_PPT2_EN 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_T_REFI_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_REFRESH_MARGIN 2
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 256
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_ZQSET1TMG2_T_ZQ_STOP 24
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DQSOSCCTL0_DQSOSC_INTERVAL 7
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DERATEINT_MR4_READ_INTERVAL 8388608
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_HWLPTMG0_HW_LP_IDLE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DVFSCTL0_DVFSQ_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_SCHEDTMG0_PAGECLOSE_TIMER 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_SCHEDTMG0_RDWR_IDLE_GAP 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFHPR1_HPR_MAX_STARVE 1
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFLPR1_LPR_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFWR1_W_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PERFWR1_W_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANKTMG0_DIFF_RANK_RD_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_RANKTMG0_DIFF_RANK_WR_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PWRTMG_POWERDOWN_TO_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_PWRTMG_SELFREF_TO_X32 64
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG0_T_PGM_X1_X1024 3125001
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG0_T_PGM_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG1_T_PGMPST_X32 2501
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_DDR4PPRTMG1_T_PGM_EXIT 24
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ1_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DRAMSET1TMG14_T_XSR 800
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 300
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_PPT2_OVERRIDE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 3
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DFIUPDTMG2_PPT2_EN 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_T_REFI_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_REFRESH_MARGIN 2
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 256
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_ZQSET1TMG2_T_ZQ_STOP 24
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DQSOSCCTL0_DQSOSC_INTERVAL 7
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DERATEINT_MR4_READ_INTERVAL 8388608
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_HWLPTMG0_HW_LP_IDLE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DVFSCTL0_DVFSQ_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_SCHEDTMG0_PAGECLOSE_TIMER 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_SCHEDTMG0_RDWR_IDLE_GAP 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFHPR1_HPR_MAX_STARVE 1
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFLPR1_LPR_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFWR1_W_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PERFWR1_W_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANKTMG0_DIFF_RANK_RD_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_RANKTMG0_DIFF_RANK_WR_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PWRTMG_POWERDOWN_TO_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_PWRTMG_SELFREF_TO_X32 64
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG0_T_PGM_X1_X1024 3125001
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG0_T_PGM_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG1_T_PGMPST_X32 2501
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_DDR4PPRTMG1_T_PGM_EXIT 24
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ2_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DRAMSET1TMG14_T_XSR 800
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024 1
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1 300
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_CTRLUPD_AFTER_DQSOSC 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_PPT2_OVERRIDE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_DFI_T_CTRLUPD_INTERVAL_TYPE1_UNIT 3
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DFIUPDTMG2_PPT2_EN 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_REFRESH_TO_X1_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_T_REFI_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_REFRESH_MARGIN 2
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG0_REFRESH_TO_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG3_REFRESH_TO_AB_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG4_REFRESH_TIMER0_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RFSHSET1TMG4_REFRESH_TIMER1_START_VALUE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET1TMG1_T_ZQ_SHORT_INTERVAL_X1024 256
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_ZQSET1TMG2_T_ZQ_STOP 24
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_INTERVAL_UNIT 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DQSOSCCTL0_DQSOSC_INTERVAL 7
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DERATEINT_MR4_READ_INTERVAL 8388608
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_HWLPTMG0_HW_LP_IDLE_X32 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DVFSCTL0_DVFSQ_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_SCHEDTMG0_PAGECLOSE_TIMER 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_SCHEDTMG0_RDWR_IDLE_GAP 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFHPR1_HPR_MAX_STARVE 1
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFHPR1_HPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFLPR1_LPR_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFLPR1_LPR_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFWR1_W_MAX_STARVE 127
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PERFWR1_W_XACT_RUN_LENGTH 15
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANKTMG0_DIFF_RANK_RD_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_RANKTMG0_DIFF_RANK_WR_GAP 6
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PWRTMG_POWERDOWN_TO_X32 16
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_PWRTMG_SELFREF_TO_X32 64
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG0_T_PGM_X1_X1024 3125001
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG0_T_PGM_X1_SEL 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG1_T_PGMPST_X32 2501
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_DDR4PPRTMG1_T_PGM_EXIT 24
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_LNKECCCTL0_WR_LINK_ECC_ENABLE 0
#define DWC_DDRCTL_CINIT_REGB_FREQ3_CH0_LNKECCCTL0_RD_LINK_ECC_ENABLE 0
