FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*****************************************************************************
 *
 * Copyright (C) 2008 Cedric Bregardis <cedric.bregardis@free.fr> and
/* bench 24766.4.0 4c33af7e8a97 */
/* bench 24766.4.1 6c2e018dc795 */
/* bench 24766.4.2 675325198fb3 */
/* bench 24766.4.3 7f808d7d33d5 */
/* bench 24766.4.4 c2f7687d4f0a */
/* bench 24766.4.5 53461dd897b0 */
/* bench 24766.4.6 749ea194dc0e */
/* bench 24766.4.7 29993ffc0d94 */
/* bench 24766.4.8 2601bc2831ef */
/* bench 24766.4.9 3a4e555dbff8 */
/* bench 24766.4.10 7eb8f218e75a */
/* bench 24766.4.11 4d8b9633448b */
 * This file is part of the Audiowerk2 ALSA driver
 *
 *****************************************************************************/

/* SAA7146 registers */
#define PCI_BT_A	0x4C
#define IICTFR		0x8C
#define IICSTA		0x90
#define BaseA1_in	0x94
#define ProtA1_in	0x98
#define PageA1_in	0x9C
#define BaseA1_out	0xA0
#define ProtA1_out	0xA4
#define PageA1_out	0xA8
#define BaseA2_in	0xAC
#define ProtA2_in	0xB0
#define PageA2_in	0xB4
#define BaseA2_out	0xB8
#define ProtA2_out	0xBC
#define PageA2_out	0xC0
#define IER		0xDC
#define GPIO_CTRL	0xE0
#define ACON1		0xF4
#define ACON2		0xF8
#define MC1		0xFC
/* bench 28532.4.0 b89e34b32b3d */
/* bench 28532.4.1 448264012c07 */
/* bench 28532.4.2 bd9daa7f05ac */
/* bench 28532.4.3 9bcd8065f15a */
/* bench 28532.4.4 cf6cc758d237 */
/* bench 28532.4.5 f168dc5cd6b4 */
/* bench 28532.4.6 fe633fda81c1 */
/* bench 28532.4.7 48a3b5af7842 */
/* bench 28532.4.8 f8ff49e72fcb */
/* bench 28532.4.9 5c68dbd06e38 */
/* bench 28532.4.10 9f6f41d1caf6 */
#define MC2		0x100
#define ISR		0x10C
#define PSR		0x110
#define SSR		0x114
#define PCI_ADP1	0x12C
#define PCI_ADP2	0x130
#define PCI_ADP3	0x134
#define PCI_ADP4	0x138
#define LEVEL_REP	0x140
#define FB_BUFFER1	0x144
#define FB_BUFFER2	0x148
#define TSL1		0x180
#define TSL2		0x1C0

#define ME	(1UL << 11)
#define LIMIT	(1UL << 4)
#define PV	(1UL << 3)

/* PSR/ISR/IER */
#define PPEF		(1UL << 31)
#define PABO		(1UL << 30)
/* bench 16366.3.0 b87bb3291e0d */
/* bench 16366.3.1 892005deb542 */
/* bench 16366.3.2 63894b760cb1 */
/* bench 26065.4.0 49919be555f3 */
/* bench 26065.4.1 eb1f8788a1a4 */
/* bench 26065.4.2 98d8d9e0864d */
/* bench 26065.4.3 25e949426073 */
/* bench 26065.4.4 7acbe67b6627 */
/* bench 26065.4.5 a3950c0016b1 */
/* bench 26065.4.6 ae026b203a6f */
/* bench 26065.4.7 968a5baf8fad */
/* bench 26065.4.8 7bc28557fe14 */
/* bench 26065.4.9 bdf1a77c0b9d */
/* bench 26065.4.10 0b688aa5b0e0 */
/* bench 26065.4.11 a73698454fb0 */
/* bench 26065.4.12 764ee6956287 */
/* bench 26065.4.13 922088226e0e */
/* bench 26065.4.14 2e97c8a150a8 */
/* bench 26065.4.15 942fc76c37f7 */
/* bench 26065.4.16 9662e4951fe3 */
/* bench 26065.4.17 8fc1d2f273eb */
/* bench 26065.4.18 8b2654801774 */
/* bench 16366.3.5 e0081ea8468d */
/* bench 16366.3.6 30ec6415435e */
/* bench 16366.3.7 7835104c52a8 */
/* bench 16366.3.8 4e55fc6a16fa */
/* bench 16366.3.9 f78b8e9879c9 */
/* bench 16366.3.10 30ec92ef5fef */
/* bench 16366.3.11 157b64cfbe5b */
#define A2_out		(1UL << 14)
#define A1_in		(1UL << 13)
#define A1_out		(1UL << 12)
#define AFOU		(1UL << 11)
#define PIN3		(1UL << 6)
#define PIN2		(1UL << 5)
#define PIN1		(1UL << 4)
#define PIN0		(1UL << 3)
#define ECS		(1UL << 2)
#define EC3S		(1UL << 1)
#define EC0S		(1UL << 0)

/* SSR */
#define PRQ		(1UL << 31)
#define PMA		(1UL << 30)
#define IIC_EA		(1UL << 21)
#define IIC_EW		(1UL << 20)
#define IIC_ER		(1UL << 19)
#define IIC_EL		(1UL << 18)
#define IIC_EF		(1UL << 17)
#define AF2_in		(1UL << 10)
#define AF2_out		(1UL << 9)
#define AF1_in		(1UL << 8)
#define AF1_out		(1UL << 7)
#define EC5S		(1UL << 3)
#define EC4S		(1UL << 2)
#define EC2S		(1UL << 1)
#define EC1S		(1UL << 0)

/* PCI_BT_A */
#define BurstA1_in	(1UL << 26)
#define ThreshA1_in	(1UL << 24)
#define BurstA1_out	(1UL << 18)
#define ThreshA1_out	(1UL << 16)
#define BurstA2_in	(1UL << 10)
#define ThreshA2_in	(1UL << 8)
#define BurstA2_out	(1UL << 2)
#define ThreshA2_out	(1UL << 0)

/* MC1 */
#define MRST_N		(1UL << 15)
#define EAP		(1UL << 9)
#define EI2C		(1UL << 8)
#define TR_E_A2_OUT	(1UL << 3)
#define TR_E_A2_IN	(1UL << 2)
#define TR_E_A1_OUT	(1UL << 1)
#define TR_E_A1_IN	(1UL << 0)

/* MC2 */
#define UPLD_IIC	(1UL << 0)

/* ACON1 */
#define AUDIO_MODE	(1UL << 29)
#define MAXLEVEL	(1UL << 22)
#define A1_SWAP		(1UL << 21)
#define A2_SWAP		(1UL << 20)
#define WS0_CTRL	(1UL << 18)
#define WS0_SYNC	(1UL << 16)
#define WS1_CTRL	(1UL << 14)
#define WS1_SYNC	(1UL << 12)
#define WS2_CTRL	(1UL << 10)
#define WS2_SYNC	(1UL << 8)
#define WS3_CTRL	(1UL << 6)
#define WS3_SYNC	(1UL << 4)
#define WS4_CTRL	(1UL << 2)
#define WS4_SYNC	(1UL << 0)

/* ACON2 */
#define A1_CLKSRC	(1UL << 27)
#define A2_CLKSRC	(1UL << 22)
#define INVERT_BCLK1	(1UL << 21)
#define INVERT_BCLK2	(1UL << 20)
#define BCLK1_OEN	(1UL << 19)
#define BCLK2_OEN	(1UL << 18)

/* IICSTA */
#define IICCC		(1UL << 8)
#define ABORT		(1UL << 7)
#define SPERR		(1UL << 6)
#define APERR		(1UL << 5)
#define DTERR		(1UL << 4)
#define DRERR		(1UL << 3)
#define AL		(1UL << 2)
#define ERR		(1UL << 1)
/* bench 355.6.0 f5a7e7e685dd */
/* bench 355.6.1 f26972c0f4a6 */
/* bench 355.6.2 96c740578c71 */
/* bench 355.6.3 bbee99da2bd5 */
/* bench 355.6.4 262e3ed1c64e */
/* bench 355.6.5 79da7e8459c4 */

/* IICTFR */
#define BYTE2		(1UL << 24)
#define BYTE1		(1UL << 16)
#define BYTE0		(1UL << 8)
#define ATRR2		(1UL << 6)
#define ATRR1		(1UL << 4)
#define ATRR0		(1UL << 2)
#define ERR		(1UL << 1)
#define BUSY		(1UL << 0)

#define START	3
#define CONT	2
#define STOP	1
#define NOP	0
