// Seed: 23194512
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    input tri1 id_15,
    output uwire id_16,
    input supply1 id_17,
    output tri0 id_18,
    input tri1 id_19,
    input wire id_20,
    input wire id_21,
    output supply1 id_22,
    output tri1 id_23,
    input tri1 id_24,
    input wor id_25,
    input wor id_26,
    input uwire id_27,
    output tri1 id_28,
    output supply1 id_29
    , id_42,
    output wor id_30,
    input wor id_31,
    input supply0 id_32,
    input tri id_33,
    input tri0 id_34,
    output tri0 id_35,
    input tri0 id_36,
    output wire id_37,
    output supply1 id_38,
    input supply1 id_39,
    input supply0 id_40
);
  wire id_43;
  wire id_44;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri1 id_11,
    output supply1 id_12,
    output wand id_13
);
  module_0(
      id_8,
      id_10,
      id_5,
      id_12,
      id_13,
      id_9,
      id_6,
      id_5,
      id_4,
      id_6,
      id_10,
      id_6,
      id_4,
      id_3,
      id_12,
      id_4,
      id_6,
      id_3,
      id_13,
      id_3,
      id_0,
      id_8,
      id_6,
      id_6,
      id_4,
      id_11,
      id_11,
      id_1,
      id_12,
      id_12,
      id_6,
      id_9,
      id_8,
      id_11,
      id_10,
      id_13,
      id_3,
      id_13,
      id_6,
      id_4,
      id_1
  );
  assign id_6 = 1'd0;
  wire id_15;
endmodule
