----------Pass!------------


C:\Xilinx_trn\HLS2023\lab4_z2\lab4_z2\sol4\sim\verilog>set PATH= 

C:\Xilinx_trn\HLS2023\lab4_z2\lab4_z2\sol4\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab4_z2_top glbl -Oenable_linking_all_libraries  -prj lab4_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab4_z2 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab4_z2_top glbl -Oenable_linking_all_libraries -prj lab4_z2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab4_z2 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/AESL_automem_data_out1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/AESL_automem_data_out2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab4_z2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_fifo_w32_d16_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_fifo_w32_d16_S_shiftReg
INFO: [VRFC 10-311] analyzing module lab4_z2_fifo_w32_d16_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_Loop_Loop1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_Loop_Loop1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_Loop_Loop2_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_Loop_Loop2_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_Loop_Loop3_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_Loop_Loop3_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_mul_32s_6ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_mul_32s_6ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_start_for_Loop_Loop2_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_start_for_Loop_Loop2_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module lab4_z2_start_for_Loop_Loop2_proc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2_start_for_Loop_Loop3_proc_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z2_start_for_Loop_Loop3_proc_U0_shiftReg
INFO: [VRFC 10-311] analyzing module lab4_z2_start_for_Loop_Loop3_proc_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab4_z2_mul_32s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.lab4_z2_Loop_Loop1_proc
Compiling module xil_defaultlib.lab4_z2_mul_32s_6ns_32_1_1(NUM_S...
Compiling module xil_defaultlib.lab4_z2_Loop_Loop2_proc
Compiling module xil_defaultlib.lab4_z2_Loop_Loop3_proc
Compiling module xil_defaultlib.lab4_z2_fifo_w32_d16_S_shiftReg
Compiling module xil_defaultlib.lab4_z2_fifo_w32_d16_S
Compiling module xil_defaultlib.lab4_z2_start_for_Loop_Loop2_pro...
Compiling module xil_defaultlib.lab4_z2_start_for_Loop_Loop2_pro...
Compiling module xil_defaultlib.lab4_z2_start_for_Loop_Loop3_pro...
Compiling module xil_defaultlib.lab4_z2_start_for_Loop_Loop3_pro...
Compiling module xil_defaultlib.lab4_z2
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_data_out1
Compiling module xil_defaultlib.AESL_automem_data_out2
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.seq_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab4_z2_top
Compiling module work.glbl
Built simulation snapshot lab4_z2

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab4_z2/xsim_script.tcl
# xsim {lab4_z2} -view {{lab4_z2_dataflow_ana.wcfg}} -tclbatch {lab4_z2.tcl} -protoinst {lab4_z2.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab4_z2.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab4_z2_top/AESL_inst_lab4_z2//AESL_inst_lab4_z2_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab4_z2_top/AESL_inst_lab4_z2/Loop_Loop1_proc_U0/Loop_Loop1_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab4_z2_top/AESL_inst_lab4_z2/Loop_Loop2_proc_U0/Loop_Loop2_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab4_z2_top/AESL_inst_lab4_z2/Loop_Loop3_proc_U0/Loop_Loop3_proc_U0_activity
Time resolution is 1 ps
open_wave_config lab4_z2_dataflow_ana.wcfg
source lab4_z2.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_q1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_d1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_address1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_d0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out2_address0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_q1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_d1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_address1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_d0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_out1_address0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/scale -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_q1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_d1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_address1 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_d0 -into $return_group -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/data_in_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_start -into $blocksiggroup
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_done -into $blocksiggroup
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_ready -into $blocksiggroup
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab4_z2_top/AESL_inst_lab4_z2/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab4_z2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab4_z2_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab4_z2_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab4_z2_top/LENGTH_data_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab4_z2_top/LENGTH_scale -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab4_z2_top/LENGTH_data_out1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab4_z2_top/LENGTH_data_out2 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab4_z2_top/data_out2_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_q1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_d1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_q1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_d1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_out1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab4_z2_top/scale -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_in_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_in_q1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_in_d1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_in_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_in_address1 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_in_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_in_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_in_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab4_z2_top/data_in_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z2_top/data_in_address0 -into $tb_return_group -radix hex
## save_wave_config lab4_z2.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "133000"
// RTL Simulation : 1 / 3 [1.96%] @ "875000"
// RTL Simulation : 2 / 3 [1.96%] @ "1575000"
// RTL Simulation : 3 / 3 [100.00%] @ "2275000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2359 ns : File "C:/Xilinx_trn/HLS2023/lab4_z2/lab4_z2/sol4/sim/verilog/lab4_z2.autotb.v" Line 426
## quit
INFO: [Common 17-206] Exiting xsim at Sun Oct 22 02:36:48 2023...
----------Pass!------------

