// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "10/01/2025 22:58:21"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Coprocessador (
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	hps_clk,
	hps_reset,
	hps_address_control,
	hps_chipselect_control,
	hps_write_control,
	hps_read_control,
	hps_writedata_control,
	hps_readdata_control,
	hps_address_img,
	hps_chipselect_img,
	hps_write_img,
	hps_writedata_img);
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	hps_clk;
input 	hps_reset;
input 	[1:0] hps_address_control;
input 	hps_chipselect_control;
input 	hps_write_control;
input 	hps_read_control;
input 	[31:0] hps_writedata_control;
output 	[31:0] hps_readdata_control;
input 	[14:0] hps_address_img;
input 	hps_chipselect_img;
input 	hps_write_img;
input 	[7:0] hps_writedata_img;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[5]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[8]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[9]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[10]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[11]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[12]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[13]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[14]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[15]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[16]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[17]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[18]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[19]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[20]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[21]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[22]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[23]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[24]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[25]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[26]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[27]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[28]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[29]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[30]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[31]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[0]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[4]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[6]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[7]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[8]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[10]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[11]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[12]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[13]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[14]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[15]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[16]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[17]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[18]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[19]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[20]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[21]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[22]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[23]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[24]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[25]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[26]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[27]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[28]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[29]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[30]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_readdata_control[31]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_control[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_read_control	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_control[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_chipselect_control	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_reset	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_clk	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_write_control	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[0]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_chipselect_img	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_write_img	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[2]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[4]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_control[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[13]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[14]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[1]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[3]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[5]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[6]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[7]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[8]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[9]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[10]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[11]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_address_img[12]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[5]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[6]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hps_writedata_img[7]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \processor|Mult0~8 ;
wire \processor|Mult0~9 ;
wire \processor|Mult0~10 ;
wire \processor|Mult0~11 ;
wire \processor|Mult0~12 ;
wire \processor|Mult0~13 ;
wire \processor|Mult0~14 ;
wire \processor|Mult0~15 ;
wire \processor|Mult0~16 ;
wire \processor|Mult0~17 ;
wire \processor|Mult0~18 ;
wire \processor|Mult0~19 ;
wire \processor|Mult0~20 ;
wire \processor|Mult0~21 ;
wire \processor|Mult0~22 ;
wire \processor|Mult0~23 ;
wire \processor|Mult0~24 ;
wire \processor|Mult0~25 ;
wire \processor|Mult0~26 ;
wire \processor|Mult0~27 ;
wire \processor|Mult0~28 ;
wire \processor|Mult0~29 ;
wire \processor|Mult0~30 ;
wire \processor|Mult0~31 ;
wire \processor|Mult0~32 ;
wire \processor|Mult0~33 ;
wire \processor|Mult0~34 ;
wire \processor|Mult0~35 ;
wire \processor|Mult0~36 ;
wire \processor|Mult0~37 ;
wire \processor|Mult0~38 ;
wire \processor|Mult0~39 ;
wire \processor|Mult0~40 ;
wire \processor|Mult0~41 ;
wire \processor|Mult0~42 ;
wire \processor|Mult0~43 ;
wire \processor|Mult0~44 ;
wire \processor|Mult0~45 ;
wire \processor|Mult0~46 ;
wire \processor|Mult0~47 ;
wire \processor|Mult0~48 ;
wire \processor|Mult0~49 ;
wire \processor|Mult0~50 ;
wire \processor|Mult0~51 ;
wire \processor|Mult0~52 ;
wire \vga_logic_inst|Mult0~657 ;
wire \vga_logic_inst|Mult0~658 ;
wire \vga_logic_inst|Mult0~659 ;
wire \vga_logic_inst|Mult0~660 ;
wire \vga_logic_inst|Mult0~661 ;
wire \vga_logic_inst|Mult0~662 ;
wire \vga_logic_inst|Mult0~663 ;
wire \vga_logic_inst|Mult0~664 ;
wire \vga_logic_inst|Mult0~665 ;
wire \vga_logic_inst|Mult0~666 ;
wire \vga_logic_inst|Mult0~667 ;
wire \vga_logic_inst|Mult0~668 ;
wire \vga_logic_inst|Mult0~669 ;
wire \vga_logic_inst|Mult0~670 ;
wire \vga_logic_inst|Mult0~671 ;
wire \vga_logic_inst|Mult0~672 ;
wire \vga_logic_inst|Mult0~673 ;
wire \vga_logic_inst|Mult0~674 ;
wire \vga_logic_inst|Mult0~675 ;
wire \vga_logic_inst|Mult0~676 ;
wire \vga_logic_inst|Mult0~677 ;
wire \vga_logic_inst|Mult0~678 ;
wire \vga_logic_inst|Mult0~679 ;
wire \vga_logic_inst|Mult0~680 ;
wire \vga_logic_inst|Mult0~8 ;
wire \vga_logic_inst|Mult0~9 ;
wire \vga_logic_inst|Mult0~10 ;
wire \vga_logic_inst|Mult0~11 ;
wire \vga_logic_inst|Mult0~12 ;
wire \vga_logic_inst|Mult0~13 ;
wire \vga_logic_inst|Mult0~14 ;
wire \vga_logic_inst|Mult0~15 ;
wire \vga_logic_inst|Mult0~16 ;
wire \vga_logic_inst|Mult0~17 ;
wire \vga_logic_inst|Mult0~18 ;
wire \vga_logic_inst|Mult0~19 ;
wire \vga_logic_inst|Mult0~20 ;
wire \vga_logic_inst|Mult0~21 ;
wire \vga_logic_inst|Mult0~22 ;
wire \vga_logic_inst|Mult0~23 ;
wire \vga_logic_inst|Mult0~24 ;
wire \vga_logic_inst|Mult0~25 ;
wire \vga_logic_inst|Mult0~26 ;
wire \vga_logic_inst|Mult0~27 ;
wire \vga_logic_inst|Mult0~28 ;
wire \vga_logic_inst|Mult0~29 ;
wire \vga_logic_inst|Mult0~30 ;
wire \vga_logic_inst|Mult0~31 ;
wire \vga_logic_inst|Mult0~32 ;
wire \vga_logic_inst|Mult0~33 ;
wire \vga_logic_inst|Mult0~34 ;
wire \vga_logic_inst|Mult0~35 ;
wire \vga_logic_inst|Mult0~36 ;
wire \vga_logic_inst|Mult0~37 ;
wire \vga_logic_inst|Mult0~38 ;
wire \vga_logic_inst|Mult0~39 ;
wire \vga_logic_inst|Mult0~40 ;
wire \vga_logic_inst|Mult0~41 ;
wire \vga_logic_inst|Mult0~42 ;
wire \vga_logic_inst|Mult0~43 ;
wire \vga_logic_inst|Mult0~44 ;
wire \vga_logic_inst|Mult0~45 ;
wire \vga_logic_inst|Mult0~46 ;
wire \vga_logic_inst|Mult0~352 ;
wire \vga_logic_inst|Mult0~353 ;
wire \vga_logic_inst|Mult0~354 ;
wire \vga_logic_inst|Mult0~355 ;
wire \vga_logic_inst|Mult0~356 ;
wire \vga_logic_inst|Mult0~357 ;
wire \vga_logic_inst|Mult0~358 ;
wire \vga_logic_inst|Mult0~359 ;
wire \vga_logic_inst|Mult0~360 ;
wire \vga_logic_inst|Mult0~361 ;
wire \vga_logic_inst|Mult0~362 ;
wire \vga_logic_inst|Mult0~363 ;
wire \vga_logic_inst|Mult0~364 ;
wire \vga_logic_inst|Mult0~365 ;
wire \vga_logic_inst|Mult0~366 ;
wire \vga_logic_inst|Mult0~367 ;
wire \vga_logic_inst|Mult0~368 ;
wire \vga_logic_inst|Mult0~369 ;
wire \vga_logic_inst|Mult0~370 ;
wire \vga_logic_inst|Mult0~371 ;
wire \vga_logic_inst|Mult0~372 ;
wire \vga_logic_inst|Mult0~373 ;
wire \vga_logic_inst|Mult0~374 ;
wire \vga_logic_inst|Mult0~375 ;
wire \vga_logic_inst|Mult0~376 ;
wire \vga_logic_inst|Mult0~377 ;
wire \vga_logic_inst|Mult0~378 ;
wire \vga_logic_inst|Mult0~379 ;
wire \vga_logic_inst|Mult0~380 ;
wire \vga_logic_inst|Mult0~381 ;
wire \vga_logic_inst|Mult0~382 ;
wire \vga_logic_inst|Mult0~383 ;
wire \vga_logic_inst|Mult0~384 ;
wire \vga_logic_inst|Mult0~385 ;
wire \vga_logic_inst|Mult0~386 ;
wire \vga_logic_inst|Mult0~387 ;
wire \hps_writedata_control[5]~input_o ;
wire \hps_writedata_control[6]~input_o ;
wire \hps_writedata_control[7]~input_o ;
wire \hps_writedata_control[8]~input_o ;
wire \hps_writedata_control[9]~input_o ;
wire \hps_writedata_control[10]~input_o ;
wire \hps_writedata_control[11]~input_o ;
wire \hps_writedata_control[12]~input_o ;
wire \hps_writedata_control[13]~input_o ;
wire \hps_writedata_control[14]~input_o ;
wire \hps_writedata_control[15]~input_o ;
wire \hps_writedata_control[16]~input_o ;
wire \hps_writedata_control[17]~input_o ;
wire \hps_writedata_control[18]~input_o ;
wire \hps_writedata_control[19]~input_o ;
wire \hps_writedata_control[20]~input_o ;
wire \hps_writedata_control[21]~input_o ;
wire \hps_writedata_control[22]~input_o ;
wire \hps_writedata_control[23]~input_o ;
wire \hps_writedata_control[24]~input_o ;
wire \hps_writedata_control[25]~input_o ;
wire \hps_writedata_control[26]~input_o ;
wire \hps_writedata_control[27]~input_o ;
wire \hps_writedata_control[28]~input_o ;
wire \hps_writedata_control[29]~input_o ;
wire \hps_writedata_control[30]~input_o ;
wire \hps_writedata_control[31]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \clk_div_reg~0_combout ;
wire \clk_div_reg~q ;
wire \the_vga_driver|Add0~33_sumout ;
wire \the_vga_driver|h_counter[0]~feeder_combout ;
wire \hps_reset~input_o ;
wire \the_vga_driver|Add0~10 ;
wire \the_vga_driver|Add0~5_sumout ;
wire \the_vga_driver|Add0~6 ;
wire \the_vga_driver|Add0~29_sumout ;
wire \the_vga_driver|Add0~30 ;
wire \the_vga_driver|Add0~25_sumout ;
wire \the_vga_driver|Add0~26 ;
wire \the_vga_driver|Add0~1_sumout ;
wire \the_vga_driver|Equal0~0_combout ;
wire \the_vga_driver|Equal1~0_combout ;
wire \the_vga_driver|Equal1~1_combout ;
wire \the_vga_driver|Equal0~1_combout ;
wire \the_vga_driver|Equal0~2_combout ;
wire \the_vga_driver|h_state~20_combout ;
wire \the_vga_driver|h_state.H_ACTIVE_STATE~q ;
wire \the_vga_driver|h_state~21_combout ;
wire \the_vga_driver|h_state.H_FRONT_STATE~q ;
wire \the_vga_driver|h_counter[4]~3_combout ;
wire \the_vga_driver|h_counter[4]~1_combout ;
wire \the_vga_driver|Equal2~0_combout ;
wire \the_vga_driver|h_state~19_combout ;
wire \the_vga_driver|h_state.H_PULSE_STATE~q ;
wire \the_vga_driver|h_state~17_combout ;
wire \the_vga_driver|h_counter[4]~2_combout ;
wire \the_vga_driver|Add0~34 ;
wire \the_vga_driver|Add0~37_sumout ;
wire \the_vga_driver|Add0~38 ;
wire \the_vga_driver|Add0~21_sumout ;
wire \the_vga_driver|Add0~22 ;
wire \the_vga_driver|Add0~17_sumout ;
wire \the_vga_driver|Add0~18 ;
wire \the_vga_driver|Add0~13_sumout ;
wire \the_vga_driver|Add0~14 ;
wire \the_vga_driver|Add0~9_sumout ;
wire \the_vga_driver|Equal3~0_combout ;
wire \the_vga_driver|h_state~18_combout ;
wire \the_vga_driver|h_state.H_BACK_STATE~q ;
wire \the_vga_driver|hysnc_reg~0_combout ;
wire \the_vga_driver|hysnc_reg~q ;
wire \the_vga_driver|line_done~0_combout ;
wire \the_vga_driver|line_done~q ;
wire \the_vga_driver|Add1~29_sumout ;
wire \the_vga_driver|Equal8~0_combout ;
wire \the_vga_driver|Equal6~0_combout ;
wire \the_vga_driver|Equal8~1_combout ;
wire \the_vga_driver|Equal7~0_combout ;
wire \the_vga_driver|v_state~17_combout ;
wire \the_vga_driver|v_state.V_BACK_STATE~q ;
wire \the_vga_driver|Equal5~0_combout ;
wire \the_vga_driver|Equal6~1_combout ;
wire \the_vga_driver|v_counter[5]~2_combout ;
wire \the_vga_driver|v_counter[5]~1_combout ;
wire \the_vga_driver|v_counter[5]~3_combout ;
wire \the_vga_driver|v_counter[5]~4_combout ;
wire \the_vga_driver|Add1~30 ;
wire \the_vga_driver|Add1~25_sumout ;
wire \the_vga_driver|Add1~26 ;
wire \the_vga_driver|Add1~21_sumout ;
wire \the_vga_driver|Add1~22 ;
wire \the_vga_driver|Add1~17_sumout ;
wire \the_vga_driver|Add1~18 ;
wire \the_vga_driver|Add1~13_sumout ;
wire \the_vga_driver|Add1~14 ;
wire \the_vga_driver|Add1~9_sumout ;
wire \the_vga_driver|Add1~10 ;
wire \the_vga_driver|Add1~5_sumout ;
wire \the_vga_driver|Add1~6 ;
wire \the_vga_driver|Add1~1_sumout ;
wire \the_vga_driver|Add1~2 ;
wire \the_vga_driver|Add1~37_sumout ;
wire \the_vga_driver|Add1~38 ;
wire \the_vga_driver|Add1~33_sumout ;
wire \the_vga_driver|Equal6~2_combout ;
wire \the_vga_driver|Equal5~1_combout ;
wire \the_vga_driver|v_state~19_combout ;
wire \the_vga_driver|v_state.V_ACTIVE_STATE~q ;
wire \the_vga_driver|v_state~20_combout ;
wire \the_vga_driver|v_state.V_FRONT_STATE~q ;
wire \the_vga_driver|v_state~18_combout ;
wire \the_vga_driver|v_state.V_PULSE_STATE~q ;
wire \the_vga_driver|vsync_reg~0_combout ;
wire \the_vga_driver|vsync_reg~q ;
wire \the_vga_driver|blank~combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \hps_clk~input_o ;
wire \hps_clk~inputCLKENA0_outclk ;
wire \hps_writedata_control[2]~input_o ;
wire \hps_write_control~input_o ;
wire \hps_chipselect_control~input_o ;
wire \hps_address_control[0]~input_o ;
wire \hps_address_control[1]~input_o ;
wire \control_regs|algorithm_select_reg[1]~0_combout ;
wire \hps_writedata_control[3]~input_o ;
wire \control_regs|zoom_level_reg[1]~0_combout ;
wire \hps_chipselect_img~input_o ;
wire \hps_writedata_control[0]~input_o ;
wire \control_regs|start_process_reg~0_combout ;
wire \control_regs|start_process_reg~q ;
wire \hps_write_img~input_o ;
wire \hps_is_writing~combout ;
wire \main_fsm|current_state.S_MEMORY~q ;
wire \main_fsm|next_state.S_PROCESS~2_combout ;
wire \processor|Decoder0~1_combout ;
wire \processor|Add0~0_combout ;
wire \processor|fetch_state~0_combout ;
wire \processor|Decoder0~0_combout ;
wire \processor|Add2~25_sumout ;
wire \main_fsm|next_state.S_PROCESS~1_combout ;
wire \hps_writedata_control[4]~input_o ;
wire \processor|IMG_HEIGHT_OUT[1]~0_combout ;
wire \processor|pixel_out_to_ram[7]~0_combout ;
wire \processor|IMG_HEIGHT_OUT[3]~1_combout ;
wire \processor|IMG_HEIGHT_OUT[5]~2_combout ;
wire \processor|IMG_HEIGHT_OUT[6]~3_combout ;
wire \processor|IMG_HEIGHT_OUT[7]~4_combout ;
wire \processor|IMG_HEIGHT_OUT[9]~5_combout ;
wire \processor|IMG_WIDTH_OUT[3]~0_combout ;
wire \processor|IMG_WIDTH_OUT[4]~1_combout ;
wire \processor|IMG_WIDTH_OUT[5]~2_combout ;
wire \processor|IMG_WIDTH_OUT[6]~3_combout ;
wire \processor|IMG_WIDTH_OUT[7]~4_combout ;
wire \processor|IMG_WIDTH_OUT[8]~5_combout ;
wire \processor|IMG_WIDTH_OUT[9]~6_combout ;
wire \processor|Add1~26 ;
wire \processor|Add1~22 ;
wire \processor|Add1~18 ;
wire \processor|Add1~34 ;
wire \processor|Add1~30 ;
wire \processor|Add1~46 ;
wire \processor|Add1~42 ;
wire \processor|Add1~38 ;
wire \processor|Add1~14 ;
wire \processor|Add1~10 ;
wire \processor|Add1~6 ;
wire \processor|Add1~2 ;
wire \processor|Add1~58 ;
wire \processor|Add1~54 ;
wire \processor|Add1~50 ;
wire \processor|Add1~74 ;
wire \processor|Add1~69_sumout ;
wire \processor|Add1~73_sumout ;
wire \processor|LessThan0~17_combout ;
wire \processor|Add2~66 ;
wire \processor|Add2~61_sumout ;
wire \processor|write_ptr[14]~1_combout ;
wire \processor|Add1~70 ;
wire \processor|Add1~65_sumout ;
wire \processor|Add1~66 ;
wire \processor|Add1~61_sumout ;
wire \processor|LessThan0~16_combout ;
wire \processor|Add1~62 ;
wire \processor|Add1~77_sumout ;
wire \processor|LessThan0~18_combout ;
wire \processor|LessThan0~19_combout ;
wire \processor|Add1~57_sumout ;
wire \processor|Add1~49_sumout ;
wire \processor|Add1~53_sumout ;
wire \processor|LessThan0~11_combout ;
wire \processor|Add1~1_sumout ;
wire \processor|Add1~9_sumout ;
wire \processor|Add1~5_sumout ;
wire \processor|LessThan0~9_combout ;
wire \processor|LessThan0~0_combout ;
wire \processor|Add1~41_sumout ;
wire \processor|Add1~37_sumout ;
wire \processor|Add1~45_sumout ;
wire \processor|LessThan0~5_combout ;
wire \processor|Add1~29_sumout ;
wire \processor|Add1~33_sumout ;
wire \processor|LessThan0~3_combout ;
wire \processor|Add1~25_sumout ;
wire \processor|Add1~17_sumout ;
wire \processor|Add1~21_sumout ;
wire \processor|LessThan0~2_combout ;
wire \processor|LessThan0~4_combout ;
wire \processor|LessThan0~6_combout ;
wire \processor|Add1~13_sumout ;
wire \processor|LessThan0~1_combout ;
wire \processor|LessThan0~7_combout ;
wire \processor|LessThan0~8_combout ;
wire \processor|LessThan0~10_combout ;
wire \processor|LessThan0~12_combout ;
wire \processor|write_ptr[14]~0_combout ;
wire \processor|Add2~26 ;
wire \processor|Add2~21_sumout ;
wire \processor|Add2~22 ;
wire \processor|Add2~17_sumout ;
wire \processor|Add2~18 ;
wire \processor|Add2~33_sumout ;
wire \processor|Add2~34 ;
wire \processor|Add2~29_sumout ;
wire \processor|Add2~30 ;
wire \processor|Add2~45_sumout ;
wire \processor|Add2~46 ;
wire \processor|Add2~41_sumout ;
wire \processor|Add2~42 ;
wire \processor|Add2~37_sumout ;
wire \processor|Add2~38 ;
wire \processor|Add2~13_sumout ;
wire \processor|Add2~14 ;
wire \processor|Add2~9_sumout ;
wire \processor|Add2~10 ;
wire \processor|Add2~5_sumout ;
wire \processor|Add2~6 ;
wire \processor|Add2~1_sumout ;
wire \processor|Add2~2 ;
wire \processor|Add2~57_sumout ;
wire \processor|Add2~58 ;
wire \processor|Add2~53_sumout ;
wire \processor|Add2~54 ;
wire \processor|Add2~49_sumout ;
wire \processor|Add2~50 ;
wire \processor|Add2~73_sumout ;
wire \processor|Add2~74 ;
wire \processor|Add2~69_sumout ;
wire \processor|Add2~70 ;
wire \processor|Add2~65_sumout ;
wire \processor|LessThan0~13_combout ;
wire \processor|LessThan0~14_combout ;
wire \processor|LessThan0~15_combout ;
wire \processor|done~0_combout ;
wire \processor|done~q ;
wire \main_fsm|next_state.S_IDLE~0_combout ;
wire \main_fsm|current_state.S_IDLE~q ;
wire \main_fsm|next_state.S_PROCESS~0_combout ;
wire \main_fsm|current_state.S_PROCESS~feeder_combout ;
wire \main_fsm|current_state.S_PROCESS~q ;
wire \main_fsm|processing_has_run_once~0_combout ;
wire \main_fsm|processing_has_run_once~DUPLICATE_q ;
wire \vga_logic_inst|Equal1~0_combout ;
wire \main_fsm|processing_has_run_once~q ;
wire \vga_logic_inst|Equal0~0_combout ;
wire \vga_logic_inst|Equal2~0_combout ;
wire \vga_logic_inst|Add1~3_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ;
wire \vga_logic_inst|Add3~38_cout ;
wire \vga_logic_inst|Add3~34_cout ;
wire \vga_logic_inst|Add3~30_cout ;
wire \vga_logic_inst|Add3~26_cout ;
wire \vga_logic_inst|Add3~22_cout ;
wire \vga_logic_inst|Add3~9_sumout ;
wire \vga_logic_inst|Add1~4_combout ;
wire \vga_logic_inst|Add3~10 ;
wire \vga_logic_inst|Add3~5_sumout ;
wire \the_vga_driver|next_y[4]~3_combout ;
wire \the_vga_driver|next_y[2]~5_combout ;
wire \the_vga_driver|next_y[3]~4_combout ;
wire \vga_logic_inst|LessThan3~6_combout ;
wire \the_vga_driver|next_y[5]~1_combout ;
wire \the_vga_driver|next_y[6]~0_combout ;
wire \vga_logic_inst|LessThan3~4_combout ;
wire \vga_logic_inst|LessThan3~2_combout ;
wire \vga_logic_inst|LessThan3~1_combout ;
wire \vga_logic_inst|LessThan3~3_combout ;
wire \the_vga_driver|next_y[1]~2_combout ;
wire \vga_logic_inst|LessThan3~5_combout ;
wire \vga_logic_inst|LessThan3~7_combout ;
wire \vga_logic_inst|Add1~0_combout ;
wire \vga_logic_inst|Add3~6 ;
wire \vga_logic_inst|Add3~2 ;
wire \vga_logic_inst|Add3~17_sumout ;
wire \vga_logic_inst|LessThan3~17_combout ;
wire \the_vga_driver|next_y[9]~7_combout ;
wire \vga_logic_inst|Add3~18 ;
wire \vga_logic_inst|Add3~13_sumout ;
wire \vga_logic_inst|Add3~1_sumout ;
wire \vga_logic_inst|LessThan3~8_combout ;
wire \vga_logic_inst|LessThan3~0_combout ;
wire \vga_logic_inst|LessThan3~18_combout ;
wire \vga_logic_inst|Add0~22 ;
wire \vga_logic_inst|Add0~18 ;
wire \vga_logic_inst|Add0~14 ;
wire \vga_logic_inst|Add0~10 ;
wire \vga_logic_inst|Add0~6 ;
wire \vga_logic_inst|Add0~30 ;
wire \vga_logic_inst|Add0~26 ;
wire \vga_logic_inst|Add0~1_sumout ;
wire \vga_logic_inst|Add0~25_sumout ;
wire \vga_logic_inst|Add0~29_sumout ;
wire \vga_logic_inst|Add0~5_sumout ;
wire \vga_logic_inst|Add0~9_sumout ;
wire \vga_logic_inst|Add0~13_sumout ;
wire \vga_logic_inst|Add0~17_sumout ;
wire \vga_logic_inst|Add0~21_sumout ;
wire \vga_logic_inst|Add5~46_cout ;
wire \vga_logic_inst|Add5~42_cout ;
wire \vga_logic_inst|Add5~38_cout ;
wire \vga_logic_inst|Add5~6 ;
wire \vga_logic_inst|Add5~10 ;
wire \vga_logic_inst|Add5~14 ;
wire \vga_logic_inst|Add5~18 ;
wire \vga_logic_inst|Add5~22 ;
wire \vga_logic_inst|Add5~26 ;
wire \vga_logic_inst|Add5~30 ;
wire \vga_logic_inst|Add5~34 ;
wire \vga_logic_inst|Add5~1_sumout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout ;
wire \vga_display_zoom_level[2]~0_combout ;
wire \vga_display_zoom_level[1]~1_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[5]~5_combout ;
wire \the_vga_driver|next_y[0]~8_combout ;
wire \vga_logic_inst|Add4~46_cout ;
wire \vga_logic_inst|Add4~5_sumout ;
wire \vga_logic_inst|Add4~6 ;
wire \vga_logic_inst|Add4~9_sumout ;
wire \vga_logic_inst|Add4~10 ;
wire \vga_logic_inst|Add4~13_sumout ;
wire \vga_logic_inst|Add4~14 ;
wire \vga_logic_inst|Add4~17_sumout ;
wire \vga_logic_inst|Add4~18 ;
wire \vga_logic_inst|Add4~21_sumout ;
wire \vga_logic_inst|Add4~22 ;
wire \vga_logic_inst|Add4~25_sumout ;
wire \vga_logic_inst|Add4~26 ;
wire \vga_logic_inst|Add4~29_sumout ;
wire \vga_logic_inst|Add4~30 ;
wire \vga_logic_inst|Add4~33_sumout ;
wire \vga_logic_inst|Add4~34 ;
wire \vga_logic_inst|Add4~37_sumout ;
wire \vga_logic_inst|Add4~38 ;
wire \vga_logic_inst|Add4~41_sumout ;
wire \vga_logic_inst|Add4~42 ;
wire \vga_logic_inst|Add4~1_sumout ;
wire \vga_logic_inst|Mult0~341 ;
wire \vga_logic_inst|Mult0~340 ;
wire \vga_logic_inst|Mult0~339 ;
wire \vga_logic_inst|Mult0~338 ;
wire \vga_logic_inst|Mult0~337 ;
wire \vga_logic_inst|Mult0~336 ;
wire \vga_logic_inst|Mult0~335 ;
wire \vga_logic_inst|Mult0~334 ;
wire \vga_logic_inst|Add5~33_sumout ;
wire \vga_logic_inst|Mult0~333 ;
wire \vga_logic_inst|Mult0~332 ;
wire \vga_logic_inst|Add5~29_sumout ;
wire \vga_logic_inst|Add5~25_sumout ;
wire \vga_logic_inst|Mult0~331 ;
wire \vga_logic_inst|Add5~21_sumout ;
wire \vga_logic_inst|Mult0~330 ;
wire \vga_logic_inst|Add5~17_sumout ;
wire \vga_logic_inst|Mult0~329 ;
wire \vga_logic_inst|Add5~13_sumout ;
wire \vga_logic_inst|Mult0~328 ;
wire \vga_logic_inst|Add5~9_sumout ;
wire \vga_logic_inst|Mult0~327 ;
wire \vga_logic_inst|Add5~5_sumout ;
wire \vga_logic_inst|Mult0~326 ;
wire \vga_logic_inst|Mult0~325 ;
wire \vga_logic_inst|Mult0~324_resulta ;
wire \vga_logic_inst|Add6~26 ;
wire \vga_logic_inst|Add6~30 ;
wire \vga_logic_inst|Add6~34 ;
wire \vga_logic_inst|Add6~38 ;
wire \vga_logic_inst|Add6~42 ;
wire \vga_logic_inst|Add6~46 ;
wire \vga_logic_inst|Add6~50 ;
wire \vga_logic_inst|Add6~54 ;
wire \vga_logic_inst|Add6~58 ;
wire \vga_logic_inst|Add6~62 ;
wire \vga_logic_inst|Add6~66 ;
wire \vga_logic_inst|Add6~70 ;
wire \vga_logic_inst|Add6~74 ;
wire \vga_logic_inst|Add6~18 ;
wire \vga_logic_inst|Add6~22 ;
wire \vga_logic_inst|Add6~14 ;
wire \vga_logic_inst|Add6~6 ;
wire \vga_logic_inst|Add6~9_sumout ;
wire \the_vga_driver|next_x[8]~1_combout ;
wire \the_vga_driver|next_x[9]~0_combout ;
wire \vga_logic_inst|Add2~26_cout ;
wire \vga_logic_inst|Add2~22_cout ;
wire \vga_logic_inst|Add2~18_cout ;
wire \vga_logic_inst|Add2~14_cout ;
wire \vga_logic_inst|Add2~10 ;
wire \vga_logic_inst|Add2~6 ;
wire \vga_logic_inst|Add2~1_sumout ;
wire \vga_logic_inst|Add2~5_sumout ;
wire \vga_logic_inst|LessThan1~0_combout ;
wire \vga_logic_inst|LessThan1~9_combout ;
wire \vga_logic_inst|LessThan1~2_combout ;
wire \vga_logic_inst|LessThan1~10_combout ;
wire \vga_logic_inst|LessThan1~1_combout ;
wire \vga_logic_inst|Add2~9_sumout ;
wire \vga_logic_inst|LessThan1~3_combout ;
wire \vga_logic_inst|LessThan1~4_combout ;
wire \vga_logic_inst|LessThan3~10_combout ;
wire \vga_logic_inst|is_image_area~0_combout ;
wire \vga_logic_inst|is_image_area~3_combout ;
wire \vga_logic_inst|LessThan0~0_combout ;
wire \vga_logic_inst|is_image_area~12_combout ;
wire \vga_logic_inst|is_image_area~1_combout ;
wire \vga_logic_inst|is_image_area~4_combout ;
wire \vga_logic_inst|is_image_area~11_combout ;
wire \vga_logic_inst|is_image_area~2_combout ;
wire \vga_logic_inst|is_image_area~5_combout ;
wire \vga_logic_inst|Add1~1_combout ;
wire \vga_logic_inst|LessThan2~5_combout ;
wire \vga_logic_inst|LessThan2~6_combout ;
wire \vga_logic_inst|Add1~2_combout ;
wire \vga_logic_inst|LessThan2~3_combout ;
wire \vga_logic_inst|LessThan2~2_combout ;
wire \vga_logic_inst|LessThan2~0_combout ;
wire \vga_logic_inst|LessThan2~1_combout ;
wire \vga_logic_inst|LessThan2~4_combout ;
wire \the_vga_driver|next_y[7]~6_combout ;
wire \vga_logic_inst|LessThan0~1_combout ;
wire \vga_logic_inst|is_image_area~6_combout ;
wire \vga_logic_inst|read_addr[17]~18_combout ;
wire \vga_logic_inst|is_image_area~8_combout ;
wire \vga_logic_inst|LessThan1~6_combout ;
wire \the_vga_driver|next_x[7]~2_combout ;
wire \vga_logic_inst|LessThan1~5_combout ;
wire \vga_logic_inst|is_image_area~9_combout ;
wire \vga_logic_inst|Mult0~342 ;
wire \vga_logic_inst|Mult0~343 ;
wire \vga_logic_inst|Mult0~344 ;
wire \vga_logic_inst|Mult0~345 ;
wire \vga_logic_inst|Mult0~346 ;
wire \vga_logic_inst|Mult0~347 ;
wire \vga_logic_inst|Mult0~348 ;
wire \vga_logic_inst|Mult0~349 ;
wire \vga_logic_inst|Mult0~350 ;
wire \vga_logic_inst|Mult0~351 ;
wire \vga_logic_inst|Mult0~mult_hlmac_resulta ;
wire \vga_logic_inst|Add6~10 ;
wire \vga_logic_inst|Add6~1_sumout ;
wire \vga_logic_inst|LessThan3~9_combout ;
wire \vga_logic_inst|LessThan3~11_combout ;
wire \vga_logic_inst|read_addr[18]~17_combout ;
wire \the_vga_driver|red_reg~5_combout ;
wire \vga_logic_inst|Add6~5_sumout ;
wire \vga_logic_inst|read_addr[16]~16_combout ;
wire \the_vga_driver|red_reg~8_combout ;
wire \vga_logic_inst|Add6~13_sumout ;
wire \vga_logic_inst|read_addr[15]~15_combout ;
wire \vga_logic_inst|Add6~21_sumout ;
wire \vga_logic_inst|read_addr[14]~14_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ;
wire \vga_logic_inst|LessThan1~8_combout ;
wire \vga_logic_inst|LessThan1~7_combout ;
wire \vga_logic_inst|is_image_area~10_combout ;
wire \vga_logic_inst|Add6~17_sumout ;
wire \vga_logic_inst|read_addr[13]~13_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ;
wire \processor|Add4~33_sumout ;
wire \processor|Add3~30 ;
wire \processor|Add3~34 ;
wire \processor|Add3~14 ;
wire \processor|Add3~2 ;
wire \processor|Add3~6 ;
wire \processor|Add3~10 ;
wire \processor|Add3~18 ;
wire \processor|Add3~22 ;
wire \processor|Add3~25_sumout ;
wire \processor|Add5~5_sumout ;
wire \processor|Add5~14 ;
wire \processor|Add5~1_sumout ;
wire \processor|Add5~2 ;
wire \processor|Add5~9_sumout ;
wire \processor|Add5~10 ;
wire \processor|Add5~17_sumout ;
wire \processor|Add5~18 ;
wire \processor|Add5~21_sumout ;
wire \processor|Add5~22 ;
wire \processor|Add5~25_sumout ;
wire \processor|Add5~26 ;
wire \processor|Add5~29_sumout ;
wire \processor|Add3~1_sumout ;
wire \processor|Add3~9_sumout ;
wire \processor|Add3~5_sumout ;
wire \processor|Equal1~0_combout ;
wire \processor|Add3~13_sumout ;
wire \processor|Equal1~1_combout ;
wire \processor|Add3~21_sumout ;
wire \processor|Add5~30 ;
wire \processor|Add5~37_sumout ;
wire \processor|Add5~38 ;
wire \processor|Add5~33_sumout ;
wire \processor|Add3~17_sumout ;
wire \processor|Equal1~2_combout ;
wire \processor|Equal1~4_combout ;
wire \processor|x_out_count[9]~0_combout ;
wire \processor|Add5~6 ;
wire \processor|Add5~13_sumout ;
wire \processor|Add3~33_sumout ;
wire \processor|Add3~29_sumout ;
wire \processor|Equal1~3_combout ;
wire \processor|Equal1~5_combout ;
wire \processor|Equal1~6_combout ;
wire \processor|y_out_count[9]~0_combout ;
wire \processor|Add4~34 ;
wire \processor|Add4~37_sumout ;
wire \processor|Add4~38 ;
wire \processor|Add4~29_sumout ;
wire \processor|Add4~30 ;
wire \processor|Add4~25_sumout ;
wire \processor|Add4~26 ;
wire \processor|Add4~17_sumout ;
wire \processor|Add4~18 ;
wire \processor|Add4~21_sumout ;
wire \processor|Add4~22 ;
wire \processor|Add4~13_sumout ;
wire \processor|Add4~14 ;
wire \processor|Add4~1_sumout ;
wire \processor|Add4~2 ;
wire \processor|Add4~9_sumout ;
wire \processor|Add4~10 ;
wire \processor|Add4~5_sumout ;
wire \processor|u_nn|ShiftRight1~2_combout ;
wire \processor|u_nn|ShiftRight1~1_combout ;
wire \processor|u_nn|ShiftRight1~0_combout ;
wire \processor|u_nn|ShiftRight1~8_combout ;
wire \processor|u_nn|ShiftRight1~7_combout ;
wire \processor|u_nn|ShiftRight1~6_combout ;
wire \processor|u_nn|ShiftRight1~5_combout ;
wire \processor|u_nn|ShiftRight1~4_combout ;
wire \processor|u_nn|ShiftRight0~3_combout ;
wire \processor|u_nn|ShiftRight0~2_combout ;
wire \processor|u_nn|ShiftRight1~3_combout ;
wire \processor|u_nn|ShiftRight0~1_combout ;
wire \processor|u_nn|ShiftRight0~0_combout ;
wire \processor|u_pr|Add2~10 ;
wire \processor|u_pr|Add2~11 ;
wire \processor|u_pr|Add2~14 ;
wire \processor|u_pr|Add2~15 ;
wire \processor|u_pr|Add2~18 ;
wire \processor|u_pr|Add2~19 ;
wire \processor|u_pr|Add2~22 ;
wire \processor|u_pr|Add2~23 ;
wire \processor|u_pr|Add2~26 ;
wire \processor|u_pr|Add2~27 ;
wire \processor|u_pr|Add2~30 ;
wire \processor|u_pr|Add2~31 ;
wire \processor|u_pr|Add2~34 ;
wire \processor|u_pr|Add2~35 ;
wire \processor|u_pr|Add2~38 ;
wire \processor|u_pr|Add2~39 ;
wire \processor|u_pr|Add2~5_sumout ;
wire \processor|u_ba|ShiftLeft1~2_combout ;
wire \processor|u_ba|ShiftLeft1~1_combout ;
wire \processor|u_ba|ShiftLeft1~8_combout ;
wire \processor|u_ba|ShiftLeft1~0_combout ;
wire \processor|u_ba|ShiftLeft1~7_combout ;
wire \processor|u_ba|ShiftLeft1~6_combout ;
wire \processor|u_ba|ShiftLeft1~4_combout ;
wire \processor|u_ba|ShiftLeft0~8_combout ;
wire \processor|u_ba|ShiftLeft1~3_combout ;
wire \processor|u_ba|ShiftLeft0~7_combout ;
wire \processor|u_ba|ShiftLeft1~5_combout ;
wire \processor|u_ba|ShiftLeft0~6_combout ;
wire \processor|u_ba|ShiftLeft0~5_combout ;
wire \processor|u_dec|Add2~10 ;
wire \processor|u_dec|Add2~11 ;
wire \processor|u_dec|Add2~14 ;
wire \processor|u_dec|Add2~15 ;
wire \processor|u_dec|Add2~18 ;
wire \processor|u_dec|Add2~19 ;
wire \processor|u_dec|Add2~22 ;
wire \processor|u_dec|Add2~23 ;
wire \processor|u_dec|Add2~26 ;
wire \processor|u_dec|Add2~27 ;
wire \processor|u_dec|Add2~30 ;
wire \processor|u_dec|Add2~31 ;
wire \processor|u_dec|Add2~34 ;
wire \processor|u_dec|Add2~35 ;
wire \processor|u_dec|Add2~38 ;
wire \processor|u_dec|Add2~39 ;
wire \processor|u_dec|Add2~5_sumout ;
wire \hps_writedata_control[1]~input_o ;
wire \control_regs|algorithm_select_reg[1]~feeder_combout ;
wire \processor|u_nn|Add2~10 ;
wire \processor|u_nn|Add2~11 ;
wire \processor|u_nn|Add2~14 ;
wire \processor|u_nn|Add2~15 ;
wire \processor|u_nn|Add2~18 ;
wire \processor|u_nn|Add2~19 ;
wire \processor|u_nn|Add2~22 ;
wire \processor|u_nn|Add2~23 ;
wire \processor|u_nn|Add2~26 ;
wire \processor|u_nn|Add2~27 ;
wire \processor|u_nn|Add2~30 ;
wire \processor|u_nn|Add2~31 ;
wire \processor|u_nn|Add2~34 ;
wire \processor|u_nn|Add2~35 ;
wire \processor|u_nn|Add2~38 ;
wire \processor|u_nn|Add2~39 ;
wire \processor|u_nn|Add2~5_sumout ;
wire \processor|u_ba|Add5~10 ;
wire \processor|u_ba|Add5~11 ;
wire \processor|u_ba|Add5~14 ;
wire \processor|u_ba|Add5~15 ;
wire \processor|u_ba|Add5~18 ;
wire \processor|u_ba|Add5~19 ;
wire \processor|u_ba|Add5~22 ;
wire \processor|u_ba|Add5~23 ;
wire \processor|u_ba|Add5~26 ;
wire \processor|u_ba|Add5~27 ;
wire \processor|u_ba|Add5~30 ;
wire \processor|u_ba|Add5~31 ;
wire \processor|u_ba|Add5~34 ;
wire \processor|u_ba|Add5~35 ;
wire \processor|u_ba|Add5~38 ;
wire \processor|u_ba|Add5~39 ;
wire \processor|u_ba|Add5~5_sumout ;
wire \processor|u_ba|Add5~37_sumout ;
wire \processor|u_ba|Add5~33_sumout ;
wire \processor|u_ba|Add5~29_sumout ;
wire \processor|u_ba|Add5~25_sumout ;
wire \processor|u_ba|Add5~21_sumout ;
wire \processor|u_ba|Add5~17_sumout ;
wire \processor|u_ba|Add5~13_sumout ;
wire \processor|u_ba|Add5~9_sumout ;
wire \processor|u_ba|ShiftLeft0~4_combout ;
wire \processor|u_ba|ShiftLeft0~3_combout ;
wire \processor|u_ba|ShiftLeft0~2_combout ;
wire \processor|Add6~10 ;
wire \processor|Add6~14 ;
wire \processor|Add6~18 ;
wire \processor|Add6~22 ;
wire \processor|Add6~26 ;
wire \processor|Add6~30 ;
wire \processor|Add6~34 ;
wire \processor|Add6~38 ;
wire \processor|Add6~42 ;
wire \processor|Add6~46 ;
wire \processor|Add6~50 ;
wire \processor|Add6~54 ;
wire \processor|Add6~58 ;
wire \processor|Add6~5_sumout ;
wire \processor|Add7~10 ;
wire \processor|Add7~14 ;
wire \processor|Add7~18 ;
wire \processor|Add7~22 ;
wire \processor|Add7~26 ;
wire \processor|Add7~30 ;
wire \processor|Add7~34 ;
wire \processor|Add7~38 ;
wire \processor|Add7~5_sumout ;
wire \processor|Add7~37_sumout ;
wire \processor|Add7~33_sumout ;
wire \processor|Add7~29_sumout ;
wire \processor|Add7~25_sumout ;
wire \processor|Add7~21_sumout ;
wire \processor|Add7~17_sumout ;
wire \processor|Add7~13_sumout ;
wire \processor|Add7~9_sumout ;
wire \processor|Add8~10 ;
wire \processor|Add8~14 ;
wire \processor|Add8~18 ;
wire \processor|Add8~22 ;
wire \processor|Add8~26 ;
wire \processor|Add8~30 ;
wire \processor|Add8~34 ;
wire \processor|Add8~38 ;
wire \processor|Add8~42 ;
wire \processor|Add8~46 ;
wire \processor|Add8~50 ;
wire \processor|Add8~54 ;
wire \processor|Add8~58 ;
wire \processor|Add8~5_sumout ;
wire \processor|Mux16~0_combout ;
wire \processor|Mux16~1_combout ;
wire \processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \processor|u_nn|Add2~6 ;
wire \processor|u_nn|Add2~7 ;
wire \processor|u_nn|Add2~1_sumout ;
wire \processor|u_dec|Add2~6 ;
wire \processor|u_dec|Add2~7 ;
wire \processor|u_dec|Add2~1_sumout ;
wire \processor|u_pr|Add2~6 ;
wire \processor|u_pr|Add2~7 ;
wire \processor|u_pr|Add2~1_sumout ;
wire \processor|u_ba|Add5~6 ;
wire \processor|u_ba|Add5~7 ;
wire \processor|u_ba|Add5~1_sumout ;
wire \processor|Add7~6 ;
wire \processor|Add7~1_sumout ;
wire \processor|Add8~6 ;
wire \processor|Add8~1_sumout ;
wire \processor|Add6~6 ;
wire \processor|Add6~1_sumout ;
wire \processor|Mux15~0_combout ;
wire \processor|Mux15~1_combout ;
wire \processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \hps_address_img[13]~input_o ;
wire \hps_address_img[14]~input_o ;
wire \hps_writedata_img[2]~input_o ;
wire \hps_address_img[0]~input_o ;
wire \hps_address_img[1]~input_o ;
wire \hps_address_img[2]~input_o ;
wire \hps_address_img[3]~input_o ;
wire \hps_address_img[4]~input_o ;
wire \hps_address_img[5]~input_o ;
wire \hps_address_img[6]~input_o ;
wire \hps_address_img[7]~input_o ;
wire \hps_address_img[8]~input_o ;
wire \hps_address_img[9]~input_o ;
wire \hps_address_img[10]~input_o ;
wire \hps_address_img[11]~input_o ;
wire \hps_address_img[12]~input_o ;
wire \processor|Mux29~0_combout ;
wire \processor|Decoder0~3_combout ;
wire \processor|Mux26~0_combout ;
wire \processor|Mux26~1_combout ;
wire \processor|Add8~9_sumout ;
wire \processor|u_ba|ShiftLeft0~0_combout ;
wire \processor|Add6~9_sumout ;
wire \processor|Mux29~1_combout ;
wire \processor|Mux28~0_combout ;
wire \processor|Add6~13_sumout ;
wire \processor|u_ba|ShiftLeft0~1_combout ;
wire \processor|Add8~13_sumout ;
wire \processor|Mux28~1_combout ;
wire \processor|Add8~17_sumout ;
wire \processor|Mux27~0_combout ;
wire \processor|Add6~17_sumout ;
wire \processor|Mux27~1_combout ;
wire \processor|Add6~21_sumout ;
wire \processor|Add8~21_sumout ;
wire \processor|Mux26~2_combout ;
wire \processor|Mux26~3_combout ;
wire \processor|Mux25~0_combout ;
wire \processor|Add8~25_sumout ;
wire \processor|Add6~25_sumout ;
wire \processor|Mux25~1_combout ;
wire \processor|u_dec|Add2~9_sumout ;
wire \processor|u_pr|Add2~9_sumout ;
wire \processor|u_nn|Add2~9_sumout ;
wire \processor|Add6~29_sumout ;
wire \processor|Add8~29_sumout ;
wire \processor|Mux24~0_combout ;
wire \processor|Mux24~1_combout ;
wire \processor|u_dec|Add2~13_sumout ;
wire \processor|u_pr|Add2~13_sumout ;
wire \processor|Add6~33_sumout ;
wire \processor|Add8~33_sumout ;
wire \processor|Mux23~0_combout ;
wire \processor|u_nn|Add2~13_sumout ;
wire \processor|Mux23~1_combout ;
wire \processor|u_pr|Add2~17_sumout ;
wire \processor|u_dec|Add2~17_sumout ;
wire \processor|u_nn|Add2~17_sumout ;
wire \processor|Add6~37_sumout ;
wire \processor|Add8~37_sumout ;
wire \processor|Mux22~0_combout ;
wire \processor|Mux22~1_combout ;
wire \processor|u_dec|Add2~21_sumout ;
wire \processor|u_nn|Add2~21_sumout ;
wire \processor|Add8~41_sumout ;
wire \processor|Add6~41_sumout ;
wire \processor|Mux21~0_combout ;
wire \processor|u_pr|Add2~21_sumout ;
wire \processor|Mux21~1_combout ;
wire \processor|u_nn|Add2~25_sumout ;
wire \processor|u_dec|Add2~25_sumout ;
wire \processor|u_pr|Add2~25_sumout ;
wire \processor|Add6~45_sumout ;
wire \processor|Add8~45_sumout ;
wire \processor|Mux20~0_combout ;
wire \processor|Mux20~1_combout ;
wire \processor|u_dec|Add2~29_sumout ;
wire \processor|u_pr|Add2~29_sumout ;
wire \processor|u_nn|Add2~29_sumout ;
wire \processor|Add6~49_sumout ;
wire \processor|Add8~49_sumout ;
wire \processor|Mux19~0_combout ;
wire \processor|Mux19~1_combout ;
wire \processor|u_dec|Add2~33_sumout ;
wire \processor|u_nn|Add2~33_sumout ;
wire \processor|u_pr|Add2~33_sumout ;
wire \processor|Add6~53_sumout ;
wire \processor|Add8~53_sumout ;
wire \processor|Mux18~0_combout ;
wire \processor|Mux18~1_combout ;
wire \processor|u_dec|Add2~37_sumout ;
wire \processor|u_pr|Add2~37_sumout ;
wire \processor|Add6~57_sumout ;
wire \processor|Add8~57_sumout ;
wire \processor|Mux17~0_combout ;
wire \processor|u_nn|Add2~37_sumout ;
wire \processor|Mux17~1_combout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ;
wire \hps_writedata_img[3]~input_o ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2_combout ;
wire \processor|Decoder0~2_combout ;
wire \processor|Decoder0~6_combout ;
wire \processor|Decoder0~5_combout ;
wire \hps_writedata_img[0]~input_o ;
wire \hps_writedata_img[1]~input_o ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a17 ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ;
wire \processor|u_ba|Add2~78 ;
wire \processor|u_ba|Add2~79 ;
wire \processor|u_ba|Add2~70 ;
wire \processor|u_ba|Add2~71 ;
wire \processor|u_ba|Add2~33_sumout ;
wire \processor|Decoder0~4_combout ;
wire \processor|u_ba|Add2~69_sumout ;
wire \processor|u_ba|Add2~77_sumout ;
wire \processor|u_ba|Add2~74_cout ;
wire \processor|u_ba|Add2~38_cout ;
wire \processor|u_ba|Add2~1_sumout ;
wire \processor|pixel_out_to_ram[7]~1_combout ;
wire \processor|pixel_out_to_ram[0]~2_combout ;
wire \vga_logic_inst|Add6~25_sumout ;
wire \vga_logic_inst|read_addr[0]~0_combout ;
wire \vga_logic_inst|Add6~29_sumout ;
wire \vga_logic_inst|read_addr[1]~1_combout ;
wire \vga_logic_inst|Add6~33_sumout ;
wire \vga_logic_inst|read_addr[2]~2_combout ;
wire \vga_logic_inst|Add6~37_sumout ;
wire \vga_logic_inst|read_addr[3]~3_combout ;
wire \vga_logic_inst|Add6~41_sumout ;
wire \vga_logic_inst|read_addr[4]~4_combout ;
wire \vga_logic_inst|Add6~45_sumout ;
wire \vga_logic_inst|read_addr[5]~5_combout ;
wire \vga_logic_inst|Add6~49_sumout ;
wire \vga_logic_inst|read_addr[6]~6_combout ;
wire \vga_logic_inst|Add6~53_sumout ;
wire \vga_logic_inst|read_addr[7]~7_combout ;
wire \vga_logic_inst|Add6~57_sumout ;
wire \vga_logic_inst|read_addr[8]~8_combout ;
wire \vga_logic_inst|Add6~61_sumout ;
wire \vga_logic_inst|read_addr[9]~9_combout ;
wire \vga_logic_inst|Add6~65_sumout ;
wire \vga_logic_inst|read_addr[10]~10_combout ;
wire \vga_logic_inst|Add6~69_sumout ;
wire \vga_logic_inst|read_addr[11]~11_combout ;
wire \vga_logic_inst|Add6~73_sumout ;
wire \vga_logic_inst|read_addr[12]~12_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a19 ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3_combout ;
wire \processor|u_ba|Add2~34 ;
wire \processor|u_ba|Add2~35 ;
wire \processor|u_ba|Add2~41_sumout ;
wire \processor|u_ba|Add2~2 ;
wire \processor|u_ba|Add2~5_sumout ;
wire \processor|pixel_out_to_ram[1]~3_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout ;
wire \the_vga_driver|red_reg~7_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout ;
wire \the_vga_driver|red_reg~12_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout ;
wire \the_vga_driver|red_reg~10_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout ;
wire \the_vga_driver|red_reg~11_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout ;
wire \the_vga_driver|red_reg~9_combout ;
wire \the_vga_driver|red_reg~13_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout ;
wire \the_vga_driver|red_reg~3_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout ;
wire \the_vga_driver|red_reg~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \vga_logic_inst|LessThan2~7_combout ;
wire \vga_logic_inst|LessThan3~12_combout ;
wire \vga_logic_inst|LessThan3~13_combout ;
wire \vga_logic_inst|LessThan3~14_combout ;
wire \vga_logic_inst|LessThan3~15_combout ;
wire \vga_logic_inst|LessThan3~16_combout ;
wire \vga_logic_inst|is_image_area~7_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \the_vga_driver|red_reg~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \the_vga_driver|red_reg~2_combout ;
wire \the_vga_driver|red_reg~4_combout ;
wire \the_vga_driver|red_reg~92_combout ;
wire \the_vga_driver|red_reg~6_combout ;
wire \the_vga_driver|red_reg~14_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout ;
wire \the_vga_driver|red_reg~23_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout ;
wire \the_vga_driver|red_reg~20_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout ;
wire \the_vga_driver|red_reg~21_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout ;
wire \the_vga_driver|red_reg~22_combout ;
wire \the_vga_driver|red_reg~24_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a297 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \the_vga_driver|red_reg~18_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \the_vga_driver|red_reg~16_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \the_vga_driver|red_reg~15_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout ;
wire \the_vga_driver|red_reg~17_combout ;
wire \the_vga_driver|red_reg~19_combout ;
wire \the_vga_driver|red_reg~93_combout ;
wire \the_vga_driver|red_reg~25_combout ;
wire \hps_writedata_img[4]~input_o ;
wire \hps_writedata_img[5]~input_o ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout ;
wire \processor|p2[4]~feeder_combout ;
wire \processor|u_ba|Add2~42 ;
wire \processor|u_ba|Add2~43 ;
wire \processor|u_ba|Add2~45_sumout ;
wire \processor|u_ba|Add2~6 ;
wire \processor|u_ba|Add2~9_sumout ;
wire \processor|pixel_out_to_ram[2]~4_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \the_vga_driver|red_reg~29_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \the_vga_driver|red_reg~26_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \the_vga_driver|red_reg~28_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \the_vga_driver|red_reg~27_combout ;
wire \the_vga_driver|red_reg~30_combout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a21 ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ;
wire \processor|p2[5]~feeder_combout ;
wire \processor|u_ba|Add2~46 ;
wire \processor|u_ba|Add2~47 ;
wire \processor|u_ba|Add2~49_sumout ;
wire \processor|u_ba|Add2~10 ;
wire \processor|u_ba|Add2~13_sumout ;
wire \processor|pixel_out_to_ram[3]~5_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout ;
wire \the_vga_driver|red_reg~33_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout ;
wire \the_vga_driver|red_reg~31_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout ;
wire \the_vga_driver|red_reg~34_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout ;
wire \the_vga_driver|red_reg~32_combout ;
wire \the_vga_driver|red_reg~35_combout ;
wire \the_vga_driver|red_reg~94_combout ;
wire \the_vga_driver|red_reg~36_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout ;
wire \the_vga_driver|red_reg~37_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \the_vga_driver|red_reg~39_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \the_vga_driver|red_reg~40_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \the_vga_driver|red_reg~38_combout ;
wire \the_vga_driver|red_reg~41_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a299 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout ;
wire \the_vga_driver|red_reg~43_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout ;
wire \the_vga_driver|red_reg~42_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout ;
wire \the_vga_driver|red_reg~44_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout ;
wire \the_vga_driver|red_reg~45_combout ;
wire \the_vga_driver|red_reg~46_combout ;
wire \the_vga_driver|red_reg~95_combout ;
wire \the_vga_driver|red_reg~47_combout ;
wire \hps_writedata_img[6]~input_o ;
wire \hps_writedata_img[7]~input_o ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6_combout ;
wire \processor|u_ba|Add2~50 ;
wire \processor|u_ba|Add2~51 ;
wire \processor|u_ba|Add2~53_sumout ;
wire \processor|u_ba|Add2~14 ;
wire \processor|u_ba|Add2~17_sumout ;
wire \processor|pixel_out_to_ram[4]~6_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \the_vga_driver|red_reg~51_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \the_vga_driver|red_reg~48_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \the_vga_driver|red_reg~50_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \the_vga_driver|red_reg~49_combout ;
wire \the_vga_driver|red_reg~52_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout ;
wire \the_vga_driver|red_reg~53_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout ;
wire \the_vga_driver|red_reg~55_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout ;
wire \the_vga_driver|red_reg~54_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout ;
wire \the_vga_driver|red_reg~56_combout ;
wire \the_vga_driver|red_reg~57_combout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a23 ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7_combout ;
wire \processor|u_ba|Add2~54 ;
wire \processor|u_ba|Add2~55 ;
wire \processor|u_ba|Add2~57_sumout ;
wire \processor|u_ba|Add2~18 ;
wire \processor|u_ba|Add2~21_sumout ;
wire \processor|pixel_out_to_ram[5]~7_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout ;
wire \the_vga_driver|red_reg~96_combout ;
wire \the_vga_driver|red_reg~58_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \the_vga_driver|red_reg~60_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \the_vga_driver|red_reg~62_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \the_vga_driver|red_reg~59_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \the_vga_driver|red_reg~61_combout ;
wire \the_vga_driver|red_reg~63_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout ;
wire \the_vga_driver|red_reg~66_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout ;
wire \the_vga_driver|red_reg~65_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout ;
wire \the_vga_driver|red_reg~64_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout ;
wire \the_vga_driver|red_reg~67_combout ;
wire \the_vga_driver|red_reg~68_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a301 ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout ;
wire \the_vga_driver|red_reg~97_combout ;
wire \the_vga_driver|red_reg~69_combout ;
wire \processor|u_ba|Add2~58 ;
wire \processor|u_ba|Add2~59 ;
wire \processor|u_ba|Add2~61_sumout ;
wire \processor|u_ba|Add2~22 ;
wire \processor|u_ba|Add2~25_sumout ;
wire \processor|pixel_out_to_ram[6]~8_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout ;
wire \the_vga_driver|red_reg~76_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout ;
wire \the_vga_driver|red_reg~75_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout ;
wire \the_vga_driver|red_reg~77_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout ;
wire \the_vga_driver|red_reg~78_combout ;
wire \the_vga_driver|red_reg~79_combout ;
wire \processor|u_ba|Add2~62 ;
wire \processor|u_ba|Add2~63 ;
wire \processor|u_ba|Add2~65_sumout ;
wire \processor|u_ba|Add2~26 ;
wire \processor|u_ba|Add2~29_sumout ;
wire \processor|pixel_out_to_ram[7]~9_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout ;
wire \the_vga_driver|red_reg~72_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout ;
wire \the_vga_driver|red_reg~70_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \the_vga_driver|red_reg~71_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \the_vga_driver|red_reg~73_combout ;
wire \the_vga_driver|red_reg~74_combout ;
wire \the_vga_driver|red_reg~98_combout ;
wire \the_vga_driver|red_reg~80_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a303 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout ;
wire \the_vga_driver|red_reg~86_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout ;
wire \the_vga_driver|red_reg~87_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout ;
wire \the_vga_driver|red_reg~89_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout ;
wire \the_vga_driver|red_reg~88_combout ;
wire \the_vga_driver|red_reg~90_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \the_vga_driver|red_reg~84_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout ;
wire \the_vga_driver|red_reg~82_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \the_vga_driver|red_reg~81_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \the_vga_driver|red_reg~83_combout ;
wire \the_vga_driver|red_reg~85_combout ;
wire \the_vga_driver|red_reg~99_combout ;
wire \the_vga_driver|red_reg~91_combout ;
wire \scrolling_display|text_pointer[4]~0_combout ;
wire \scrolling_display|text_pointer[4]~1_combout ;
wire \scrolling_display|text_pointer~7_combout ;
wire \scrolling_display|Add0~77_sumout ;
wire \scrolling_display|Add0~42 ;
wire \scrolling_display|Add0~25_sumout ;
wire \scrolling_display|Add0~26 ;
wire \scrolling_display|Add0~5_sumout ;
wire \scrolling_display|scroll_counter[10]~DUPLICATE_q ;
wire \scrolling_display|Add0~6 ;
wire \scrolling_display|Add0~61_sumout ;
wire \scrolling_display|Add0~62 ;
wire \scrolling_display|Add0~65_sumout ;
wire \scrolling_display|scroll_counter[12]~DUPLICATE_q ;
wire \scrolling_display|Add0~66 ;
wire \scrolling_display|Add0~13_sumout ;
wire \scrolling_display|Add0~14 ;
wire \scrolling_display|Add0~17_sumout ;
wire \scrolling_display|Add0~18 ;
wire \scrolling_display|Add0~45_sumout ;
wire \scrolling_display|Add0~46 ;
wire \scrolling_display|Add0~21_sumout ;
wire \scrolling_display|Add0~22 ;
wire \scrolling_display|Add0~73_sumout ;
wire \scrolling_display|Add0~74 ;
wire \scrolling_display|Add0~53_sumout ;
wire \scrolling_display|Add0~54 ;
wire \scrolling_display|Add0~57_sumout ;
wire \scrolling_display|scroll_counter[19]~DUPLICATE_q ;
wire \scrolling_display|Add0~58 ;
wire \scrolling_display|Add0~33_sumout ;
wire \scrolling_display|Add0~34 ;
wire \scrolling_display|Add0~49_sumout ;
wire \scrolling_display|Add0~50 ;
wire \scrolling_display|Add0~69_sumout ;
wire \scrolling_display|Equal0~2_combout ;
wire \scrolling_display|scroll_counter[0]~DUPLICATE_q ;
wire \scrolling_display|Add0~70 ;
wire \scrolling_display|Add0~93_sumout ;
wire \scrolling_display|Equal0~3_combout ;
wire \scrolling_display|scroll_counter[16]~DUPLICATE_q ;
wire \scrolling_display|Add0~94 ;
wire \scrolling_display|Add0~9_sumout ;
wire \scrolling_display|Equal0~0_combout ;
wire \scrolling_display|Equal0~4_combout ;
wire \scrolling_display|Add0~78 ;
wire \scrolling_display|Add0~81_sumout ;
wire \scrolling_display|Add0~82 ;
wire \scrolling_display|Add0~85_sumout ;
wire \scrolling_display|scroll_counter[2]~DUPLICATE_q ;
wire \scrolling_display|Add0~86 ;
wire \scrolling_display|Add0~89_sumout ;
wire \scrolling_display|Add0~90 ;
wire \scrolling_display|Add0~1_sumout ;
wire \scrolling_display|scroll_counter[4]~DUPLICATE_q ;
wire \scrolling_display|Add0~2 ;
wire \scrolling_display|Add0~97_sumout ;
wire \scrolling_display|Add0~98 ;
wire \scrolling_display|Add0~29_sumout ;
wire \scrolling_display|Add0~30 ;
wire \scrolling_display|Add0~37_sumout ;
wire \scrolling_display|Add0~38 ;
wire \scrolling_display|Add0~41_sumout ;
wire \scrolling_display|scroll_counter[21]~DUPLICATE_q ;
wire \scrolling_display|Equal0~1_combout ;
wire \scrolling_display|text_pointer[4]~3_combout ;
wire \scrolling_display|text_pointer~5_combout ;
wire \scrolling_display|Mux8~0_combout ;
wire \scrolling_display|text_pointer~4_combout ;
wire \scrolling_display|text_pointer~6_combout ;
wire \scrolling_display|text_pointer~2_combout ;
wire \scrolling_display|Mux36~1_combout ;
wire \scrolling_display|Mux36~0_combout ;
wire \scrolling_display|Mux36~2_combout ;
wire \scrolling_display|Mux37~1_combout ;
wire \scrolling_display|Mux37~0_combout ;
wire \scrolling_display|Mux37~2_combout ;
wire \scrolling_display|Mux41~2_combout ;
wire \scrolling_display|Mux41~8_combout ;
wire \scrolling_display|Mux41~1_combout ;
wire \scrolling_display|Mux41~3_combout ;
wire \scrolling_display|Mux39~1_combout ;
wire \scrolling_display|Mux39~2_combout ;
wire \scrolling_display|Mux39~3_combout ;
wire \scrolling_display|Mux39~0_combout ;
wire \scrolling_display|Mux38~0_combout ;
wire \scrolling_display|Mux41~0_combout ;
wire \scrolling_display|Mux38~1_combout ;
wire \scrolling_display|Mux41~5_combout ;
wire \scrolling_display|Mux40~0_combout ;
wire \scrolling_display|Mux41~4_combout ;
wire \scrolling_display|Mux40~1_combout ;
wire \scrolling_display|WideOr41~0_combout ;
wire \scrolling_display|WideOr40~0_combout ;
wire \scrolling_display|WideOr39~0_combout ;
wire \scrolling_display|WideOr38~0_combout ;
wire \scrolling_display|WideOr37~0_combout ;
wire \scrolling_display|WideOr36~0_combout ;
wire \scrolling_display|WideOr35~0_combout ;
wire \scrolling_display|Mux29~1_combout ;
wire \scrolling_display|Mux29~0_combout ;
wire \scrolling_display|Mux29~2_combout ;
wire \scrolling_display|Mux31~0_combout ;
wire \scrolling_display|Mux31~1_combout ;
wire \scrolling_display|Mux31~2_combout ;
wire \scrolling_display|Add4~1_combout ;
wire \scrolling_display|Add4~0_combout ;
wire \scrolling_display|Mux30~0_combout ;
wire \scrolling_display|Mux2~0_combout ;
wire \scrolling_display|Mux30~1_combout ;
wire \scrolling_display|Mux34~1_combout ;
wire \scrolling_display|Mux41~6_combout ;
wire \scrolling_display|Mux41~7_combout ;
wire \scrolling_display|Mux34~2_combout ;
wire \scrolling_display|Mux34~0_combout ;
wire \scrolling_display|Mux34~3_combout ;
wire \scrolling_display|Mux32~1_combout ;
wire \scrolling_display|Mux32~0_combout ;
wire \scrolling_display|Mux32~2_combout ;
wire \scrolling_display|Mux33~1_combout ;
wire \scrolling_display|Mux33~0_combout ;
wire \scrolling_display|Mux33~2_combout ;
wire \scrolling_display|WideOr34~0_combout ;
wire \scrolling_display|WideOr33~0_combout ;
wire \scrolling_display|WideOr32~0_combout ;
wire \scrolling_display|WideOr31~0_combout ;
wire \scrolling_display|WideOr30~0_combout ;
wire \scrolling_display|WideOr29~0_combout ;
wire \scrolling_display|WideOr28~0_combout ;
wire \scrolling_display|Mux27~1_combout ;
wire \scrolling_display|Mux27~0_combout ;
wire \scrolling_display|Mux27~2_combout ;
wire \scrolling_display|Mux25~0_combout ;
wire \scrolling_display|Mux25~1_combout ;
wire \scrolling_display|Mux25~2_combout ;
wire \scrolling_display|Mux24~0_combout ;
wire \scrolling_display|Mux24~1_combout ;
wire \scrolling_display|Mux24~2_combout ;
wire \scrolling_display|Mux22~1_combout ;
wire \scrolling_display|Mux22~0_combout ;
wire \scrolling_display|Mux22~2_combout ;
wire \scrolling_display|Mux23~0_combout ;
wire \scrolling_display|Mux23~1_combout ;
wire \scrolling_display|Mux23~2_combout ;
wire \scrolling_display|Mux26~0_combout ;
wire \scrolling_display|Mux26~1_combout ;
wire \scrolling_display|Mux26~2_combout ;
wire \scrolling_display|WideOr27~0_combout ;
wire \scrolling_display|WideOr26~0_combout ;
wire \scrolling_display|WideOr25~0_combout ;
wire \scrolling_display|WideOr24~0_combout ;
wire \scrolling_display|WideOr23~0_combout ;
wire \scrolling_display|WideOr22~0_combout ;
wire \scrolling_display|WideOr21~0_combout ;
wire \scrolling_display|Mux19~0_combout ;
wire \scrolling_display|Mux19~1_combout ;
wire \scrolling_display|Mux19~2_combout ;
wire \scrolling_display|Mux17~1_combout ;
wire \scrolling_display|Mux17~0_combout ;
wire \scrolling_display|Mux17~2_combout ;
wire \scrolling_display|Mux20~0_combout ;
wire \scrolling_display|Mux20~1_combout ;
wire \scrolling_display|Mux20~2_combout ;
wire \scrolling_display|Add2~0_combout ;
wire \scrolling_display|Mux15~1_combout ;
wire \scrolling_display|Mux15~0_combout ;
wire \scrolling_display|Mux15~2_combout ;
wire \scrolling_display|Mux18~0_combout ;
wire \scrolling_display|Mux18~1_combout ;
wire \scrolling_display|Mux18~2_combout ;
wire \scrolling_display|Mux16~0_combout ;
wire \scrolling_display|Mux16~1_combout ;
wire \scrolling_display|Mux16~2_combout ;
wire \scrolling_display|WideOr20~0_combout ;
wire \scrolling_display|WideOr19~0_combout ;
wire \scrolling_display|WideOr18~0_combout ;
wire \scrolling_display|WideOr17~0_combout ;
wire \scrolling_display|WideOr16~0_combout ;
wire \scrolling_display|WideOr15~0_combout ;
wire \scrolling_display|WideOr14~0_combout ;
wire \scrolling_display|Mux9~0_combout ;
wire \scrolling_display|Mux9~1_combout ;
wire \scrolling_display|Mux9~2_combout ;
wire \scrolling_display|Mux8~2_combout ;
wire \scrolling_display|Mux8~1_combout ;
wire \scrolling_display|Mux8~3_combout ;
wire \scrolling_display|Mux10~0_combout ;
wire \scrolling_display|Mux10~1_combout ;
wire \scrolling_display|Mux12~0_combout ;
wire \scrolling_display|Mux11~0_combout ;
wire \scrolling_display|Mux11~1_combout ;
wire \scrolling_display|Mux11~2_combout ;
wire \scrolling_display|Mux13~0_combout ;
wire \scrolling_display|WideOr13~0_combout ;
wire \scrolling_display|WideOr12~0_combout ;
wire \scrolling_display|WideOr11~0_combout ;
wire \scrolling_display|WideOr10~0_combout ;
wire \scrolling_display|WideOr9~0_combout ;
wire \scrolling_display|WideOr8~0_combout ;
wire \scrolling_display|WideOr7~0_combout ;
wire \scrolling_display|Mux2~2_combout ;
wire \scrolling_display|Mux2~1_combout ;
wire \scrolling_display|Mux2~3_combout ;
wire \scrolling_display|Mux5~1_combout ;
wire \scrolling_display|Mux5~0_combout ;
wire \scrolling_display|Mux5~2_combout ;
wire \scrolling_display|Mux6~1_combout ;
wire \scrolling_display|Mux6~0_combout ;
wire \scrolling_display|Mux6~2_combout ;
wire \scrolling_display|Mux1~1_combout ;
wire \scrolling_display|Mux1~0_combout ;
wire \scrolling_display|Mux1~2_combout ;
wire \scrolling_display|Mux3~1_combout ;
wire \scrolling_display|Mux3~0_combout ;
wire \scrolling_display|Mux3~2_combout ;
wire \scrolling_display|Mux4~1_combout ;
wire \scrolling_display|Mux4~0_combout ;
wire \scrolling_display|Mux4~2_combout ;
wire \scrolling_display|WideOr6~0_combout ;
wire \scrolling_display|WideOr5~0_combout ;
wire \scrolling_display|WideOr4~0_combout ;
wire \scrolling_display|WideOr3~0_combout ;
wire \scrolling_display|WideOr2~0_combout ;
wire \scrolling_display|WideOr1~0_combout ;
wire \scrolling_display|WideOr0~0_combout ;
wire \hps_read_control~input_o ;
wire \control_regs|readdata[0]~0_combout ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w ;
wire [18:0] \processor|IMG_SIZE_OUT ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w ;
wire [5:0] \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b ;
wire [18:0] \processor|write_ptr ;
wire [9:0] \the_vga_driver|h_counter ;
wire [9:0] \the_vga_driver|v_counter ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w ;
wire [9:0] \processor|y_out_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w ;
wire [24:0] \scrolling_display|scroll_counter ;
wire [9:0] \processor|x_out_count ;
wire [7:0] \the_vga_driver|red_reg ;
wire [7:0] \the_vga_driver|green_reg ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w ;
wire [7:0] \the_vga_driver|blue_reg ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w ;
wire [4:0] \scrolling_display|text_pointer ;
wire [1:0] \control_regs|algorithm_select_reg ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w ;
wire [2:0] \control_regs|zoom_level_reg ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w ;
wire [1:0] \scrolling_display|last_algorithm_select ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w ;
wire [1:0] \processor|fetch_state ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w ;
wire [7:0] \processor|p0 ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w ;
wire [5:0] \frame_buffer|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w ;
wire [1:0] \processing_ram|altsyncram_component|auto_generated|out_address_reg_b ;
wire [7:0] \processor|p3 ;
wire [2:0] \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w ;
wire [1:0] \processing_ram|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w ;
wire [2:0] \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w ;
wire [2:0] \processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w ;
wire [2:0] \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w ;
wire [7:0] \processor|p1 ;
wire [7:0] \processor|p2 ;

wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [63:0] \processor|Mult0~mac_RESULTA_bus ;
wire [63:0] \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus ;
wire [63:0] \vga_logic_inst|Mult0~324_RESULTA_bus ;
wire [1:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [1:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [1:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \processing_ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a297  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a299  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a301  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a303  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \processor|IMG_SIZE_OUT [0] = \processor|Mult0~mac_RESULTA_bus [0];
assign \processor|IMG_SIZE_OUT [1] = \processor|Mult0~mac_RESULTA_bus [1];
assign \processor|IMG_SIZE_OUT [2] = \processor|Mult0~mac_RESULTA_bus [2];
assign \processor|IMG_SIZE_OUT [3] = \processor|Mult0~mac_RESULTA_bus [3];
assign \processor|IMG_SIZE_OUT [4] = \processor|Mult0~mac_RESULTA_bus [4];
assign \processor|IMG_SIZE_OUT [5] = \processor|Mult0~mac_RESULTA_bus [5];
assign \processor|IMG_SIZE_OUT [6] = \processor|Mult0~mac_RESULTA_bus [6];
assign \processor|IMG_SIZE_OUT [7] = \processor|Mult0~mac_RESULTA_bus [7];
assign \processor|IMG_SIZE_OUT [8] = \processor|Mult0~mac_RESULTA_bus [8];
assign \processor|IMG_SIZE_OUT [9] = \processor|Mult0~mac_RESULTA_bus [9];
assign \processor|IMG_SIZE_OUT [10] = \processor|Mult0~mac_RESULTA_bus [10];
assign \processor|IMG_SIZE_OUT [11] = \processor|Mult0~mac_RESULTA_bus [11];
assign \processor|IMG_SIZE_OUT [12] = \processor|Mult0~mac_RESULTA_bus [12];
assign \processor|IMG_SIZE_OUT [13] = \processor|Mult0~mac_RESULTA_bus [13];
assign \processor|IMG_SIZE_OUT [14] = \processor|Mult0~mac_RESULTA_bus [14];
assign \processor|IMG_SIZE_OUT [15] = \processor|Mult0~mac_RESULTA_bus [15];
assign \processor|IMG_SIZE_OUT [16] = \processor|Mult0~mac_RESULTA_bus [16];
assign \processor|IMG_SIZE_OUT [17] = \processor|Mult0~mac_RESULTA_bus [17];
assign \processor|IMG_SIZE_OUT [18] = \processor|Mult0~mac_RESULTA_bus [18];
assign \processor|Mult0~8  = \processor|Mult0~mac_RESULTA_bus [19];
assign \processor|Mult0~9  = \processor|Mult0~mac_RESULTA_bus [20];
assign \processor|Mult0~10  = \processor|Mult0~mac_RESULTA_bus [21];
assign \processor|Mult0~11  = \processor|Mult0~mac_RESULTA_bus [22];
assign \processor|Mult0~12  = \processor|Mult0~mac_RESULTA_bus [23];
assign \processor|Mult0~13  = \processor|Mult0~mac_RESULTA_bus [24];
assign \processor|Mult0~14  = \processor|Mult0~mac_RESULTA_bus [25];
assign \processor|Mult0~15  = \processor|Mult0~mac_RESULTA_bus [26];
assign \processor|Mult0~16  = \processor|Mult0~mac_RESULTA_bus [27];
assign \processor|Mult0~17  = \processor|Mult0~mac_RESULTA_bus [28];
assign \processor|Mult0~18  = \processor|Mult0~mac_RESULTA_bus [29];
assign \processor|Mult0~19  = \processor|Mult0~mac_RESULTA_bus [30];
assign \processor|Mult0~20  = \processor|Mult0~mac_RESULTA_bus [31];
assign \processor|Mult0~21  = \processor|Mult0~mac_RESULTA_bus [32];
assign \processor|Mult0~22  = \processor|Mult0~mac_RESULTA_bus [33];
assign \processor|Mult0~23  = \processor|Mult0~mac_RESULTA_bus [34];
assign \processor|Mult0~24  = \processor|Mult0~mac_RESULTA_bus [35];
assign \processor|Mult0~25  = \processor|Mult0~mac_RESULTA_bus [36];
assign \processor|Mult0~26  = \processor|Mult0~mac_RESULTA_bus [37];
assign \processor|Mult0~27  = \processor|Mult0~mac_RESULTA_bus [38];
assign \processor|Mult0~28  = \processor|Mult0~mac_RESULTA_bus [39];
assign \processor|Mult0~29  = \processor|Mult0~mac_RESULTA_bus [40];
assign \processor|Mult0~30  = \processor|Mult0~mac_RESULTA_bus [41];
assign \processor|Mult0~31  = \processor|Mult0~mac_RESULTA_bus [42];
assign \processor|Mult0~32  = \processor|Mult0~mac_RESULTA_bus [43];
assign \processor|Mult0~33  = \processor|Mult0~mac_RESULTA_bus [44];
assign \processor|Mult0~34  = \processor|Mult0~mac_RESULTA_bus [45];
assign \processor|Mult0~35  = \processor|Mult0~mac_RESULTA_bus [46];
assign \processor|Mult0~36  = \processor|Mult0~mac_RESULTA_bus [47];
assign \processor|Mult0~37  = \processor|Mult0~mac_RESULTA_bus [48];
assign \processor|Mult0~38  = \processor|Mult0~mac_RESULTA_bus [49];
assign \processor|Mult0~39  = \processor|Mult0~mac_RESULTA_bus [50];
assign \processor|Mult0~40  = \processor|Mult0~mac_RESULTA_bus [51];
assign \processor|Mult0~41  = \processor|Mult0~mac_RESULTA_bus [52];
assign \processor|Mult0~42  = \processor|Mult0~mac_RESULTA_bus [53];
assign \processor|Mult0~43  = \processor|Mult0~mac_RESULTA_bus [54];
assign \processor|Mult0~44  = \processor|Mult0~mac_RESULTA_bus [55];
assign \processor|Mult0~45  = \processor|Mult0~mac_RESULTA_bus [56];
assign \processor|Mult0~46  = \processor|Mult0~mac_RESULTA_bus [57];
assign \processor|Mult0~47  = \processor|Mult0~mac_RESULTA_bus [58];
assign \processor|Mult0~48  = \processor|Mult0~mac_RESULTA_bus [59];
assign \processor|Mult0~49  = \processor|Mult0~mac_RESULTA_bus [60];
assign \processor|Mult0~50  = \processor|Mult0~mac_RESULTA_bus [61];
assign \processor|Mult0~51  = \processor|Mult0~mac_RESULTA_bus [62];
assign \processor|Mult0~52  = \processor|Mult0~mac_RESULTA_bus [63];

assign \vga_logic_inst|Mult0~mult_hlmac_resulta  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [0];
assign \vga_logic_inst|Mult0~657  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [1];
assign \vga_logic_inst|Mult0~658  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [2];
assign \vga_logic_inst|Mult0~659  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [3];
assign \vga_logic_inst|Mult0~660  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [4];
assign \vga_logic_inst|Mult0~661  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [5];
assign \vga_logic_inst|Mult0~662  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [6];
assign \vga_logic_inst|Mult0~663  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [7];
assign \vga_logic_inst|Mult0~664  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [8];
assign \vga_logic_inst|Mult0~665  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [9];
assign \vga_logic_inst|Mult0~666  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [10];
assign \vga_logic_inst|Mult0~667  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [11];
assign \vga_logic_inst|Mult0~668  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [12];
assign \vga_logic_inst|Mult0~669  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [13];
assign \vga_logic_inst|Mult0~670  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [14];
assign \vga_logic_inst|Mult0~671  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [15];
assign \vga_logic_inst|Mult0~672  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [16];
assign \vga_logic_inst|Mult0~673  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [17];
assign \vga_logic_inst|Mult0~674  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [18];
assign \vga_logic_inst|Mult0~675  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [19];
assign \vga_logic_inst|Mult0~676  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [20];
assign \vga_logic_inst|Mult0~677  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [21];
assign \vga_logic_inst|Mult0~678  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [22];
assign \vga_logic_inst|Mult0~679  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [23];
assign \vga_logic_inst|Mult0~680  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [24];
assign \vga_logic_inst|Mult0~8  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [25];
assign \vga_logic_inst|Mult0~9  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [26];
assign \vga_logic_inst|Mult0~10  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [27];
assign \vga_logic_inst|Mult0~11  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [28];
assign \vga_logic_inst|Mult0~12  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [29];
assign \vga_logic_inst|Mult0~13  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [30];
assign \vga_logic_inst|Mult0~14  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [31];
assign \vga_logic_inst|Mult0~15  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [32];
assign \vga_logic_inst|Mult0~16  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [33];
assign \vga_logic_inst|Mult0~17  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [34];
assign \vga_logic_inst|Mult0~18  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [35];
assign \vga_logic_inst|Mult0~19  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [36];
assign \vga_logic_inst|Mult0~20  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [37];
assign \vga_logic_inst|Mult0~21  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [38];
assign \vga_logic_inst|Mult0~22  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [39];
assign \vga_logic_inst|Mult0~23  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [40];
assign \vga_logic_inst|Mult0~24  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [41];
assign \vga_logic_inst|Mult0~25  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [42];
assign \vga_logic_inst|Mult0~26  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [43];
assign \vga_logic_inst|Mult0~27  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [44];
assign \vga_logic_inst|Mult0~28  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [45];
assign \vga_logic_inst|Mult0~29  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [46];
assign \vga_logic_inst|Mult0~30  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [47];
assign \vga_logic_inst|Mult0~31  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [48];
assign \vga_logic_inst|Mult0~32  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [49];
assign \vga_logic_inst|Mult0~33  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [50];
assign \vga_logic_inst|Mult0~34  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [51];
assign \vga_logic_inst|Mult0~35  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [52];
assign \vga_logic_inst|Mult0~36  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [53];
assign \vga_logic_inst|Mult0~37  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [54];
assign \vga_logic_inst|Mult0~38  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [55];
assign \vga_logic_inst|Mult0~39  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [56];
assign \vga_logic_inst|Mult0~40  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [57];
assign \vga_logic_inst|Mult0~41  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [58];
assign \vga_logic_inst|Mult0~42  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [59];
assign \vga_logic_inst|Mult0~43  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [60];
assign \vga_logic_inst|Mult0~44  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [61];
assign \vga_logic_inst|Mult0~45  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [62];
assign \vga_logic_inst|Mult0~46  = \vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus [63];

assign \vga_logic_inst|Mult0~324_resulta  = \vga_logic_inst|Mult0~324_RESULTA_bus [0];
assign \vga_logic_inst|Mult0~325  = \vga_logic_inst|Mult0~324_RESULTA_bus [1];
assign \vga_logic_inst|Mult0~326  = \vga_logic_inst|Mult0~324_RESULTA_bus [2];
assign \vga_logic_inst|Mult0~327  = \vga_logic_inst|Mult0~324_RESULTA_bus [3];
assign \vga_logic_inst|Mult0~328  = \vga_logic_inst|Mult0~324_RESULTA_bus [4];
assign \vga_logic_inst|Mult0~329  = \vga_logic_inst|Mult0~324_RESULTA_bus [5];
assign \vga_logic_inst|Mult0~330  = \vga_logic_inst|Mult0~324_RESULTA_bus [6];
assign \vga_logic_inst|Mult0~331  = \vga_logic_inst|Mult0~324_RESULTA_bus [7];
assign \vga_logic_inst|Mult0~332  = \vga_logic_inst|Mult0~324_RESULTA_bus [8];
assign \vga_logic_inst|Mult0~333  = \vga_logic_inst|Mult0~324_RESULTA_bus [9];
assign \vga_logic_inst|Mult0~334  = \vga_logic_inst|Mult0~324_RESULTA_bus [10];
assign \vga_logic_inst|Mult0~335  = \vga_logic_inst|Mult0~324_RESULTA_bus [11];
assign \vga_logic_inst|Mult0~336  = \vga_logic_inst|Mult0~324_RESULTA_bus [12];
assign \vga_logic_inst|Mult0~337  = \vga_logic_inst|Mult0~324_RESULTA_bus [13];
assign \vga_logic_inst|Mult0~338  = \vga_logic_inst|Mult0~324_RESULTA_bus [14];
assign \vga_logic_inst|Mult0~339  = \vga_logic_inst|Mult0~324_RESULTA_bus [15];
assign \vga_logic_inst|Mult0~340  = \vga_logic_inst|Mult0~324_RESULTA_bus [16];
assign \vga_logic_inst|Mult0~341  = \vga_logic_inst|Mult0~324_RESULTA_bus [17];
assign \vga_logic_inst|Mult0~342  = \vga_logic_inst|Mult0~324_RESULTA_bus [18];
assign \vga_logic_inst|Mult0~343  = \vga_logic_inst|Mult0~324_RESULTA_bus [19];
assign \vga_logic_inst|Mult0~344  = \vga_logic_inst|Mult0~324_RESULTA_bus [20];
assign \vga_logic_inst|Mult0~345  = \vga_logic_inst|Mult0~324_RESULTA_bus [21];
assign \vga_logic_inst|Mult0~346  = \vga_logic_inst|Mult0~324_RESULTA_bus [22];
assign \vga_logic_inst|Mult0~347  = \vga_logic_inst|Mult0~324_RESULTA_bus [23];
assign \vga_logic_inst|Mult0~348  = \vga_logic_inst|Mult0~324_RESULTA_bus [24];
assign \vga_logic_inst|Mult0~349  = \vga_logic_inst|Mult0~324_RESULTA_bus [25];
assign \vga_logic_inst|Mult0~350  = \vga_logic_inst|Mult0~324_RESULTA_bus [26];
assign \vga_logic_inst|Mult0~351  = \vga_logic_inst|Mult0~324_RESULTA_bus [27];
assign \vga_logic_inst|Mult0~352  = \vga_logic_inst|Mult0~324_RESULTA_bus [28];
assign \vga_logic_inst|Mult0~353  = \vga_logic_inst|Mult0~324_RESULTA_bus [29];
assign \vga_logic_inst|Mult0~354  = \vga_logic_inst|Mult0~324_RESULTA_bus [30];
assign \vga_logic_inst|Mult0~355  = \vga_logic_inst|Mult0~324_RESULTA_bus [31];
assign \vga_logic_inst|Mult0~356  = \vga_logic_inst|Mult0~324_RESULTA_bus [32];
assign \vga_logic_inst|Mult0~357  = \vga_logic_inst|Mult0~324_RESULTA_bus [33];
assign \vga_logic_inst|Mult0~358  = \vga_logic_inst|Mult0~324_RESULTA_bus [34];
assign \vga_logic_inst|Mult0~359  = \vga_logic_inst|Mult0~324_RESULTA_bus [35];
assign \vga_logic_inst|Mult0~360  = \vga_logic_inst|Mult0~324_RESULTA_bus [36];
assign \vga_logic_inst|Mult0~361  = \vga_logic_inst|Mult0~324_RESULTA_bus [37];
assign \vga_logic_inst|Mult0~362  = \vga_logic_inst|Mult0~324_RESULTA_bus [38];
assign \vga_logic_inst|Mult0~363  = \vga_logic_inst|Mult0~324_RESULTA_bus [39];
assign \vga_logic_inst|Mult0~364  = \vga_logic_inst|Mult0~324_RESULTA_bus [40];
assign \vga_logic_inst|Mult0~365  = \vga_logic_inst|Mult0~324_RESULTA_bus [41];
assign \vga_logic_inst|Mult0~366  = \vga_logic_inst|Mult0~324_RESULTA_bus [42];
assign \vga_logic_inst|Mult0~367  = \vga_logic_inst|Mult0~324_RESULTA_bus [43];
assign \vga_logic_inst|Mult0~368  = \vga_logic_inst|Mult0~324_RESULTA_bus [44];
assign \vga_logic_inst|Mult0~369  = \vga_logic_inst|Mult0~324_RESULTA_bus [45];
assign \vga_logic_inst|Mult0~370  = \vga_logic_inst|Mult0~324_RESULTA_bus [46];
assign \vga_logic_inst|Mult0~371  = \vga_logic_inst|Mult0~324_RESULTA_bus [47];
assign \vga_logic_inst|Mult0~372  = \vga_logic_inst|Mult0~324_RESULTA_bus [48];
assign \vga_logic_inst|Mult0~373  = \vga_logic_inst|Mult0~324_RESULTA_bus [49];
assign \vga_logic_inst|Mult0~374  = \vga_logic_inst|Mult0~324_RESULTA_bus [50];
assign \vga_logic_inst|Mult0~375  = \vga_logic_inst|Mult0~324_RESULTA_bus [51];
assign \vga_logic_inst|Mult0~376  = \vga_logic_inst|Mult0~324_RESULTA_bus [52];
assign \vga_logic_inst|Mult0~377  = \vga_logic_inst|Mult0~324_RESULTA_bus [53];
assign \vga_logic_inst|Mult0~378  = \vga_logic_inst|Mult0~324_RESULTA_bus [54];
assign \vga_logic_inst|Mult0~379  = \vga_logic_inst|Mult0~324_RESULTA_bus [55];
assign \vga_logic_inst|Mult0~380  = \vga_logic_inst|Mult0~324_RESULTA_bus [56];
assign \vga_logic_inst|Mult0~381  = \vga_logic_inst|Mult0~324_RESULTA_bus [57];
assign \vga_logic_inst|Mult0~382  = \vga_logic_inst|Mult0~324_RESULTA_bus [58];
assign \vga_logic_inst|Mult0~383  = \vga_logic_inst|Mult0~324_RESULTA_bus [59];
assign \vga_logic_inst|Mult0~384  = \vga_logic_inst|Mult0~324_RESULTA_bus [60];
assign \vga_logic_inst|Mult0~385  = \vga_logic_inst|Mult0~324_RESULTA_bus [61];
assign \vga_logic_inst|Mult0~386  = \vga_logic_inst|Mult0~324_RESULTA_bus [62];
assign \vga_logic_inst|Mult0~387  = \vga_logic_inst|Mult0~324_RESULTA_bus [63];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \processing_ram|altsyncram_component|auto_generated|ram_block1a17  = \processing_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \processing_ram|altsyncram_component|auto_generated|ram_block1a19  = \processing_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \processing_ram|altsyncram_component|auto_generated|ram_block1a21  = \processing_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \processing_ram|altsyncram_component|auto_generated|ram_block1a23  = \processing_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \processing_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \processing_ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk_div_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\the_vga_driver|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\the_vga_driver|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\the_vga_driver|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\the_vga_driver|red_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\the_vga_driver|red_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\the_vga_driver|red_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\the_vga_driver|red_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\the_vga_driver|red_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\the_vga_driver|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\the_vga_driver|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\the_vga_driver|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\the_vga_driver|green_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\the_vga_driver|green_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\the_vga_driver|green_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\the_vga_driver|green_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\the_vga_driver|green_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\the_vga_driver|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\the_vga_driver|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\the_vga_driver|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\the_vga_driver|blue_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\the_vga_driver|blue_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\the_vga_driver|blue_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\the_vga_driver|blue_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\the_vga_driver|blue_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\the_vga_driver|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\the_vga_driver|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\the_vga_driver|blue_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\scrolling_display|WideOr41~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\scrolling_display|WideOr40~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\scrolling_display|WideOr39~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\scrolling_display|WideOr38~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\scrolling_display|WideOr37~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\scrolling_display|WideOr36~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\scrolling_display|WideOr35~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(!\scrolling_display|WideOr34~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(!\scrolling_display|WideOr33~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\scrolling_display|WideOr32~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(!\scrolling_display|WideOr31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(!\scrolling_display|WideOr30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(!\scrolling_display|WideOr29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\scrolling_display|WideOr28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(!\scrolling_display|WideOr27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(!\scrolling_display|WideOr26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\scrolling_display|WideOr25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(!\scrolling_display|WideOr24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(!\scrolling_display|WideOr23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\scrolling_display|WideOr22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\scrolling_display|WideOr21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(!\scrolling_display|WideOr20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(!\scrolling_display|WideOr19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(!\scrolling_display|WideOr18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(!\scrolling_display|WideOr17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(!\scrolling_display|WideOr16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(!\scrolling_display|WideOr15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\scrolling_display|WideOr14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(!\scrolling_display|WideOr13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(!\scrolling_display|WideOr12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\scrolling_display|WideOr11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(!\scrolling_display|WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(!\scrolling_display|WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(!\scrolling_display|WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\scrolling_display|WideOr7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\scrolling_display|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(!\scrolling_display|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\scrolling_display|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\scrolling_display|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\scrolling_display|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\scrolling_display|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\scrolling_display|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \hps_readdata_control[0]~output (
	.i(\control_regs|readdata[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[0]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[0]~output .bus_hold = "false";
defparam \hps_readdata_control[0]~output .open_drain_output = "false";
defparam \hps_readdata_control[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \hps_readdata_control[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[1]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[1]~output .bus_hold = "false";
defparam \hps_readdata_control[1]~output .open_drain_output = "false";
defparam \hps_readdata_control[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \hps_readdata_control[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[2]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[2]~output .bus_hold = "false";
defparam \hps_readdata_control[2]~output .open_drain_output = "false";
defparam \hps_readdata_control[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \hps_readdata_control[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[3]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[3]~output .bus_hold = "false";
defparam \hps_readdata_control[3]~output .open_drain_output = "false";
defparam \hps_readdata_control[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \hps_readdata_control[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[4]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[4]~output .bus_hold = "false";
defparam \hps_readdata_control[4]~output .open_drain_output = "false";
defparam \hps_readdata_control[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \hps_readdata_control[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[5]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[5]~output .bus_hold = "false";
defparam \hps_readdata_control[5]~output .open_drain_output = "false";
defparam \hps_readdata_control[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \hps_readdata_control[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[6]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[6]~output .bus_hold = "false";
defparam \hps_readdata_control[6]~output .open_drain_output = "false";
defparam \hps_readdata_control[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \hps_readdata_control[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[7]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[7]~output .bus_hold = "false";
defparam \hps_readdata_control[7]~output .open_drain_output = "false";
defparam \hps_readdata_control[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \hps_readdata_control[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[8]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[8]~output .bus_hold = "false";
defparam \hps_readdata_control[8]~output .open_drain_output = "false";
defparam \hps_readdata_control[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \hps_readdata_control[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[9]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[9]~output .bus_hold = "false";
defparam \hps_readdata_control[9]~output .open_drain_output = "false";
defparam \hps_readdata_control[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \hps_readdata_control[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[10]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[10]~output .bus_hold = "false";
defparam \hps_readdata_control[10]~output .open_drain_output = "false";
defparam \hps_readdata_control[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \hps_readdata_control[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[11]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[11]~output .bus_hold = "false";
defparam \hps_readdata_control[11]~output .open_drain_output = "false";
defparam \hps_readdata_control[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \hps_readdata_control[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[12]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[12]~output .bus_hold = "false";
defparam \hps_readdata_control[12]~output .open_drain_output = "false";
defparam \hps_readdata_control[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \hps_readdata_control[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[13]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[13]~output .bus_hold = "false";
defparam \hps_readdata_control[13]~output .open_drain_output = "false";
defparam \hps_readdata_control[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \hps_readdata_control[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[14]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[14]~output .bus_hold = "false";
defparam \hps_readdata_control[14]~output .open_drain_output = "false";
defparam \hps_readdata_control[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \hps_readdata_control[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[15]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[15]~output .bus_hold = "false";
defparam \hps_readdata_control[15]~output .open_drain_output = "false";
defparam \hps_readdata_control[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \hps_readdata_control[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[16]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[16]~output .bus_hold = "false";
defparam \hps_readdata_control[16]~output .open_drain_output = "false";
defparam \hps_readdata_control[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \hps_readdata_control[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[17]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[17]~output .bus_hold = "false";
defparam \hps_readdata_control[17]~output .open_drain_output = "false";
defparam \hps_readdata_control[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \hps_readdata_control[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[18]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[18]~output .bus_hold = "false";
defparam \hps_readdata_control[18]~output .open_drain_output = "false";
defparam \hps_readdata_control[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \hps_readdata_control[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[19]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[19]~output .bus_hold = "false";
defparam \hps_readdata_control[19]~output .open_drain_output = "false";
defparam \hps_readdata_control[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \hps_readdata_control[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[20]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[20]~output .bus_hold = "false";
defparam \hps_readdata_control[20]~output .open_drain_output = "false";
defparam \hps_readdata_control[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \hps_readdata_control[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[21]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[21]~output .bus_hold = "false";
defparam \hps_readdata_control[21]~output .open_drain_output = "false";
defparam \hps_readdata_control[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \hps_readdata_control[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[22]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[22]~output .bus_hold = "false";
defparam \hps_readdata_control[22]~output .open_drain_output = "false";
defparam \hps_readdata_control[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \hps_readdata_control[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[23]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[23]~output .bus_hold = "false";
defparam \hps_readdata_control[23]~output .open_drain_output = "false";
defparam \hps_readdata_control[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \hps_readdata_control[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[24]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[24]~output .bus_hold = "false";
defparam \hps_readdata_control[24]~output .open_drain_output = "false";
defparam \hps_readdata_control[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \hps_readdata_control[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[25]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[25]~output .bus_hold = "false";
defparam \hps_readdata_control[25]~output .open_drain_output = "false";
defparam \hps_readdata_control[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \hps_readdata_control[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[26]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[26]~output .bus_hold = "false";
defparam \hps_readdata_control[26]~output .open_drain_output = "false";
defparam \hps_readdata_control[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \hps_readdata_control[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[27]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[27]~output .bus_hold = "false";
defparam \hps_readdata_control[27]~output .open_drain_output = "false";
defparam \hps_readdata_control[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \hps_readdata_control[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[28]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[28]~output .bus_hold = "false";
defparam \hps_readdata_control[28]~output .open_drain_output = "false";
defparam \hps_readdata_control[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \hps_readdata_control[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[29]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[29]~output .bus_hold = "false";
defparam \hps_readdata_control[29]~output .open_drain_output = "false";
defparam \hps_readdata_control[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \hps_readdata_control[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[30]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[30]~output .bus_hold = "false";
defparam \hps_readdata_control[30]~output .open_drain_output = "false";
defparam \hps_readdata_control[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \hps_readdata_control[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hps_readdata_control[31]),
	.obar());
// synopsys translate_off
defparam \hps_readdata_control[31]~output .bus_hold = "false";
defparam \hps_readdata_control[31]~output .open_drain_output = "false";
defparam \hps_readdata_control[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \clk_div_reg~0 (
// Equation(s):
// \clk_div_reg~0_combout  = ( !\clk_div_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_div_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_div_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_div_reg~0 .extended_lut = "off";
defparam \clk_div_reg~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_div_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N50
dffeas clk_div_reg(
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\clk_div_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_div_reg.is_wysiwyg = "true";
defparam clk_div_reg.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \the_vga_driver|Add0~33 (
// Equation(s):
// \the_vga_driver|Add0~33_sumout  = SUM(( \the_vga_driver|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \the_vga_driver|Add0~34  = CARRY(( \the_vga_driver|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~33_sumout ),
	.cout(\the_vga_driver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~33 .extended_lut = "off";
defparam \the_vga_driver|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \the_vga_driver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \the_vga_driver|h_counter[0]~feeder (
// Equation(s):
// \the_vga_driver|h_counter[0]~feeder_combout  = ( \the_vga_driver|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[0]~feeder .extended_lut = "off";
defparam \the_vga_driver|h_counter[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_vga_driver|h_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \hps_reset~input (
	.i(hps_reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_reset~input_o ));
// synopsys translate_off
defparam \hps_reset~input .bus_hold = "false";
defparam \hps_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \the_vga_driver|Add0~9 (
// Equation(s):
// \the_vga_driver|Add0~9_sumout  = SUM(( \the_vga_driver|h_counter [5] ) + ( GND ) + ( \the_vga_driver|Add0~14  ))
// \the_vga_driver|Add0~10  = CARRY(( \the_vga_driver|h_counter [5] ) + ( GND ) + ( \the_vga_driver|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~9_sumout ),
	.cout(\the_vga_driver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~9 .extended_lut = "off";
defparam \the_vga_driver|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \the_vga_driver|Add0~5 (
// Equation(s):
// \the_vga_driver|Add0~5_sumout  = SUM(( \the_vga_driver|h_counter [6] ) + ( GND ) + ( \the_vga_driver|Add0~10  ))
// \the_vga_driver|Add0~6  = CARRY(( \the_vga_driver|h_counter [6] ) + ( GND ) + ( \the_vga_driver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~5_sumout ),
	.cout(\the_vga_driver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~5 .extended_lut = "off";
defparam \the_vga_driver|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N35
dffeas \the_vga_driver|h_counter[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[6] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \the_vga_driver|Add0~29 (
// Equation(s):
// \the_vga_driver|Add0~29_sumout  = SUM(( \the_vga_driver|h_counter [7] ) + ( GND ) + ( \the_vga_driver|Add0~6  ))
// \the_vga_driver|Add0~30  = CARRY(( \the_vga_driver|h_counter [7] ) + ( GND ) + ( \the_vga_driver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~29_sumout ),
	.cout(\the_vga_driver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~29 .extended_lut = "off";
defparam \the_vga_driver|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N47
dffeas \the_vga_driver|h_counter[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[7] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \the_vga_driver|Add0~25 (
// Equation(s):
// \the_vga_driver|Add0~25_sumout  = SUM(( \the_vga_driver|h_counter [8] ) + ( GND ) + ( \the_vga_driver|Add0~30  ))
// \the_vga_driver|Add0~26  = CARRY(( \the_vga_driver|h_counter [8] ) + ( GND ) + ( \the_vga_driver|Add0~30  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~25_sumout ),
	.cout(\the_vga_driver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~25 .extended_lut = "off";
defparam \the_vga_driver|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \the_vga_driver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N44
dffeas \the_vga_driver|h_counter[8] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[8] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N27
cyclonev_lcell_comb \the_vga_driver|Add0~1 (
// Equation(s):
// \the_vga_driver|Add0~1_sumout  = SUM(( \the_vga_driver|h_counter [9] ) + ( GND ) + ( \the_vga_driver|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~1 .extended_lut = "off";
defparam \the_vga_driver|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \the_vga_driver|h_counter[9] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[9] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N33
cyclonev_lcell_comb \the_vga_driver|Equal0~0 (
// Equation(s):
// \the_vga_driver|Equal0~0_combout  = ( \the_vga_driver|h_counter [2] & ( (\the_vga_driver|h_counter [1] & (!\the_vga_driver|h_counter [8] & (!\the_vga_driver|h_counter [7] & \the_vga_driver|h_counter [3]))) ) )

	.dataa(!\the_vga_driver|h_counter [1]),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(!\the_vga_driver|h_counter [3]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~0 .extended_lut = "off";
defparam \the_vga_driver|Equal0~0 .lut_mask = 64'h0000000000400040;
defparam \the_vga_driver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \the_vga_driver|Equal1~0 (
// Equation(s):
// \the_vga_driver|Equal1~0_combout  = ( !\the_vga_driver|h_counter [9] & ( !\the_vga_driver|h_counter [6] & ( !\the_vga_driver|h_counter [4] ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|h_counter [9]),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal1~0 .extended_lut = "off";
defparam \the_vga_driver|Equal1~0 .lut_mask = 64'hCCCC000000000000;
defparam \the_vga_driver|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \the_vga_driver|Equal1~1 (
// Equation(s):
// \the_vga_driver|Equal1~1_combout  = ( \the_vga_driver|Equal1~0_combout  & ( (!\the_vga_driver|h_counter [5] & (\the_vga_driver|Equal0~0_combout  & \the_vga_driver|h_counter [0])) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [0]),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal1~1 .extended_lut = "off";
defparam \the_vga_driver|Equal1~1 .lut_mask = 64'h0000000000220022;
defparam \the_vga_driver|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N51
cyclonev_lcell_comb \the_vga_driver|Equal0~1 (
// Equation(s):
// \the_vga_driver|Equal0~1_combout  = ( \the_vga_driver|h_counter [6] & ( (\the_vga_driver|h_counter [0] & \the_vga_driver|h_counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~1 .extended_lut = "off";
defparam \the_vga_driver|Equal0~1 .lut_mask = 64'h00000000000F000F;
defparam \the_vga_driver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N33
cyclonev_lcell_comb \the_vga_driver|Equal0~2 (
// Equation(s):
// \the_vga_driver|Equal0~2_combout  = ( \the_vga_driver|Equal0~1_combout  & ( (\the_vga_driver|h_counter [5] & (\the_vga_driver|Equal0~0_combout  & \the_vga_driver|h_counter [9])) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|Equal0~0_combout ),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~2 .extended_lut = "off";
defparam \the_vga_driver|Equal0~2 .lut_mask = 64'h0000000001010101;
defparam \the_vga_driver|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N45
cyclonev_lcell_comb \the_vga_driver|h_state~20 (
// Equation(s):
// \the_vga_driver|h_state~20_combout  = ( \the_vga_driver|Equal3~0_combout  & ( \the_vga_driver|Equal0~2_combout  & ( (!\the_vga_driver|h_state.H_BACK_STATE~q  & !\hps_reset~input_o ) ) ) ) # ( !\the_vga_driver|Equal3~0_combout  & ( 
// \the_vga_driver|Equal0~2_combout  & ( !\hps_reset~input_o  ) ) ) # ( \the_vga_driver|Equal3~0_combout  & ( !\the_vga_driver|Equal0~2_combout  & ( (!\the_vga_driver|h_state.H_BACK_STATE~q  & (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & !\hps_reset~input_o 
// )) ) ) ) # ( !\the_vga_driver|Equal3~0_combout  & ( !\the_vga_driver|Equal0~2_combout  & ( (!\hps_reset~input_o  & ((\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # (\the_vga_driver|h_state.H_BACK_STATE~q ))) ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\hps_reset~input_o ),
	.datae(!\the_vga_driver|Equal3~0_combout ),
	.dataf(!\the_vga_driver|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~20 .extended_lut = "off";
defparam \the_vga_driver|h_state~20 .lut_mask = 64'h3F000C00FF00CC00;
defparam \the_vga_driver|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N53
dffeas \the_vga_driver|h_state.H_ACTIVE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N57
cyclonev_lcell_comb \the_vga_driver|h_state~21 (
// Equation(s):
// \the_vga_driver|h_state~21_combout  = ( \the_vga_driver|Equal0~2_combout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # ((!\the_vga_driver|Equal1~1_combout  & \the_vga_driver|h_state.H_FRONT_STATE~q )) ) ) # ( !\the_vga_driver|Equal0~2_combout  & ( 
// (!\the_vga_driver|Equal1~1_combout  & \the_vga_driver|h_state.H_FRONT_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|Equal1~1_combout ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~21 .extended_lut = "off";
defparam \the_vga_driver|h_state~21 .lut_mask = 64'h00CC00CCF0FCF0FC;
defparam \the_vga_driver|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N38
dffeas \the_vga_driver|h_state.H_FRONT_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hps_reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \the_vga_driver|h_counter[4]~3 (
// Equation(s):
// \the_vga_driver|h_counter[4]~3_combout  = ( \the_vga_driver|h_state.H_FRONT_STATE~q  & ( \the_vga_driver|h_counter [0] & ( (!\the_vga_driver|h_counter [5] & (!\the_vga_driver|h_counter [6] & (!\the_vga_driver|h_counter [9] & !\the_vga_driver|h_counter 
// [4]))) ) ) ) # ( !\the_vga_driver|h_state.H_FRONT_STATE~q  & ( \the_vga_driver|h_counter [0] & ( (\the_vga_driver|h_counter [5] & (\the_vga_driver|h_counter [6] & (\the_vga_driver|h_counter [9] & \the_vga_driver|h_counter [4]))) ) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|h_counter [6]),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.dataf(!\the_vga_driver|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[4]~3 .extended_lut = "off";
defparam \the_vga_driver|h_counter[4]~3 .lut_mask = 64'h0000000000018000;
defparam \the_vga_driver|h_counter[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \the_vga_driver|h_counter[4]~1 (
// Equation(s):
// \the_vga_driver|h_counter[4]~1_combout  = ( \the_vga_driver|h_counter [3] & ( \the_vga_driver|h_counter[4]~3_combout  & ( (!\the_vga_driver|h_counter [8] & (!\the_vga_driver|h_counter [7] & (\the_vga_driver|h_counter [2] & \the_vga_driver|h_counter [1]))) 
// ) ) )

	.dataa(!\the_vga_driver|h_counter [8]),
	.datab(!\the_vga_driver|h_counter [7]),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(!\the_vga_driver|h_counter [1]),
	.datae(!\the_vga_driver|h_counter [3]),
	.dataf(!\the_vga_driver|h_counter[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[4]~1 .extended_lut = "off";
defparam \the_vga_driver|h_counter[4]~1 .lut_mask = 64'h0000000000000008;
defparam \the_vga_driver|h_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \the_vga_driver|Equal2~0 (
// Equation(s):
// \the_vga_driver|Equal2~0_combout  = ( \the_vga_driver|Equal0~0_combout  & ( !\the_vga_driver|h_counter [9] & ( (!\the_vga_driver|h_counter [5] & \the_vga_driver|Equal0~1_combout ) ) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|Equal0~1_combout ),
	.datae(!\the_vga_driver|Equal0~0_combout ),
	.dataf(!\the_vga_driver|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal2~0 .extended_lut = "off";
defparam \the_vga_driver|Equal2~0 .lut_mask = 64'h000000AA00000000;
defparam \the_vga_driver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \the_vga_driver|h_state~19 (
// Equation(s):
// \the_vga_driver|h_state~19_combout  = ( \the_vga_driver|Equal2~0_combout  & ( (\the_vga_driver|h_state.H_FRONT_STATE~q  & (!\the_vga_driver|h_state.H_PULSE_STATE~q  & \the_vga_driver|Equal1~1_combout )) ) ) # ( !\the_vga_driver|Equal2~0_combout  & ( 
// ((\the_vga_driver|h_state.H_FRONT_STATE~q  & \the_vga_driver|Equal1~1_combout )) # (\the_vga_driver|h_state.H_PULSE_STATE~q ) ) )

	.dataa(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datab(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datac(gnd),
	.datad(!\the_vga_driver|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~19 .extended_lut = "off";
defparam \the_vga_driver|h_state~19 .lut_mask = 64'h3377337700440044;
defparam \the_vga_driver|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \the_vga_driver|h_state.H_PULSE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hps_reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N9
cyclonev_lcell_comb \the_vga_driver|h_state~17 (
// Equation(s):
// \the_vga_driver|h_state~17_combout  = ( \the_vga_driver|h_state.H_PULSE_STATE~q  & ( \the_vga_driver|Equal0~0_combout  & ( (!\the_vga_driver|h_counter [5] & (!\the_vga_driver|h_counter [9] & \the_vga_driver|Equal0~1_combout )) ) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(!\the_vga_driver|Equal0~1_combout ),
	.datae(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~17 .extended_lut = "off";
defparam \the_vga_driver|h_state~17 .lut_mask = 64'h00000000000000A0;
defparam \the_vga_driver|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \the_vga_driver|h_counter[4]~2 (
// Equation(s):
// \the_vga_driver|h_counter[4]~2_combout  = ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( \the_vga_driver|h_state.H_PULSE_STATE~q  & ( (\the_vga_driver|Equal3~0_combout ) # (\hps_reset~input_o ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( 
// \the_vga_driver|h_state.H_PULSE_STATE~q  & ( (\the_vga_driver|h_state~17_combout ) # (\hps_reset~input_o ) ) ) ) # ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( !\the_vga_driver|h_state.H_PULSE_STATE~q  & ( (\the_vga_driver|Equal3~0_combout ) # 
// (\hps_reset~input_o ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( !\the_vga_driver|h_state.H_PULSE_STATE~q  & ( ((\the_vga_driver|h_state~17_combout ) # (\the_vga_driver|h_counter[4]~1_combout )) # (\hps_reset~input_o ) ) ) )

	.dataa(!\hps_reset~input_o ),
	.datab(!\the_vga_driver|h_counter[4]~1_combout ),
	.datac(!\the_vga_driver|Equal3~0_combout ),
	.datad(!\the_vga_driver|h_state~17_combout ),
	.datae(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.dataf(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[4]~2 .extended_lut = "off";
defparam \the_vga_driver|h_counter[4]~2 .lut_mask = 64'h77FF5F5F55FF5F5F;
defparam \the_vga_driver|h_counter[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N8
dffeas \the_vga_driver|h_counter[0] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|h_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[0] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \the_vga_driver|Add0~37 (
// Equation(s):
// \the_vga_driver|Add0~37_sumout  = SUM(( \the_vga_driver|h_counter [1] ) + ( GND ) + ( \the_vga_driver|Add0~34  ))
// \the_vga_driver|Add0~38  = CARRY(( \the_vga_driver|h_counter [1] ) + ( GND ) + ( \the_vga_driver|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~37_sumout ),
	.cout(\the_vga_driver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~37 .extended_lut = "off";
defparam \the_vga_driver|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N56
dffeas \the_vga_driver|h_counter[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[1] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \the_vga_driver|Add0~21 (
// Equation(s):
// \the_vga_driver|Add0~21_sumout  = SUM(( \the_vga_driver|h_counter [2] ) + ( GND ) + ( \the_vga_driver|Add0~38  ))
// \the_vga_driver|Add0~22  = CARRY(( \the_vga_driver|h_counter [2] ) + ( GND ) + ( \the_vga_driver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~21_sumout ),
	.cout(\the_vga_driver|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~21 .extended_lut = "off";
defparam \the_vga_driver|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N56
dffeas \the_vga_driver|h_counter[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[2] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \the_vga_driver|Add0~17 (
// Equation(s):
// \the_vga_driver|Add0~17_sumout  = SUM(( \the_vga_driver|h_counter [3] ) + ( GND ) + ( \the_vga_driver|Add0~22  ))
// \the_vga_driver|Add0~18  = CARRY(( \the_vga_driver|h_counter [3] ) + ( GND ) + ( \the_vga_driver|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~17_sumout ),
	.cout(\the_vga_driver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~17 .extended_lut = "off";
defparam \the_vga_driver|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \the_vga_driver|h_counter[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[3] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \the_vga_driver|Add0~13 (
// Equation(s):
// \the_vga_driver|Add0~13_sumout  = SUM(( \the_vga_driver|h_counter [4] ) + ( GND ) + ( \the_vga_driver|Add0~18  ))
// \the_vga_driver|Add0~14  = CARRY(( \the_vga_driver|h_counter [4] ) + ( GND ) + ( \the_vga_driver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~13_sumout ),
	.cout(\the_vga_driver|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~13 .extended_lut = "off";
defparam \the_vga_driver|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N44
dffeas \the_vga_driver|h_counter[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[4] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \the_vga_driver|h_counter[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[4]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[5] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \the_vga_driver|Equal3~0 (
// Equation(s):
// \the_vga_driver|Equal3~0_combout  = ( \the_vga_driver|Equal0~0_combout  & ( (\the_vga_driver|h_counter [5] & (\the_vga_driver|Equal1~0_combout  & \the_vga_driver|h_counter [0])) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(gnd),
	.datac(!\the_vga_driver|Equal1~0_combout ),
	.datad(!\the_vga_driver|h_counter [0]),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal3~0 .extended_lut = "off";
defparam \the_vga_driver|Equal3~0 .lut_mask = 64'h0000000000050005;
defparam \the_vga_driver|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \the_vga_driver|h_state~18 (
// Equation(s):
// \the_vga_driver|h_state~18_combout  = ( \the_vga_driver|h_state~17_combout  & ( (!\the_vga_driver|h_state.H_BACK_STATE~q ) # (!\the_vga_driver|Equal3~0_combout ) ) ) # ( !\the_vga_driver|h_state~17_combout  & ( (\the_vga_driver|h_state.H_BACK_STATE~q  & 
// !\the_vga_driver|Equal3~0_combout ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datac(gnd),
	.datad(!\the_vga_driver|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~18 .extended_lut = "off";
defparam \the_vga_driver|h_state~18 .lut_mask = 64'h33003300FFCCFFCC;
defparam \the_vga_driver|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N14
dffeas \the_vga_driver|h_state.H_BACK_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hps_reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N27
cyclonev_lcell_comb \the_vga_driver|hysnc_reg~0 (
// Equation(s):
// \the_vga_driver|hysnc_reg~0_combout  = ( \the_vga_driver|h_state.H_PULSE_STATE~q  & ( \the_vga_driver|h_state.H_BACK_STATE~q  ) ) # ( !\the_vga_driver|h_state.H_PULSE_STATE~q  & ( (((!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # 
// (\the_vga_driver|h_state.H_FRONT_STATE~q )) # (\the_vga_driver|h_state.H_BACK_STATE~q )) # (\the_vga_driver|hysnc_reg~q ) ) )

	.dataa(!\the_vga_driver|hysnc_reg~q ),
	.datab(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|hysnc_reg~0 .extended_lut = "off";
defparam \the_vga_driver|hysnc_reg~0 .lut_mask = 64'hF7FFF7FF33333333;
defparam \the_vga_driver|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N5
dffeas \the_vga_driver|hysnc_reg (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|hysnc_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|hysnc_reg .is_wysiwyg = "true";
defparam \the_vga_driver|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N18
cyclonev_lcell_comb \the_vga_driver|line_done~0 (
// Equation(s):
// \the_vga_driver|line_done~0_combout  = ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( (((\the_vga_driver|line_done~q  & (\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) # ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( (\the_vga_driver|h_counter [5] & 
// (!\the_vga_driver|h_counter [0] & (\the_vga_driver|Equal1~0_combout  & ((\the_vga_driver|Equal0~0_combout ))))) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\the_vga_driver|h_counter [0]),
	.datac(!\the_vga_driver|Equal1~0_combout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(!\the_vga_driver|line_done~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|line_done~0 .extended_lut = "on";
defparam \the_vga_driver|line_done~0 .lut_mask = 64'h000F0000000F0404;
defparam \the_vga_driver|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N20
dffeas \the_vga_driver|line_done (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hps_reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|line_done .is_wysiwyg = "true";
defparam \the_vga_driver|line_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \the_vga_driver|Add1~29 (
// Equation(s):
// \the_vga_driver|Add1~29_sumout  = SUM(( \the_vga_driver|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \the_vga_driver|Add1~30  = CARRY(( \the_vga_driver|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~29_sumout ),
	.cout(\the_vga_driver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~29 .extended_lut = "off";
defparam \the_vga_driver|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \the_vga_driver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \the_vga_driver|Equal8~0 (
// Equation(s):
// \the_vga_driver|Equal8~0_combout  = ( !\the_vga_driver|v_counter [0] & ( \the_vga_driver|v_counter [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [5]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal8~0 .extended_lut = "off";
defparam \the_vga_driver|Equal8~0 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \the_vga_driver|Equal6~0 (
// Equation(s):
// \the_vga_driver|Equal6~0_combout  = ( !\the_vga_driver|v_counter [8] & ( (!\the_vga_driver|v_counter [4] & (!\the_vga_driver|v_counter [7] & (!\the_vga_driver|v_counter [2] & !\the_vga_driver|v_counter [6]))) ) )

	.dataa(!\the_vga_driver|v_counter [4]),
	.datab(!\the_vga_driver|v_counter [7]),
	.datac(!\the_vga_driver|v_counter [2]),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~0 .extended_lut = "off";
defparam \the_vga_driver|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \the_vga_driver|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \the_vga_driver|Equal8~1 (
// Equation(s):
// \the_vga_driver|Equal8~1_combout  = ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [9] & (!\the_vga_driver|v_counter [3] & (!\the_vga_driver|v_counter [1] & \the_vga_driver|Equal8~0_combout ))) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|v_counter [3]),
	.datac(!\the_vga_driver|v_counter [1]),
	.datad(!\the_vga_driver|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal8~1 .extended_lut = "off";
defparam \the_vga_driver|Equal8~1 .lut_mask = 64'h0000000000800080;
defparam \the_vga_driver|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \the_vga_driver|Equal7~0 (
// Equation(s):
// \the_vga_driver|Equal7~0_combout  = ( !\the_vga_driver|v_counter [9] & ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [1] & (!\the_vga_driver|v_counter [3] & (!\the_vga_driver|v_counter [5] & \the_vga_driver|v_counter [0]))) ) ) )

	.dataa(!\the_vga_driver|v_counter [1]),
	.datab(!\the_vga_driver|v_counter [3]),
	.datac(!\the_vga_driver|v_counter [5]),
	.datad(!\the_vga_driver|v_counter [0]),
	.datae(!\the_vga_driver|v_counter [9]),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal7~0 .extended_lut = "off";
defparam \the_vga_driver|Equal7~0 .lut_mask = 64'h0000000000800000;
defparam \the_vga_driver|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \the_vga_driver|v_state~17 (
// Equation(s):
// \the_vga_driver|v_state~17_combout  = ( \the_vga_driver|Equal7~0_combout  & ( (!\the_vga_driver|v_state.V_BACK_STATE~q  & (\the_vga_driver|v_state.V_PULSE_STATE~q  & (\the_vga_driver|line_done~q ))) # (\the_vga_driver|v_state.V_BACK_STATE~q  & 
// (((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|Equal8~1_combout )))) ) ) # ( !\the_vga_driver|Equal7~0_combout  & ( (\the_vga_driver|v_state.V_BACK_STATE~q  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|Equal8~1_combout ))) ) )

	.dataa(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datab(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datac(!\the_vga_driver|line_done~q ),
	.datad(!\the_vga_driver|Equal8~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~17 .extended_lut = "off";
defparam \the_vga_driver|v_state~17 .lut_mask = 64'h5550555057525752;
defparam \the_vga_driver|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N14
dffeas \the_vga_driver|v_state.V_BACK_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hps_reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N21
cyclonev_lcell_comb \the_vga_driver|Equal5~0 (
// Equation(s):
// \the_vga_driver|Equal5~0_combout  = ( \the_vga_driver|v_counter [6] & ( (\the_vga_driver|v_counter [4] & (\the_vga_driver|v_counter [7] & (\the_vga_driver|v_counter [8] & \the_vga_driver|v_counter [2]))) ) )

	.dataa(!\the_vga_driver|v_counter [4]),
	.datab(!\the_vga_driver|v_counter [7]),
	.datac(!\the_vga_driver|v_counter [8]),
	.datad(!\the_vga_driver|v_counter [2]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal5~0 .extended_lut = "off";
defparam \the_vga_driver|Equal5~0 .lut_mask = 64'h0000000000010001;
defparam \the_vga_driver|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \the_vga_driver|Equal6~1 (
// Equation(s):
// \the_vga_driver|Equal6~1_combout  = ( \the_vga_driver|v_counter [3] & ( (\the_vga_driver|v_counter [0] & !\the_vga_driver|v_counter [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [0]),
	.datad(!\the_vga_driver|v_counter [5]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~1 .extended_lut = "off";
defparam \the_vga_driver|Equal6~1 .lut_mask = 64'h000000000F000F00;
defparam \the_vga_driver|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~2 (
// Equation(s):
// \the_vga_driver|v_counter[5]~2_combout  = ( \the_vga_driver|Equal6~1_combout  & ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [9] & ((!\the_vga_driver|v_state.V_FRONT_STATE~q  & (\the_vga_driver|v_counter [1] & 
// \the_vga_driver|Equal5~0_combout )) # (\the_vga_driver|v_state.V_FRONT_STATE~q  & (!\the_vga_driver|v_counter [1])))) ) ) ) # ( \the_vga_driver|Equal6~1_combout  & ( !\the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [9] & 
// (!\the_vga_driver|v_state.V_FRONT_STATE~q  & (\the_vga_driver|v_counter [1] & \the_vga_driver|Equal5~0_combout ))) ) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datac(!\the_vga_driver|v_counter [1]),
	.datad(!\the_vga_driver|Equal5~0_combout ),
	.datae(!\the_vga_driver|Equal6~1_combout ),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~2 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~2 .lut_mask = 64'h0000000800002028;
defparam \the_vga_driver|v_counter[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N15
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~1 (
// Equation(s):
// \the_vga_driver|v_counter[5]~1_combout  = ( !\the_vga_driver|v_counter [9] & ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [1] & (\the_vga_driver|v_state.V_BACK_STATE~q  & (\the_vga_driver|Equal8~0_combout  & 
// !\the_vga_driver|v_counter [3]))) ) ) )

	.dataa(!\the_vga_driver|v_counter [1]),
	.datab(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datac(!\the_vga_driver|Equal8~0_combout ),
	.datad(!\the_vga_driver|v_counter [3]),
	.datae(!\the_vga_driver|v_counter [9]),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~1 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~1 .lut_mask = 64'h0000000002000000;
defparam \the_vga_driver|v_counter[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~3 (
// Equation(s):
// \the_vga_driver|v_counter[5]~3_combout  = ( \the_vga_driver|v_state.V_PULSE_STATE~q  & ( \the_vga_driver|Equal7~0_combout  & ( ((!\the_vga_driver|v_state.V_BACK_STATE~q ) # (\the_vga_driver|v_counter[5]~1_combout )) # (\hps_reset~input_o ) ) ) ) # ( 
// !\the_vga_driver|v_state.V_PULSE_STATE~q  & ( \the_vga_driver|Equal7~0_combout  & ( (((!\the_vga_driver|v_state.V_BACK_STATE~q  & \the_vga_driver|v_counter[5]~2_combout )) # (\the_vga_driver|v_counter[5]~1_combout )) # (\hps_reset~input_o ) ) ) ) # ( 
// \the_vga_driver|v_state.V_PULSE_STATE~q  & ( !\the_vga_driver|Equal7~0_combout  & ( (\the_vga_driver|v_counter[5]~1_combout ) # (\hps_reset~input_o ) ) ) ) # ( !\the_vga_driver|v_state.V_PULSE_STATE~q  & ( !\the_vga_driver|Equal7~0_combout  & ( 
// (((!\the_vga_driver|v_state.V_BACK_STATE~q  & \the_vga_driver|v_counter[5]~2_combout )) # (\the_vga_driver|v_counter[5]~1_combout )) # (\hps_reset~input_o ) ) ) )

	.dataa(!\hps_reset~input_o ),
	.datab(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datac(!\the_vga_driver|v_counter[5]~2_combout ),
	.datad(!\the_vga_driver|v_counter[5]~1_combout ),
	.datae(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.dataf(!\the_vga_driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~3 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~3 .lut_mask = 64'h5DFF55FF5DFFDDFF;
defparam \the_vga_driver|v_counter[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N42
cyclonev_lcell_comb \the_vga_driver|v_counter[5]~4 (
// Equation(s):
// \the_vga_driver|v_counter[5]~4_combout  = ( \the_vga_driver|line_done~q  ) # ( !\the_vga_driver|line_done~q  & ( \hps_reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hps_reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|line_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[5]~4 .extended_lut = "off";
defparam \the_vga_driver|v_counter[5]~4 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \the_vga_driver|v_counter[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N29
dffeas \the_vga_driver|v_counter[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[0] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N3
cyclonev_lcell_comb \the_vga_driver|Add1~25 (
// Equation(s):
// \the_vga_driver|Add1~25_sumout  = SUM(( \the_vga_driver|v_counter [1] ) + ( GND ) + ( \the_vga_driver|Add1~30  ))
// \the_vga_driver|Add1~26  = CARRY(( \the_vga_driver|v_counter [1] ) + ( GND ) + ( \the_vga_driver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~25_sumout ),
	.cout(\the_vga_driver|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~25 .extended_lut = "off";
defparam \the_vga_driver|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N20
dffeas \the_vga_driver|v_counter[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[1] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \the_vga_driver|Add1~21 (
// Equation(s):
// \the_vga_driver|Add1~21_sumout  = SUM(( \the_vga_driver|v_counter [2] ) + ( GND ) + ( \the_vga_driver|Add1~26  ))
// \the_vga_driver|Add1~22  = CARRY(( \the_vga_driver|v_counter [2] ) + ( GND ) + ( \the_vga_driver|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~21_sumout ),
	.cout(\the_vga_driver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~21 .extended_lut = "off";
defparam \the_vga_driver|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N17
dffeas \the_vga_driver|v_counter[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[2] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N9
cyclonev_lcell_comb \the_vga_driver|Add1~17 (
// Equation(s):
// \the_vga_driver|Add1~17_sumout  = SUM(( \the_vga_driver|v_counter [3] ) + ( GND ) + ( \the_vga_driver|Add1~22  ))
// \the_vga_driver|Add1~18  = CARRY(( \the_vga_driver|v_counter [3] ) + ( GND ) + ( \the_vga_driver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~17_sumout ),
	.cout(\the_vga_driver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~17 .extended_lut = "off";
defparam \the_vga_driver|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \the_vga_driver|v_counter[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[3] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N12
cyclonev_lcell_comb \the_vga_driver|Add1~13 (
// Equation(s):
// \the_vga_driver|Add1~13_sumout  = SUM(( \the_vga_driver|v_counter [4] ) + ( GND ) + ( \the_vga_driver|Add1~18  ))
// \the_vga_driver|Add1~14  = CARRY(( \the_vga_driver|v_counter [4] ) + ( GND ) + ( \the_vga_driver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~13_sumout ),
	.cout(\the_vga_driver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~13 .extended_lut = "off";
defparam \the_vga_driver|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N41
dffeas \the_vga_driver|v_counter[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[4] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N15
cyclonev_lcell_comb \the_vga_driver|Add1~9 (
// Equation(s):
// \the_vga_driver|Add1~9_sumout  = SUM(( \the_vga_driver|v_counter [5] ) + ( GND ) + ( \the_vga_driver|Add1~14  ))
// \the_vga_driver|Add1~10  = CARRY(( \the_vga_driver|v_counter [5] ) + ( GND ) + ( \the_vga_driver|Add1~14  ))

	.dataa(!\the_vga_driver|v_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~9_sumout ),
	.cout(\the_vga_driver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~9 .extended_lut = "off";
defparam \the_vga_driver|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \the_vga_driver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N32
dffeas \the_vga_driver|v_counter[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[5] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N18
cyclonev_lcell_comb \the_vga_driver|Add1~5 (
// Equation(s):
// \the_vga_driver|Add1~5_sumout  = SUM(( \the_vga_driver|v_counter [6] ) + ( GND ) + ( \the_vga_driver|Add1~10  ))
// \the_vga_driver|Add1~6  = CARRY(( \the_vga_driver|v_counter [6] ) + ( GND ) + ( \the_vga_driver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~5_sumout ),
	.cout(\the_vga_driver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~5 .extended_lut = "off";
defparam \the_vga_driver|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N5
dffeas \the_vga_driver|v_counter[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[6] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N21
cyclonev_lcell_comb \the_vga_driver|Add1~1 (
// Equation(s):
// \the_vga_driver|Add1~1_sumout  = SUM(( \the_vga_driver|v_counter [7] ) + ( GND ) + ( \the_vga_driver|Add1~6  ))
// \the_vga_driver|Add1~2  = CARRY(( \the_vga_driver|v_counter [7] ) + ( GND ) + ( \the_vga_driver|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~1_sumout ),
	.cout(\the_vga_driver|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~1 .extended_lut = "off";
defparam \the_vga_driver|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N56
dffeas \the_vga_driver|v_counter[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[7] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N24
cyclonev_lcell_comb \the_vga_driver|Add1~37 (
// Equation(s):
// \the_vga_driver|Add1~37_sumout  = SUM(( \the_vga_driver|v_counter [8] ) + ( GND ) + ( \the_vga_driver|Add1~2  ))
// \the_vga_driver|Add1~38  = CARRY(( \the_vga_driver|v_counter [8] ) + ( GND ) + ( \the_vga_driver|Add1~2  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|v_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~37_sumout ),
	.cout(\the_vga_driver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~37 .extended_lut = "off";
defparam \the_vga_driver|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \the_vga_driver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N2
dffeas \the_vga_driver|v_counter[8] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[8] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N27
cyclonev_lcell_comb \the_vga_driver|Add1~33 (
// Equation(s):
// \the_vga_driver|Add1~33_sumout  = SUM(( \the_vga_driver|v_counter [9] ) + ( GND ) + ( \the_vga_driver|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~33 .extended_lut = "off";
defparam \the_vga_driver|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N8
dffeas \the_vga_driver|v_counter[9] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[5]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[9] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \the_vga_driver|Equal6~2 (
// Equation(s):
// \the_vga_driver|Equal6~2_combout  = ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [9] & (!\the_vga_driver|v_counter [1] & \the_vga_driver|Equal6~1_combout )) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|v_counter [1]),
	.datac(gnd),
	.datad(!\the_vga_driver|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~2 .extended_lut = "off";
defparam \the_vga_driver|Equal6~2 .lut_mask = 64'h0000000000880088;
defparam \the_vga_driver|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N57
cyclonev_lcell_comb \the_vga_driver|Equal5~1 (
// Equation(s):
// \the_vga_driver|Equal5~1_combout  = ( \the_vga_driver|Equal5~0_combout  & ( (!\the_vga_driver|v_counter [9] & (\the_vga_driver|v_counter [1] & \the_vga_driver|Equal6~1_combout )) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|v_counter [1]),
	.datac(gnd),
	.datad(!\the_vga_driver|Equal6~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal5~1 .extended_lut = "off";
defparam \the_vga_driver|Equal5~1 .lut_mask = 64'h0000000000220022;
defparam \the_vga_driver|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \the_vga_driver|v_state~19 (
// Equation(s):
// \the_vga_driver|v_state~19_combout  = ( \the_vga_driver|Equal5~1_combout  & ( \the_vga_driver|v_state.V_BACK_STATE~q  & ( (!\hps_reset~input_o  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|v_counter[5]~1_combout ))) ) ) ) # ( 
// !\the_vga_driver|Equal5~1_combout  & ( \the_vga_driver|v_state.V_BACK_STATE~q  & ( (!\hps_reset~input_o  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|v_counter[5]~1_combout ))) ) ) ) # ( \the_vga_driver|Equal5~1_combout  & ( 
// !\the_vga_driver|v_state.V_BACK_STATE~q  & ( (!\hps_reset~input_o  & ((!\the_vga_driver|line_done~q  & (\the_vga_driver|v_state.V_ACTIVE_STATE~q )) # (\the_vga_driver|line_done~q  & ((!\the_vga_driver|v_counter[5]~1_combout ))))) ) ) ) # ( 
// !\the_vga_driver|Equal5~1_combout  & ( !\the_vga_driver|v_state.V_BACK_STATE~q  & ( (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\hps_reset~input_o  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|v_counter[5]~1_combout )))) ) ) )

	.dataa(!\the_vga_driver|line_done~q ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\hps_reset~input_o ),
	.datad(!\the_vga_driver|v_counter[5]~1_combout ),
	.datae(!\the_vga_driver|Equal5~1_combout ),
	.dataf(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~19 .extended_lut = "off";
defparam \the_vga_driver|v_state~19 .lut_mask = 64'h30207020F0A0F0A0;
defparam \the_vga_driver|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N14
dffeas \the_vga_driver|v_state.V_ACTIVE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \the_vga_driver|v_state~20 (
// Equation(s):
// \the_vga_driver|v_state~20_combout  = ( \the_vga_driver|Equal5~1_combout  & ( (!\the_vga_driver|line_done~q  & (\the_vga_driver|v_state.V_FRONT_STATE~q )) # (\the_vga_driver|line_done~q  & ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q ) # 
// ((\the_vga_driver|v_state.V_FRONT_STATE~q  & !\the_vga_driver|Equal6~2_combout )))) ) ) # ( !\the_vga_driver|Equal5~1_combout  & ( (\the_vga_driver|v_state.V_FRONT_STATE~q  & ((!\the_vga_driver|line_done~q ) # (!\the_vga_driver|Equal6~2_combout ))) ) )

	.dataa(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datab(!\the_vga_driver|line_done~q ),
	.datac(!\the_vga_driver|Equal6~2_combout ),
	.datad(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~20 .extended_lut = "off";
defparam \the_vga_driver|v_state~20 .lut_mask = 64'h5454545477547754;
defparam \the_vga_driver|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N50
dffeas \the_vga_driver|v_state.V_FRONT_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hps_reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N39
cyclonev_lcell_comb \the_vga_driver|v_state~18 (
// Equation(s):
// \the_vga_driver|v_state~18_combout  = ( \the_vga_driver|Equal7~0_combout  & ( (!\the_vga_driver|line_done~q  & (((\the_vga_driver|v_state.V_PULSE_STATE~q )))) # (\the_vga_driver|line_done~q  & (\the_vga_driver|v_state.V_FRONT_STATE~q  & 
// (!\the_vga_driver|v_state.V_PULSE_STATE~q  & \the_vga_driver|Equal6~2_combout ))) ) ) # ( !\the_vga_driver|Equal7~0_combout  & ( ((\the_vga_driver|v_state.V_FRONT_STATE~q  & (\the_vga_driver|line_done~q  & \the_vga_driver|Equal6~2_combout ))) # 
// (\the_vga_driver|v_state.V_PULSE_STATE~q ) ) )

	.dataa(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datab(!\the_vga_driver|line_done~q ),
	.datac(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datad(!\the_vga_driver|Equal6~2_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~18 .extended_lut = "off";
defparam \the_vga_driver|v_state~18 .lut_mask = 64'h0F1F0F1F0C1C0C1C;
defparam \the_vga_driver|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N32
dffeas \the_vga_driver|v_state.V_PULSE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hps_reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N27
cyclonev_lcell_comb \the_vga_driver|vsync_reg~0 (
// Equation(s):
// \the_vga_driver|vsync_reg~0_combout  = ( \the_vga_driver|v_state.V_BACK_STATE~q  & ( \the_vga_driver|vsync_reg~q  ) ) # ( !\the_vga_driver|v_state.V_BACK_STATE~q  & ( \the_vga_driver|vsync_reg~q  & ( !\the_vga_driver|v_state.V_PULSE_STATE~q  ) ) ) # ( 
// \the_vga_driver|v_state.V_BACK_STATE~q  & ( !\the_vga_driver|vsync_reg~q  ) ) # ( !\the_vga_driver|v_state.V_BACK_STATE~q  & ( !\the_vga_driver|vsync_reg~q  & ( (!\the_vga_driver|v_state.V_PULSE_STATE~q  & ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q ) # 
// (\the_vga_driver|v_state.V_FRONT_STATE~q ))) ) ) )

	.dataa(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datab(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datac(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.dataf(!\the_vga_driver|vsync_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|vsync_reg~0 .extended_lut = "off";
defparam \the_vga_driver|vsync_reg~0 .lut_mask = 64'hA2A2FFFFAAAAFFFF;
defparam \the_vga_driver|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N44
dffeas \the_vga_driver|vsync_reg (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|vsync_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|vsync_reg .is_wysiwyg = "true";
defparam \the_vga_driver|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N39
cyclonev_lcell_comb \the_vga_driver|blank (
// Equation(s):
// \the_vga_driver|blank~combout  = ( \the_vga_driver|vsync_reg~q  & ( \the_vga_driver|hysnc_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|vsync_reg~q ),
	.dataf(!\the_vga_driver|hysnc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|blank .extended_lut = "off";
defparam \the_vga_driver|blank .lut_mask = 64'h000000000000FFFF;
defparam \the_vga_driver|blank .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \hps_clk~input (
	.i(hps_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_clk~input_o ));
// synopsys translate_off
defparam \hps_clk~input .bus_hold = "false";
defparam \hps_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \hps_clk~inputCLKENA0 (
	.inclk(\hps_clk~input_o ),
	.ena(vcc),
	.outclk(\hps_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \hps_clk~inputCLKENA0 .clock_type = "global clock";
defparam \hps_clk~inputCLKENA0 .disable_mode = "low";
defparam \hps_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \hps_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \hps_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \hps_writedata_control[2]~input (
	.i(hps_writedata_control[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[2]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[2]~input .bus_hold = "false";
defparam \hps_writedata_control[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \hps_write_control~input (
	.i(hps_write_control),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_write_control~input_o ));
// synopsys translate_off
defparam \hps_write_control~input .bus_hold = "false";
defparam \hps_write_control~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \hps_chipselect_control~input (
	.i(hps_chipselect_control),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_chipselect_control~input_o ));
// synopsys translate_off
defparam \hps_chipselect_control~input .bus_hold = "false";
defparam \hps_chipselect_control~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \hps_address_control[0]~input (
	.i(hps_address_control[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_control[0]~input_o ));
// synopsys translate_off
defparam \hps_address_control[0]~input .bus_hold = "false";
defparam \hps_address_control[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \hps_address_control[1]~input (
	.i(hps_address_control[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_control[1]~input_o ));
// synopsys translate_off
defparam \hps_address_control[1]~input .bus_hold = "false";
defparam \hps_address_control[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \control_regs|algorithm_select_reg[1]~0 (
// Equation(s):
// \control_regs|algorithm_select_reg[1]~0_combout  = ( !\hps_address_control[0]~input_o  & ( !\hps_address_control[1]~input_o  & ( (\hps_write_control~input_o  & \hps_chipselect_control~input_o ) ) ) )

	.dataa(!\hps_write_control~input_o ),
	.datab(gnd),
	.datac(!\hps_chipselect_control~input_o ),
	.datad(gnd),
	.datae(!\hps_address_control[0]~input_o ),
	.dataf(!\hps_address_control[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_regs|algorithm_select_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_regs|algorithm_select_reg[1]~0 .extended_lut = "off";
defparam \control_regs|algorithm_select_reg[1]~0 .lut_mask = 64'h0505000000000000;
defparam \control_regs|algorithm_select_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N2
dffeas \control_regs|zoom_level_reg[0] (
	.clk(\hps_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hps_writedata_control[2]~input_o ),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_regs|algorithm_select_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_regs|zoom_level_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_regs|zoom_level_reg[0] .is_wysiwyg = "true";
defparam \control_regs|zoom_level_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \hps_writedata_control[3]~input (
	.i(hps_writedata_control[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[3]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[3]~input .bus_hold = "false";
defparam \hps_writedata_control[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \control_regs|zoom_level_reg[1]~0 (
// Equation(s):
// \control_regs|zoom_level_reg[1]~0_combout  = ( !\hps_writedata_control[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hps_writedata_control[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_regs|zoom_level_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_regs|zoom_level_reg[1]~0 .extended_lut = "off";
defparam \control_regs|zoom_level_reg[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \control_regs|zoom_level_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \control_regs|zoom_level_reg[1] (
	.clk(\hps_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_regs|zoom_level_reg[1]~0_combout ),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_regs|algorithm_select_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_regs|zoom_level_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_regs|zoom_level_reg[1] .is_wysiwyg = "true";
defparam \control_regs|zoom_level_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \hps_chipselect_img~input (
	.i(hps_chipselect_img),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_chipselect_img~input_o ));
// synopsys translate_off
defparam \hps_chipselect_img~input .bus_hold = "false";
defparam \hps_chipselect_img~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \hps_writedata_control[0]~input (
	.i(hps_writedata_control[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[0]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[0]~input .bus_hold = "false";
defparam \hps_writedata_control[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \control_regs|start_process_reg~0 (
// Equation(s):
// \control_regs|start_process_reg~0_combout  = ( \control_regs|start_process_reg~q  & ( \hps_address_control[1]~input_o  & ( (\hps_write_control~input_o  & \hps_chipselect_control~input_o ) ) ) ) # ( \control_regs|start_process_reg~q  & ( 
// !\hps_address_control[1]~input_o  & ( (\hps_write_control~input_o  & (\hps_chipselect_control~input_o  & ((!\hps_address_control[0]~input_o ) # (\hps_writedata_control[0]~input_o )))) ) ) ) # ( !\control_regs|start_process_reg~q  & ( 
// !\hps_address_control[1]~input_o  & ( (\hps_write_control~input_o  & (\hps_writedata_control[0]~input_o  & (\hps_chipselect_control~input_o  & \hps_address_control[0]~input_o ))) ) ) )

	.dataa(!\hps_write_control~input_o ),
	.datab(!\hps_writedata_control[0]~input_o ),
	.datac(!\hps_chipselect_control~input_o ),
	.datad(!\hps_address_control[0]~input_o ),
	.datae(!\control_regs|start_process_reg~q ),
	.dataf(!\hps_address_control[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_regs|start_process_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_regs|start_process_reg~0 .extended_lut = "off";
defparam \control_regs|start_process_reg~0 .lut_mask = 64'h0001050100000505;
defparam \control_regs|start_process_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N44
dffeas \control_regs|start_process_reg (
	.clk(\hps_clk~inputCLKENA0_outclk ),
	.d(\control_regs|start_process_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_regs|start_process_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_regs|start_process_reg .is_wysiwyg = "true";
defparam \control_regs|start_process_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \hps_write_img~input (
	.i(hps_write_img),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_write_img~input_o ));
// synopsys translate_off
defparam \hps_write_img~input .bus_hold = "false";
defparam \hps_write_img~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb hps_is_writing(
// Equation(s):
// \hps_is_writing~combout  = ( \hps_chipselect_img~input_o  & ( \hps_write_img~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hps_write_img~input_o ),
	.datad(gnd),
	.datae(!\hps_chipselect_img~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hps_is_writing~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam hps_is_writing.extended_lut = "off";
defparam hps_is_writing.lut_mask = 64'h00000F0F00000F0F;
defparam hps_is_writing.shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N14
dffeas \main_fsm|current_state.S_MEMORY (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\hps_is_writing~combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state.S_MEMORY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state.S_MEMORY .is_wysiwyg = "true";
defparam \main_fsm|current_state.S_MEMORY .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N27
cyclonev_lcell_comb \main_fsm|next_state.S_PROCESS~2 (
// Equation(s):
// \main_fsm|next_state.S_PROCESS~2_combout  = ( !\processor|done~q  & ( \main_fsm|current_state.S_PROCESS~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|done~q ),
	.dataf(!\main_fsm|current_state.S_PROCESS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|next_state.S_PROCESS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|next_state.S_PROCESS~2 .extended_lut = "off";
defparam \main_fsm|next_state.S_PROCESS~2 .lut_mask = 64'h00000000FFFF0000;
defparam \main_fsm|next_state.S_PROCESS~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N0
cyclonev_lcell_comb \processor|Decoder0~1 (
// Equation(s):
// \processor|Decoder0~1_combout  = ( !\processor|fetch_state [0] & ( \control_regs|start_process_reg~q  & ( (!\main_fsm|next_state.S_PROCESS~2_combout  & (!\main_fsm|current_state.S_IDLE~q  & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) 
// # (\main_fsm|next_state.S_PROCESS~2_combout  & ((!\hps_chipselect_img~input_o ) # ((!\hps_write_img~input_o )))) ) ) ) # ( !\processor|fetch_state [0] & ( !\control_regs|start_process_reg~q  & ( (\main_fsm|next_state.S_PROCESS~2_combout  & 
// ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o ))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~2_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\main_fsm|current_state.S_IDLE~q ),
	.datad(!\hps_write_img~input_o ),
	.datae(!\processor|fetch_state [0]),
	.dataf(!\control_regs|start_process_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~1 .extended_lut = "off";
defparam \processor|Decoder0~1 .lut_mask = 64'h55440000F5C40000;
defparam \processor|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N2
dffeas \processor|fetch_state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|fetch_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|fetch_state[0] .is_wysiwyg = "true";
defparam \processor|fetch_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y16_N12
cyclonev_lcell_comb \processor|Add0~0 (
// Equation(s):
// \processor|Add0~0_combout  = ( \processor|fetch_state [0] & ( !\processor|fetch_state [1] ) ) # ( !\processor|fetch_state [0] & ( \processor|fetch_state [1] ) )

	.dataa(gnd),
	.datab(!\processor|fetch_state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|fetch_state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add0~0 .extended_lut = "off";
defparam \processor|Add0~0 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \processor|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N6
cyclonev_lcell_comb \processor|fetch_state~0 (
// Equation(s):
// \processor|fetch_state~0_combout  = ( \hps_chipselect_img~input_o  & ( \control_regs|start_process_reg~q  & ( (\processor|Add0~0_combout  & (!\hps_write_img~input_o  & ((!\main_fsm|current_state.S_IDLE~q ) # (\main_fsm|next_state.S_PROCESS~2_combout )))) 
// ) ) ) # ( !\hps_chipselect_img~input_o  & ( \control_regs|start_process_reg~q  & ( (\processor|Add0~0_combout  & ((!\main_fsm|current_state.S_IDLE~q ) # (\main_fsm|next_state.S_PROCESS~2_combout ))) ) ) ) # ( \hps_chipselect_img~input_o  & ( 
// !\control_regs|start_process_reg~q  & ( (\main_fsm|next_state.S_PROCESS~2_combout  & (\processor|Add0~0_combout  & !\hps_write_img~input_o )) ) ) ) # ( !\hps_chipselect_img~input_o  & ( !\control_regs|start_process_reg~q  & ( 
// (\main_fsm|next_state.S_PROCESS~2_combout  & \processor|Add0~0_combout ) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~2_combout ),
	.datab(!\processor|Add0~0_combout ),
	.datac(!\main_fsm|current_state.S_IDLE~q ),
	.datad(!\hps_write_img~input_o ),
	.datae(!\hps_chipselect_img~input_o ),
	.dataf(!\control_regs|start_process_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|fetch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|fetch_state~0 .extended_lut = "off";
defparam \processor|fetch_state~0 .lut_mask = 64'h1111110031313100;
defparam \processor|fetch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y16_N8
dffeas \processor|fetch_state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|fetch_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|fetch_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|fetch_state[1] .is_wysiwyg = "true";
defparam \processor|fetch_state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N24
cyclonev_lcell_comb \processor|Decoder0~0 (
// Equation(s):
// \processor|Decoder0~0_combout  = ( \processor|fetch_state [0] & ( \processor|fetch_state [1] ) )

	.dataa(gnd),
	.datab(!\processor|fetch_state [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|fetch_state [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~0 .extended_lut = "off";
defparam \processor|Decoder0~0 .lut_mask = 64'h0000333300003333;
defparam \processor|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N0
cyclonev_lcell_comb \processor|Add2~25 (
// Equation(s):
// \processor|Add2~25_sumout  = SUM(( \processor|write_ptr [0] ) + ( VCC ) + ( !VCC ))
// \processor|Add2~26  = CARRY(( \processor|write_ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~25_sumout ),
	.cout(\processor|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~25 .extended_lut = "off";
defparam \processor|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \main_fsm|next_state.S_PROCESS~1 (
// Equation(s):
// \main_fsm|next_state.S_PROCESS~1_combout  = ( \main_fsm|current_state.S_IDLE~q  & ( (\main_fsm|current_state.S_PROCESS~q  & !\processor|done~q ) ) ) # ( !\main_fsm|current_state.S_IDLE~q  & ( ((\main_fsm|current_state.S_PROCESS~q  & !\processor|done~q )) 
// # (\control_regs|start_process_reg~q ) ) )

	.dataa(!\main_fsm|current_state.S_PROCESS~q ),
	.datab(gnd),
	.datac(!\control_regs|start_process_reg~q ),
	.datad(!\processor|done~q ),
	.datae(gnd),
	.dataf(!\main_fsm|current_state.S_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|next_state.S_PROCESS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|next_state.S_PROCESS~1 .extended_lut = "off";
defparam \main_fsm|next_state.S_PROCESS~1 .lut_mask = 64'h5F0F5F0F55005500;
defparam \main_fsm|next_state.S_PROCESS~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \hps_writedata_control[4]~input (
	.i(hps_writedata_control[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[4]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[4]~input .bus_hold = "false";
defparam \hps_writedata_control[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y20_N14
dffeas \control_regs|zoom_level_reg[2] (
	.clk(\hps_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hps_writedata_control[4]~input_o ),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_regs|algorithm_select_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_regs|zoom_level_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control_regs|zoom_level_reg[2] .is_wysiwyg = "true";
defparam \control_regs|zoom_level_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N3
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[1]~0 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[1]~0_combout  = ( !\control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[1]~0 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[1]~0 .lut_mask = 64'h0F0F000000000000;
defparam \processor|IMG_HEIGHT_OUT[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \processor|pixel_out_to_ram[7]~0 (
// Equation(s):
// \processor|pixel_out_to_ram[7]~0_combout  = ( !\control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[7]~0 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[7]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \processor|pixel_out_to_ram[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N51
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[3]~1 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[3]~1_combout  = ( \control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [2] ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( 
// !\control_regs|zoom_level_reg [2] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[3]~1 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[3]~1 .lut_mask = 64'hF0F0F0F00000F0F0;
defparam \processor|IMG_HEIGHT_OUT[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[5]~2 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[5]~2_combout  = ( !\control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [0] ) ) # ( \control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] ) ) ) # ( 
// !\control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] ) ) )

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[5]~2 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[5]~2 .lut_mask = 64'hCCCC3333FFFF0000;
defparam \processor|IMG_HEIGHT_OUT[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[6]~3 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[6]~3_combout  = ( \control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [1] ) ) # ( !\control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[6]~3 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[6]~3 .lut_mask = 64'hFFFF00000000FFFF;
defparam \processor|IMG_HEIGHT_OUT[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[7]~4 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[7]~4_combout  = ( \control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] $ (\control_regs|zoom_level_reg [2]) ) ) # ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [2] ) )

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[7]~4 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[7]~4 .lut_mask = 64'h0F0FC3C30F0FC3C3;
defparam \processor|IMG_HEIGHT_OUT[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \processor|IMG_HEIGHT_OUT[9]~5 (
// Equation(s):
// \processor|IMG_HEIGHT_OUT[9]~5_combout  = ( \control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [0] ) ) # ( \control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] ) ) )

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_HEIGHT_OUT[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_HEIGHT_OUT[9]~5 .extended_lut = "off";
defparam \processor|IMG_HEIGHT_OUT[9]~5 .lut_mask = 64'h0000CCCC0000FFFF;
defparam \processor|IMG_HEIGHT_OUT[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N33
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[3]~0 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[3]~0_combout  = ( \processor|pixel_out_to_ram[7]~0_combout  & ( !\control_regs|zoom_level_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\processor|pixel_out_to_ram[7]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[3]~0 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[3]~0 .lut_mask = 64'h0000FF000000FF00;
defparam \processor|IMG_WIDTH_OUT[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[4]~1 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[4]~1_combout  = ( !\control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[4]~1 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[4]~1 .lut_mask = 64'h000000000F0F0000;
defparam \processor|IMG_WIDTH_OUT[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[5]~2 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[5]~2_combout  = ( !\control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[5]~2 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[5]~2 .lut_mask = 64'hFFFF000000000000;
defparam \processor|IMG_WIDTH_OUT[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[6]~3 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[6]~3_combout  = ( !\control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[6]~3 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[6]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \processor|IMG_WIDTH_OUT[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[7]~4 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[7]~4_combout  = ( \control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] ) ) ) # ( !\control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] & ( 
// !\control_regs|zoom_level_reg [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[7]~4 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[7]~4 .lut_mask = 64'hF0F00F0F00000000;
defparam \processor|IMG_WIDTH_OUT[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[8]~5 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[8]~5_combout  = ( \control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] ) ) ) # ( !\control_regs|zoom_level_reg [2] & ( \control_regs|zoom_level_reg [0] & ( 
// !\control_regs|zoom_level_reg [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[8]~5 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[8]~5 .lut_mask = 64'h00000000F0F00F0F;
defparam \processor|IMG_WIDTH_OUT[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \processor|IMG_WIDTH_OUT[9]~6 (
// Equation(s):
// \processor|IMG_WIDTH_OUT[9]~6_combout  = ( \control_regs|zoom_level_reg [2] & ( !\control_regs|zoom_level_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|IMG_WIDTH_OUT[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|IMG_WIDTH_OUT[9]~6 .extended_lut = "off";
defparam \processor|IMG_WIDTH_OUT[9]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \processor|IMG_WIDTH_OUT[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \processor|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\processor|IMG_HEIGHT_OUT[9]~5_combout ,\control_regs|zoom_level_reg [2],\processor|IMG_HEIGHT_OUT[7]~4_combout ,\processor|IMG_HEIGHT_OUT[6]~3_combout ,\processor|IMG_HEIGHT_OUT[5]~2_combout ,!\control_regs|zoom_level_reg [2],\processor|IMG_HEIGHT_OUT[3]~1_combout ,
\processor|pixel_out_to_ram[7]~0_combout ,\processor|IMG_HEIGHT_OUT[1]~0_combout ,gnd}),
	.ay({\processor|IMG_WIDTH_OUT[9]~6_combout ,\processor|IMG_WIDTH_OUT[8]~5_combout ,\processor|IMG_WIDTH_OUT[7]~4_combout ,\processor|IMG_WIDTH_OUT[6]~3_combout ,\processor|IMG_WIDTH_OUT[5]~2_combout ,\processor|IMG_WIDTH_OUT[4]~1_combout ,
\processor|IMG_WIDTH_OUT[3]~0_combout ,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\processor|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \processor|Mult0~mac .accumulate_clock = "none";
defparam \processor|Mult0~mac .ax_clock = "none";
defparam \processor|Mult0~mac .ax_width = 10;
defparam \processor|Mult0~mac .ay_scan_in_clock = "none";
defparam \processor|Mult0~mac .ay_scan_in_width = 10;
defparam \processor|Mult0~mac .ay_use_scan_in = "false";
defparam \processor|Mult0~mac .az_clock = "none";
defparam \processor|Mult0~mac .bx_clock = "none";
defparam \processor|Mult0~mac .by_clock = "none";
defparam \processor|Mult0~mac .by_use_scan_in = "false";
defparam \processor|Mult0~mac .bz_clock = "none";
defparam \processor|Mult0~mac .coef_a_0 = 0;
defparam \processor|Mult0~mac .coef_a_1 = 0;
defparam \processor|Mult0~mac .coef_a_2 = 0;
defparam \processor|Mult0~mac .coef_a_3 = 0;
defparam \processor|Mult0~mac .coef_a_4 = 0;
defparam \processor|Mult0~mac .coef_a_5 = 0;
defparam \processor|Mult0~mac .coef_a_6 = 0;
defparam \processor|Mult0~mac .coef_a_7 = 0;
defparam \processor|Mult0~mac .coef_b_0 = 0;
defparam \processor|Mult0~mac .coef_b_1 = 0;
defparam \processor|Mult0~mac .coef_b_2 = 0;
defparam \processor|Mult0~mac .coef_b_3 = 0;
defparam \processor|Mult0~mac .coef_b_4 = 0;
defparam \processor|Mult0~mac .coef_b_5 = 0;
defparam \processor|Mult0~mac .coef_b_6 = 0;
defparam \processor|Mult0~mac .coef_b_7 = 0;
defparam \processor|Mult0~mac .coef_sel_a_clock = "none";
defparam \processor|Mult0~mac .coef_sel_b_clock = "none";
defparam \processor|Mult0~mac .delay_scan_out_ay = "false";
defparam \processor|Mult0~mac .delay_scan_out_by = "false";
defparam \processor|Mult0~mac .enable_double_accum = "false";
defparam \processor|Mult0~mac .load_const_clock = "none";
defparam \processor|Mult0~mac .load_const_value = 0;
defparam \processor|Mult0~mac .mode_sub_location = 0;
defparam \processor|Mult0~mac .negate_clock = "none";
defparam \processor|Mult0~mac .operand_source_max = "input";
defparam \processor|Mult0~mac .operand_source_may = "input";
defparam \processor|Mult0~mac .operand_source_mbx = "input";
defparam \processor|Mult0~mac .operand_source_mby = "input";
defparam \processor|Mult0~mac .operation_mode = "m18x18_full";
defparam \processor|Mult0~mac .output_clock = "none";
defparam \processor|Mult0~mac .preadder_subtract_a = "false";
defparam \processor|Mult0~mac .preadder_subtract_b = "false";
defparam \processor|Mult0~mac .result_a_width = 64;
defparam \processor|Mult0~mac .signed_max = "false";
defparam \processor|Mult0~mac .signed_may = "false";
defparam \processor|Mult0~mac .signed_mbx = "false";
defparam \processor|Mult0~mac .signed_mby = "false";
defparam \processor|Mult0~mac .sub_clock = "none";
defparam \processor|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
cyclonev_lcell_comb \processor|Add1~25 (
// Equation(s):
// \processor|Add1~25_sumout  = SUM(( \processor|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))
// \processor|Add1~26  = CARRY(( \processor|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\processor|IMG_SIZE_OUT [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~25_sumout ),
	.cout(\processor|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~25 .extended_lut = "off";
defparam \processor|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \processor|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N3
cyclonev_lcell_comb \processor|Add1~21 (
// Equation(s):
// \processor|Add1~21_sumout  = SUM(( \processor|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \processor|Add1~26  ))
// \processor|Add1~22  = CARRY(( \processor|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \processor|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~21_sumout ),
	.cout(\processor|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~21 .extended_lut = "off";
defparam \processor|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N6
cyclonev_lcell_comb \processor|Add1~17 (
// Equation(s):
// \processor|Add1~17_sumout  = SUM(( \processor|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \processor|Add1~22  ))
// \processor|Add1~18  = CARRY(( \processor|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \processor|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~17_sumout ),
	.cout(\processor|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~17 .extended_lut = "off";
defparam \processor|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N9
cyclonev_lcell_comb \processor|Add1~33 (
// Equation(s):
// \processor|Add1~33_sumout  = SUM(( \processor|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \processor|Add1~18  ))
// \processor|Add1~34  = CARRY(( \processor|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \processor|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~33_sumout ),
	.cout(\processor|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~33 .extended_lut = "off";
defparam \processor|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \processor|Add1~29 (
// Equation(s):
// \processor|Add1~29_sumout  = SUM(( \processor|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \processor|Add1~34  ))
// \processor|Add1~30  = CARRY(( \processor|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \processor|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~29_sumout ),
	.cout(\processor|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~29 .extended_lut = "off";
defparam \processor|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N15
cyclonev_lcell_comb \processor|Add1~45 (
// Equation(s):
// \processor|Add1~45_sumout  = SUM(( \processor|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \processor|Add1~30  ))
// \processor|Add1~46  = CARRY(( \processor|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \processor|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~45_sumout ),
	.cout(\processor|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~45 .extended_lut = "off";
defparam \processor|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
cyclonev_lcell_comb \processor|Add1~41 (
// Equation(s):
// \processor|Add1~41_sumout  = SUM(( \processor|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \processor|Add1~46  ))
// \processor|Add1~42  = CARRY(( \processor|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \processor|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~41_sumout ),
	.cout(\processor|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~41 .extended_lut = "off";
defparam \processor|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N21
cyclonev_lcell_comb \processor|Add1~37 (
// Equation(s):
// \processor|Add1~37_sumout  = SUM(( \processor|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \processor|Add1~42  ))
// \processor|Add1~38  = CARRY(( \processor|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \processor|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~37_sumout ),
	.cout(\processor|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~37 .extended_lut = "off";
defparam \processor|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \processor|Add1~13 (
// Equation(s):
// \processor|Add1~13_sumout  = SUM(( \processor|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \processor|Add1~38  ))
// \processor|Add1~14  = CARRY(( \processor|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \processor|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~13_sumout ),
	.cout(\processor|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~13 .extended_lut = "off";
defparam \processor|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N27
cyclonev_lcell_comb \processor|Add1~9 (
// Equation(s):
// \processor|Add1~9_sumout  = SUM(( \processor|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \processor|Add1~14  ))
// \processor|Add1~10  = CARRY(( \processor|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \processor|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|IMG_SIZE_OUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~9_sumout ),
	.cout(\processor|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~9 .extended_lut = "off";
defparam \processor|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N30
cyclonev_lcell_comb \processor|Add1~5 (
// Equation(s):
// \processor|Add1~5_sumout  = SUM(( \processor|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \processor|Add1~10  ))
// \processor|Add1~6  = CARRY(( \processor|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \processor|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~5_sumout ),
	.cout(\processor|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~5 .extended_lut = "off";
defparam \processor|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N33
cyclonev_lcell_comb \processor|Add1~1 (
// Equation(s):
// \processor|Add1~1_sumout  = SUM(( \processor|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \processor|Add1~6  ))
// \processor|Add1~2  = CARRY(( \processor|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \processor|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~1_sumout ),
	.cout(\processor|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~1 .extended_lut = "off";
defparam \processor|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \processor|Add1~57 (
// Equation(s):
// \processor|Add1~57_sumout  = SUM(( \processor|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \processor|Add1~2  ))
// \processor|Add1~58  = CARRY(( \processor|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \processor|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~57_sumout ),
	.cout(\processor|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~57 .extended_lut = "off";
defparam \processor|Add1~57 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N39
cyclonev_lcell_comb \processor|Add1~53 (
// Equation(s):
// \processor|Add1~53_sumout  = SUM(( \processor|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \processor|Add1~58  ))
// \processor|Add1~54  = CARRY(( \processor|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \processor|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~53_sumout ),
	.cout(\processor|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~53 .extended_lut = "off";
defparam \processor|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N42
cyclonev_lcell_comb \processor|Add1~49 (
// Equation(s):
// \processor|Add1~49_sumout  = SUM(( \processor|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \processor|Add1~54  ))
// \processor|Add1~50  = CARRY(( \processor|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \processor|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~49_sumout ),
	.cout(\processor|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~49 .extended_lut = "off";
defparam \processor|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N45
cyclonev_lcell_comb \processor|Add1~73 (
// Equation(s):
// \processor|Add1~73_sumout  = SUM(( \processor|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \processor|Add1~50  ))
// \processor|Add1~74  = CARRY(( \processor|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \processor|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~73_sumout ),
	.cout(\processor|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~73 .extended_lut = "off";
defparam \processor|Add1~73 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N48
cyclonev_lcell_comb \processor|Add1~69 (
// Equation(s):
// \processor|Add1~69_sumout  = SUM(( \processor|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \processor|Add1~74  ))
// \processor|Add1~70  = CARRY(( \processor|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \processor|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~69_sumout ),
	.cout(\processor|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~69 .extended_lut = "off";
defparam \processor|Add1~69 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N45
cyclonev_lcell_comb \processor|LessThan0~17 (
// Equation(s):
// \processor|LessThan0~17_combout  = ( \processor|Add1~73_sumout  & ( !\processor|write_ptr [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~17 .extended_lut = "off";
defparam \processor|LessThan0~17 .lut_mask = 64'h00000000F0F0F0F0;
defparam \processor|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N51
cyclonev_lcell_comb \processor|Add2~65 (
// Equation(s):
// \processor|Add2~65_sumout  = SUM(( \processor|write_ptr [17] ) + ( GND ) + ( \processor|Add2~70  ))
// \processor|Add2~66  = CARRY(( \processor|write_ptr [17] ) + ( GND ) + ( \processor|Add2~70  ))

	.dataa(!\processor|write_ptr [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~65_sumout ),
	.cout(\processor|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~65 .extended_lut = "off";
defparam \processor|Add2~65 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N54
cyclonev_lcell_comb \processor|Add2~61 (
// Equation(s):
// \processor|Add2~61_sumout  = SUM(( \processor|write_ptr [18] ) + ( GND ) + ( \processor|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~61 .extended_lut = "off";
defparam \processor|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N18
cyclonev_lcell_comb \processor|write_ptr[14]~1 (
// Equation(s):
// \processor|write_ptr[14]~1_combout  = ( \main_fsm|next_state.S_PROCESS~2_combout  & ( \control_regs|start_process_reg~q  & ( ((\hps_chipselect_img~input_o  & \hps_write_img~input_o )) # (\processor|Decoder0~0_combout ) ) ) ) # ( 
// !\main_fsm|next_state.S_PROCESS~2_combout  & ( \control_regs|start_process_reg~q  & ( (((\hps_chipselect_img~input_o  & \hps_write_img~input_o )) # (\main_fsm|current_state.S_IDLE~q )) # (\processor|Decoder0~0_combout ) ) ) ) # ( 
// \main_fsm|next_state.S_PROCESS~2_combout  & ( !\control_regs|start_process_reg~q  & ( ((\hps_chipselect_img~input_o  & \hps_write_img~input_o )) # (\processor|Decoder0~0_combout ) ) ) ) # ( !\main_fsm|next_state.S_PROCESS~2_combout  & ( 
// !\control_regs|start_process_reg~q  ) )

	.dataa(!\processor|Decoder0~0_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\main_fsm|current_state.S_IDLE~q ),
	.datad(!\hps_write_img~input_o ),
	.datae(!\main_fsm|next_state.S_PROCESS~2_combout ),
	.dataf(!\control_regs|start_process_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|write_ptr[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|write_ptr[14]~1 .extended_lut = "off";
defparam \processor|write_ptr[14]~1 .lut_mask = 64'hFFFF55775F7F5577;
defparam \processor|write_ptr[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N56
dffeas \processor|write_ptr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[18] .is_wysiwyg = "true";
defparam \processor|write_ptr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N51
cyclonev_lcell_comb \processor|Add1~65 (
// Equation(s):
// \processor|Add1~65_sumout  = SUM(( \processor|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \processor|Add1~70  ))
// \processor|Add1~66  = CARRY(( \processor|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \processor|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|IMG_SIZE_OUT [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~65_sumout ),
	.cout(\processor|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~65 .extended_lut = "off";
defparam \processor|Add1~65 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N54
cyclonev_lcell_comb \processor|Add1~61 (
// Equation(s):
// \processor|Add1~61_sumout  = SUM(( \processor|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \processor|Add1~66  ))
// \processor|Add1~62  = CARRY(( \processor|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \processor|Add1~66  ))

	.dataa(gnd),
	.datab(!\processor|IMG_SIZE_OUT [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~61_sumout ),
	.cout(\processor|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~61 .extended_lut = "off";
defparam \processor|Add1~61 .lut_mask = 64'h0000000000003333;
defparam \processor|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N15
cyclonev_lcell_comb \processor|LessThan0~16 (
// Equation(s):
// \processor|LessThan0~16_combout  = ( \processor|Add1~65_sumout  & ( \processor|Add1~61_sumout  & ( (\processor|write_ptr [17] & \processor|write_ptr [18]) ) ) ) # ( !\processor|Add1~65_sumout  & ( \processor|Add1~61_sumout  & ( (!\processor|write_ptr [17] 
// & \processor|write_ptr [18]) ) ) ) # ( \processor|Add1~65_sumout  & ( !\processor|Add1~61_sumout  & ( (\processor|write_ptr [17] & !\processor|write_ptr [18]) ) ) ) # ( !\processor|Add1~65_sumout  & ( !\processor|Add1~61_sumout  & ( (!\processor|write_ptr 
// [17] & !\processor|write_ptr [18]) ) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(gnd),
	.datac(!\processor|write_ptr [18]),
	.datad(gnd),
	.datae(!\processor|Add1~65_sumout ),
	.dataf(!\processor|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~16 .extended_lut = "off";
defparam \processor|LessThan0~16 .lut_mask = 64'hA0A050500A0A0505;
defparam \processor|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N57
cyclonev_lcell_comb \processor|Add1~77 (
// Equation(s):
// \processor|Add1~77_sumout  = SUM(( VCC ) + ( GND ) + ( \processor|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add1~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add1~77 .extended_lut = "off";
defparam \processor|Add1~77 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \processor|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N48
cyclonev_lcell_comb \processor|LessThan0~18 (
// Equation(s):
// \processor|LessThan0~18_combout  = ( \processor|Add1~65_sumout  & ( \processor|Add1~61_sumout  & ( (!\processor|write_ptr [18]) # (!\processor|write_ptr [17]) ) ) ) # ( !\processor|Add1~65_sumout  & ( \processor|Add1~61_sumout  & ( !\processor|write_ptr 
// [18] ) ) ) # ( \processor|Add1~65_sumout  & ( !\processor|Add1~61_sumout  & ( (!\processor|write_ptr [18] & !\processor|write_ptr [17]) ) ) )

	.dataa(gnd),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|write_ptr [17]),
	.datad(gnd),
	.datae(!\processor|Add1~65_sumout ),
	.dataf(!\processor|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~18 .extended_lut = "off";
defparam \processor|LessThan0~18 .lut_mask = 64'h0000C0C0CCCCFCFC;
defparam \processor|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N54
cyclonev_lcell_comb \processor|LessThan0~19 (
// Equation(s):
// \processor|LessThan0~19_combout  = ( !\processor|Add1~77_sumout  & ( !\processor|LessThan0~18_combout  & ( (!\processor|LessThan0~16_combout ) # ((!\processor|Add1~69_sumout  & ((!\processor|LessThan0~17_combout ) # (\processor|write_ptr [16]))) # 
// (\processor|Add1~69_sumout  & (!\processor|LessThan0~17_combout  & \processor|write_ptr [16]))) ) ) )

	.dataa(!\processor|Add1~69_sumout ),
	.datab(!\processor|LessThan0~17_combout ),
	.datac(!\processor|write_ptr [16]),
	.datad(!\processor|LessThan0~16_combout ),
	.datae(!\processor|Add1~77_sumout ),
	.dataf(!\processor|LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~19 .extended_lut = "off";
defparam \processor|LessThan0~19 .lut_mask = 64'hFF8E000000000000;
defparam \processor|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \processor|LessThan0~11 (
// Equation(s):
// \processor|LessThan0~11_combout  = ( \processor|Add1~49_sumout  & ( \processor|Add1~53_sumout  & ( (!\processor|write_ptr [13]) # ((!\processor|write_ptr [14]) # ((!\processor|write_ptr [12] & \processor|Add1~57_sumout ))) ) ) ) # ( 
// !\processor|Add1~49_sumout  & ( \processor|Add1~53_sumout  & ( (!\processor|write_ptr [14] & ((!\processor|write_ptr [13]) # ((!\processor|write_ptr [12] & \processor|Add1~57_sumout )))) ) ) ) # ( \processor|Add1~49_sumout  & ( !\processor|Add1~53_sumout  
// & ( (!\processor|write_ptr [14]) # ((!\processor|write_ptr [13] & (!\processor|write_ptr [12] & \processor|Add1~57_sumout ))) ) ) ) # ( !\processor|Add1~49_sumout  & ( !\processor|Add1~53_sumout  & ( (!\processor|write_ptr [13] & (!\processor|write_ptr 
// [12] & (\processor|Add1~57_sumout  & !\processor|write_ptr [14]))) ) ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [12]),
	.datac(!\processor|Add1~57_sumout ),
	.datad(!\processor|write_ptr [14]),
	.datae(!\processor|Add1~49_sumout ),
	.dataf(!\processor|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~11 .extended_lut = "off";
defparam \processor|LessThan0~11 .lut_mask = 64'h0800FF08AE00FFAE;
defparam \processor|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \processor|LessThan0~9 (
// Equation(s):
// \processor|LessThan0~9_combout  = ( \processor|Add1~9_sumout  & ( \processor|Add1~5_sumout  & ( (!\processor|write_ptr [11] & ((!\processor|write_ptr [10]) # ((!\processor|write_ptr [9]) # (\processor|Add1~1_sumout )))) # (\processor|write_ptr [11] & 
// (\processor|Add1~1_sumout  & ((!\processor|write_ptr [10]) # (!\processor|write_ptr [9])))) ) ) ) # ( !\processor|Add1~9_sumout  & ( \processor|Add1~5_sumout  & ( (!\processor|write_ptr [10] & ((!\processor|write_ptr [11]) # (\processor|Add1~1_sumout ))) 
// # (\processor|write_ptr [10] & (!\processor|write_ptr [11] & \processor|Add1~1_sumout )) ) ) ) # ( \processor|Add1~9_sumout  & ( !\processor|Add1~5_sumout  & ( (!\processor|write_ptr [11] & (((!\processor|write_ptr [10] & !\processor|write_ptr [9])) # 
// (\processor|Add1~1_sumout ))) # (\processor|write_ptr [11] & (!\processor|write_ptr [10] & (!\processor|write_ptr [9] & \processor|Add1~1_sumout ))) ) ) ) # ( !\processor|Add1~9_sumout  & ( !\processor|Add1~5_sumout  & ( (!\processor|write_ptr [11] & 
// \processor|Add1~1_sumout ) ) ) )

	.dataa(!\processor|write_ptr [10]),
	.datab(!\processor|write_ptr [9]),
	.datac(!\processor|write_ptr [11]),
	.datad(!\processor|Add1~1_sumout ),
	.datae(!\processor|Add1~9_sumout ),
	.dataf(!\processor|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~9 .extended_lut = "off";
defparam \processor|LessThan0~9 .lut_mask = 64'h00F080F8A0FAE0FE;
defparam \processor|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \processor|LessThan0~0 (
// Equation(s):
// \processor|LessThan0~0_combout  = ( \processor|Add1~9_sumout  & ( \processor|Add1~5_sumout  & ( (\processor|write_ptr [10] & (\processor|write_ptr [9] & (!\processor|write_ptr [11] $ (\processor|Add1~1_sumout )))) ) ) ) # ( !\processor|Add1~9_sumout  & ( 
// \processor|Add1~5_sumout  & ( (\processor|write_ptr [10] & (!\processor|write_ptr [9] & (!\processor|write_ptr [11] $ (\processor|Add1~1_sumout )))) ) ) ) # ( \processor|Add1~9_sumout  & ( !\processor|Add1~5_sumout  & ( (!\processor|write_ptr [10] & 
// (\processor|write_ptr [9] & (!\processor|write_ptr [11] $ (\processor|Add1~1_sumout )))) ) ) ) # ( !\processor|Add1~9_sumout  & ( !\processor|Add1~5_sumout  & ( (!\processor|write_ptr [10] & (!\processor|write_ptr [9] & (!\processor|write_ptr [11] $ 
// (\processor|Add1~1_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [10]),
	.datab(!\processor|write_ptr [9]),
	.datac(!\processor|write_ptr [11]),
	.datad(!\processor|Add1~1_sumout ),
	.datae(!\processor|Add1~9_sumout ),
	.dataf(!\processor|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~0 .extended_lut = "off";
defparam \processor|LessThan0~0 .lut_mask = 64'h8008200240041001;
defparam \processor|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \processor|LessThan0~5 (
// Equation(s):
// \processor|LessThan0~5_combout  = ( \processor|Add1~37_sumout  & ( \processor|Add1~45_sumout  & ( (\processor|write_ptr [7] & (\processor|write_ptr [5] & (!\processor|write_ptr [6] $ (\processor|Add1~41_sumout )))) ) ) ) # ( !\processor|Add1~37_sumout  & 
// ( \processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & (\processor|write_ptr [5] & (!\processor|write_ptr [6] $ (\processor|Add1~41_sumout )))) ) ) ) # ( \processor|Add1~37_sumout  & ( !\processor|Add1~45_sumout  & ( (\processor|write_ptr [7] & 
// (!\processor|write_ptr [5] & (!\processor|write_ptr [6] $ (\processor|Add1~41_sumout )))) ) ) ) # ( !\processor|Add1~37_sumout  & ( !\processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & (!\processor|write_ptr [5] & (!\processor|write_ptr [6] $ 
// (\processor|Add1~41_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [7]),
	.datab(!\processor|write_ptr [6]),
	.datac(!\processor|write_ptr [5]),
	.datad(!\processor|Add1~41_sumout ),
	.datae(!\processor|Add1~37_sumout ),
	.dataf(!\processor|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~5 .extended_lut = "off";
defparam \processor|LessThan0~5 .lut_mask = 64'h8020401008020401;
defparam \processor|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \processor|LessThan0~3 (
// Equation(s):
// \processor|LessThan0~3_combout  = ( \processor|Add1~33_sumout  & ( (\processor|write_ptr [3] & (!\processor|write_ptr [4] $ (\processor|Add1~29_sumout ))) ) ) # ( !\processor|Add1~33_sumout  & ( (!\processor|write_ptr [3] & (!\processor|write_ptr [4] $ 
// (\processor|Add1~29_sumout ))) ) )

	.dataa(gnd),
	.datab(!\processor|write_ptr [4]),
	.datac(!\processor|Add1~29_sumout ),
	.datad(!\processor|write_ptr [3]),
	.datae(gnd),
	.dataf(!\processor|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~3 .extended_lut = "off";
defparam \processor|LessThan0~3 .lut_mask = 64'hC300C30000C300C3;
defparam \processor|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \processor|LessThan0~2 (
// Equation(s):
// \processor|LessThan0~2_combout  = ( \processor|Add1~17_sumout  & ( \processor|Add1~21_sumout  & ( (!\processor|write_ptr [2]) # ((!\processor|write_ptr [1]) # ((!\processor|write_ptr [0] & \processor|Add1~25_sumout ))) ) ) ) # ( !\processor|Add1~17_sumout 
//  & ( \processor|Add1~21_sumout  & ( (!\processor|write_ptr [2] & ((!\processor|write_ptr [1]) # ((!\processor|write_ptr [0] & \processor|Add1~25_sumout )))) ) ) ) # ( \processor|Add1~17_sumout  & ( !\processor|Add1~21_sumout  & ( (!\processor|write_ptr 
// [2]) # ((!\processor|write_ptr [0] & (!\processor|write_ptr [1] & \processor|Add1~25_sumout ))) ) ) ) # ( !\processor|Add1~17_sumout  & ( !\processor|Add1~21_sumout  & ( (!\processor|write_ptr [0] & (!\processor|write_ptr [2] & (!\processor|write_ptr [1] 
// & \processor|Add1~25_sumout ))) ) ) )

	.dataa(!\processor|write_ptr [0]),
	.datab(!\processor|write_ptr [2]),
	.datac(!\processor|write_ptr [1]),
	.datad(!\processor|Add1~25_sumout ),
	.datae(!\processor|Add1~17_sumout ),
	.dataf(!\processor|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~2 .extended_lut = "off";
defparam \processor|LessThan0~2 .lut_mask = 64'h0080CCECC0C8FCFE;
defparam \processor|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N9
cyclonev_lcell_comb \processor|LessThan0~4 (
// Equation(s):
// \processor|LessThan0~4_combout  = ( \processor|Add1~33_sumout  & ( (!\processor|write_ptr [3] & ((!\processor|write_ptr [4]) # (\processor|Add1~29_sumout ))) # (\processor|write_ptr [3] & (!\processor|write_ptr [4] & \processor|Add1~29_sumout )) ) ) # ( 
// !\processor|Add1~33_sumout  & ( (!\processor|write_ptr [4] & \processor|Add1~29_sumout ) ) )

	.dataa(!\processor|write_ptr [3]),
	.datab(gnd),
	.datac(!\processor|write_ptr [4]),
	.datad(!\processor|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\processor|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~4 .extended_lut = "off";
defparam \processor|LessThan0~4 .lut_mask = 64'h00F000F0A0FAA0FA;
defparam \processor|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \processor|LessThan0~6 (
// Equation(s):
// \processor|LessThan0~6_combout  = ( \processor|Add1~37_sumout  & ( \processor|Add1~45_sumout  & ( (!\processor|write_ptr [7]) # ((!\processor|write_ptr [6] & ((!\processor|write_ptr [5]) # (\processor|Add1~41_sumout ))) # (\processor|write_ptr [6] & 
// (!\processor|write_ptr [5] & \processor|Add1~41_sumout ))) ) ) ) # ( !\processor|Add1~37_sumout  & ( \processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & ((!\processor|write_ptr [6] & ((!\processor|write_ptr [5]) # (\processor|Add1~41_sumout ))) # 
// (\processor|write_ptr [6] & (!\processor|write_ptr [5] & \processor|Add1~41_sumout )))) ) ) ) # ( \processor|Add1~37_sumout  & ( !\processor|Add1~45_sumout  & ( (!\processor|write_ptr [7]) # ((!\processor|write_ptr [6] & \processor|Add1~41_sumout )) ) ) ) 
// # ( !\processor|Add1~37_sumout  & ( !\processor|Add1~45_sumout  & ( (!\processor|write_ptr [7] & (!\processor|write_ptr [6] & \processor|Add1~41_sumout )) ) ) )

	.dataa(!\processor|write_ptr [7]),
	.datab(!\processor|write_ptr [6]),
	.datac(!\processor|write_ptr [5]),
	.datad(!\processor|Add1~41_sumout ),
	.datae(!\processor|Add1~37_sumout ),
	.dataf(!\processor|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~6 .extended_lut = "off";
defparam \processor|LessThan0~6 .lut_mask = 64'h0088AAEE80A8EAFE;
defparam \processor|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \processor|LessThan0~1 (
// Equation(s):
// \processor|LessThan0~1_combout  = ( \processor|Add1~13_sumout  & ( !\processor|write_ptr [8] ) ) # ( !\processor|Add1~13_sumout  & ( \processor|write_ptr [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~1 .extended_lut = "off";
defparam \processor|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \processor|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \processor|LessThan0~7 (
// Equation(s):
// \processor|LessThan0~7_combout  = ( \processor|LessThan0~6_combout  & ( !\processor|LessThan0~1_combout  ) ) # ( !\processor|LessThan0~6_combout  & ( !\processor|LessThan0~1_combout  & ( (\processor|LessThan0~5_combout  & (((\processor|LessThan0~3_combout 
//  & \processor|LessThan0~2_combout )) # (\processor|LessThan0~4_combout ))) ) ) )

	.dataa(!\processor|LessThan0~5_combout ),
	.datab(!\processor|LessThan0~3_combout ),
	.datac(!\processor|LessThan0~2_combout ),
	.datad(!\processor|LessThan0~4_combout ),
	.datae(!\processor|LessThan0~6_combout ),
	.dataf(!\processor|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~7 .extended_lut = "off";
defparam \processor|LessThan0~7 .lut_mask = 64'h0155FFFF00000000;
defparam \processor|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N45
cyclonev_lcell_comb \processor|LessThan0~8 (
// Equation(s):
// \processor|LessThan0~8_combout  = ( \processor|Add1~13_sumout  & ( !\processor|write_ptr [8] ) )

	.dataa(!\processor|write_ptr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~8 .extended_lut = "off";
defparam \processor|LessThan0~8 .lut_mask = 64'h00000000AAAAAAAA;
defparam \processor|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \processor|LessThan0~10 (
// Equation(s):
// \processor|LessThan0~10_combout  = ( \processor|Add1~53_sumout  & ( \processor|Add1~49_sumout  & ( (\processor|write_ptr [13] & (\processor|write_ptr [14] & (!\processor|write_ptr [12] $ (\processor|Add1~57_sumout )))) ) ) ) # ( !\processor|Add1~53_sumout 
//  & ( \processor|Add1~49_sumout  & ( (!\processor|write_ptr [13] & (\processor|write_ptr [14] & (!\processor|write_ptr [12] $ (\processor|Add1~57_sumout )))) ) ) ) # ( \processor|Add1~53_sumout  & ( !\processor|Add1~49_sumout  & ( (\processor|write_ptr 
// [13] & (!\processor|write_ptr [14] & (!\processor|write_ptr [12] $ (\processor|Add1~57_sumout )))) ) ) ) # ( !\processor|Add1~53_sumout  & ( !\processor|Add1~49_sumout  & ( (!\processor|write_ptr [13] & (!\processor|write_ptr [14] & (!\processor|write_ptr 
// [12] $ (\processor|Add1~57_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [13]),
	.datab(!\processor|write_ptr [12]),
	.datac(!\processor|Add1~57_sumout ),
	.datad(!\processor|write_ptr [14]),
	.datae(!\processor|Add1~53_sumout ),
	.dataf(!\processor|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~10 .extended_lut = "off";
defparam \processor|LessThan0~10 .lut_mask = 64'h8200410000820041;
defparam \processor|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \processor|LessThan0~12 (
// Equation(s):
// \processor|LessThan0~12_combout  = ( \processor|LessThan0~8_combout  & ( \processor|LessThan0~10_combout  & ( (!\processor|LessThan0~11_combout  & (!\processor|LessThan0~9_combout  & !\processor|LessThan0~0_combout )) ) ) ) # ( 
// !\processor|LessThan0~8_combout  & ( \processor|LessThan0~10_combout  & ( (!\processor|LessThan0~11_combout  & (!\processor|LessThan0~9_combout  & ((!\processor|LessThan0~0_combout ) # (!\processor|LessThan0~7_combout )))) ) ) ) # ( 
// \processor|LessThan0~8_combout  & ( !\processor|LessThan0~10_combout  & ( !\processor|LessThan0~11_combout  ) ) ) # ( !\processor|LessThan0~8_combout  & ( !\processor|LessThan0~10_combout  & ( !\processor|LessThan0~11_combout  ) ) )

	.dataa(!\processor|LessThan0~11_combout ),
	.datab(!\processor|LessThan0~9_combout ),
	.datac(!\processor|LessThan0~0_combout ),
	.datad(!\processor|LessThan0~7_combout ),
	.datae(!\processor|LessThan0~8_combout ),
	.dataf(!\processor|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~12 .extended_lut = "off";
defparam \processor|LessThan0~12 .lut_mask = 64'hAAAAAAAA88808080;
defparam \processor|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N18
cyclonev_lcell_comb \processor|write_ptr[14]~0 (
// Equation(s):
// \processor|write_ptr[14]~0_combout  = ( \processor|LessThan0~12_combout  & ( \processor|LessThan0~15_combout  & ( (!\main_fsm|next_state.S_PROCESS~1_combout ) # (((\hps_write_img~input_o  & \hps_chipselect_img~input_o )) # (\processor|LessThan0~19_combout 
// )) ) ) ) # ( !\processor|LessThan0~12_combout  & ( \processor|LessThan0~15_combout  & ( (!\main_fsm|next_state.S_PROCESS~1_combout ) # ((\hps_write_img~input_o  & \hps_chipselect_img~input_o )) ) ) ) # ( \processor|LessThan0~12_combout  & ( 
// !\processor|LessThan0~15_combout  & ( (!\main_fsm|next_state.S_PROCESS~1_combout ) # (((\hps_write_img~input_o  & \hps_chipselect_img~input_o )) # (\processor|LessThan0~19_combout )) ) ) ) # ( !\processor|LessThan0~12_combout  & ( 
// !\processor|LessThan0~15_combout  & ( (!\main_fsm|next_state.S_PROCESS~1_combout ) # (((\hps_write_img~input_o  & \hps_chipselect_img~input_o )) # (\processor|LessThan0~19_combout )) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datac(!\processor|LessThan0~19_combout ),
	.datad(!\hps_chipselect_img~input_o ),
	.datae(!\processor|LessThan0~12_combout ),
	.dataf(!\processor|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|write_ptr[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|write_ptr[14]~0 .extended_lut = "off";
defparam \processor|write_ptr[14]~0 .lut_mask = 64'hCFDFCFDFCCDDCFDF;
defparam \processor|write_ptr[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N2
dffeas \processor|write_ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[0] .is_wysiwyg = "true";
defparam \processor|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N3
cyclonev_lcell_comb \processor|Add2~21 (
// Equation(s):
// \processor|Add2~21_sumout  = SUM(( \processor|write_ptr [1] ) + ( GND ) + ( \processor|Add2~26  ))
// \processor|Add2~22  = CARRY(( \processor|write_ptr [1] ) + ( GND ) + ( \processor|Add2~26  ))

	.dataa(!\processor|write_ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~21_sumout ),
	.cout(\processor|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~21 .extended_lut = "off";
defparam \processor|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \processor|write_ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[1] .is_wysiwyg = "true";
defparam \processor|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \processor|Add2~17 (
// Equation(s):
// \processor|Add2~17_sumout  = SUM(( \processor|write_ptr [2] ) + ( GND ) + ( \processor|Add2~22  ))
// \processor|Add2~18  = CARRY(( \processor|write_ptr [2] ) + ( GND ) + ( \processor|Add2~22  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~17_sumout ),
	.cout(\processor|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~17 .extended_lut = "off";
defparam \processor|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N8
dffeas \processor|write_ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[2] .is_wysiwyg = "true";
defparam \processor|write_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N9
cyclonev_lcell_comb \processor|Add2~33 (
// Equation(s):
// \processor|Add2~33_sumout  = SUM(( \processor|write_ptr [3] ) + ( GND ) + ( \processor|Add2~18  ))
// \processor|Add2~34  = CARRY(( \processor|write_ptr [3] ) + ( GND ) + ( \processor|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~33_sumout ),
	.cout(\processor|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~33 .extended_lut = "off";
defparam \processor|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \processor|write_ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[3] .is_wysiwyg = "true";
defparam \processor|write_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \processor|Add2~29 (
// Equation(s):
// \processor|Add2~29_sumout  = SUM(( \processor|write_ptr [4] ) + ( GND ) + ( \processor|Add2~34  ))
// \processor|Add2~30  = CARRY(( \processor|write_ptr [4] ) + ( GND ) + ( \processor|Add2~34  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~29_sumout ),
	.cout(\processor|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~29 .extended_lut = "off";
defparam \processor|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N14
dffeas \processor|write_ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[4] .is_wysiwyg = "true";
defparam \processor|write_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N15
cyclonev_lcell_comb \processor|Add2~45 (
// Equation(s):
// \processor|Add2~45_sumout  = SUM(( \processor|write_ptr [5] ) + ( GND ) + ( \processor|Add2~30  ))
// \processor|Add2~46  = CARRY(( \processor|write_ptr [5] ) + ( GND ) + ( \processor|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~45_sumout ),
	.cout(\processor|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~45 .extended_lut = "off";
defparam \processor|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \processor|write_ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[5] .is_wysiwyg = "true";
defparam \processor|write_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N18
cyclonev_lcell_comb \processor|Add2~41 (
// Equation(s):
// \processor|Add2~41_sumout  = SUM(( \processor|write_ptr [6] ) + ( GND ) + ( \processor|Add2~46  ))
// \processor|Add2~42  = CARRY(( \processor|write_ptr [6] ) + ( GND ) + ( \processor|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~41_sumout ),
	.cout(\processor|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~41 .extended_lut = "off";
defparam \processor|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N20
dffeas \processor|write_ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[6] .is_wysiwyg = "true";
defparam \processor|write_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N21
cyclonev_lcell_comb \processor|Add2~37 (
// Equation(s):
// \processor|Add2~37_sumout  = SUM(( \processor|write_ptr [7] ) + ( GND ) + ( \processor|Add2~42  ))
// \processor|Add2~38  = CARRY(( \processor|write_ptr [7] ) + ( GND ) + ( \processor|Add2~42  ))

	.dataa(!\processor|write_ptr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~37_sumout ),
	.cout(\processor|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~37 .extended_lut = "off";
defparam \processor|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \processor|write_ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[7] .is_wysiwyg = "true";
defparam \processor|write_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \processor|Add2~13 (
// Equation(s):
// \processor|Add2~13_sumout  = SUM(( \processor|write_ptr [8] ) + ( GND ) + ( \processor|Add2~38  ))
// \processor|Add2~14  = CARRY(( \processor|write_ptr [8] ) + ( GND ) + ( \processor|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~13_sumout ),
	.cout(\processor|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~13 .extended_lut = "off";
defparam \processor|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N26
dffeas \processor|write_ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[8] .is_wysiwyg = "true";
defparam \processor|write_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N27
cyclonev_lcell_comb \processor|Add2~9 (
// Equation(s):
// \processor|Add2~9_sumout  = SUM(( \processor|write_ptr [9] ) + ( GND ) + ( \processor|Add2~14  ))
// \processor|Add2~10  = CARRY(( \processor|write_ptr [9] ) + ( GND ) + ( \processor|Add2~14  ))

	.dataa(!\processor|write_ptr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~9_sumout ),
	.cout(\processor|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~9 .extended_lut = "off";
defparam \processor|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N29
dffeas \processor|write_ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[9] .is_wysiwyg = "true";
defparam \processor|write_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N30
cyclonev_lcell_comb \processor|Add2~5 (
// Equation(s):
// \processor|Add2~5_sumout  = SUM(( \processor|write_ptr [10] ) + ( GND ) + ( \processor|Add2~10  ))
// \processor|Add2~6  = CARRY(( \processor|write_ptr [10] ) + ( GND ) + ( \processor|Add2~10  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~5_sumout ),
	.cout(\processor|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~5 .extended_lut = "off";
defparam \processor|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N32
dffeas \processor|write_ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[10] .is_wysiwyg = "true";
defparam \processor|write_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N33
cyclonev_lcell_comb \processor|Add2~1 (
// Equation(s):
// \processor|Add2~1_sumout  = SUM(( \processor|write_ptr [11] ) + ( GND ) + ( \processor|Add2~6  ))
// \processor|Add2~2  = CARRY(( \processor|write_ptr [11] ) + ( GND ) + ( \processor|Add2~6  ))

	.dataa(!\processor|write_ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~1_sumout ),
	.cout(\processor|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~1 .extended_lut = "off";
defparam \processor|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N35
dffeas \processor|write_ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[11] .is_wysiwyg = "true";
defparam \processor|write_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N36
cyclonev_lcell_comb \processor|Add2~57 (
// Equation(s):
// \processor|Add2~57_sumout  = SUM(( \processor|write_ptr [12] ) + ( GND ) + ( \processor|Add2~2  ))
// \processor|Add2~58  = CARRY(( \processor|write_ptr [12] ) + ( GND ) + ( \processor|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~57_sumout ),
	.cout(\processor|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~57 .extended_lut = "off";
defparam \processor|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N38
dffeas \processor|write_ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[12] .is_wysiwyg = "true";
defparam \processor|write_ptr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N39
cyclonev_lcell_comb \processor|Add2~53 (
// Equation(s):
// \processor|Add2~53_sumout  = SUM(( \processor|write_ptr [13] ) + ( GND ) + ( \processor|Add2~58  ))
// \processor|Add2~54  = CARRY(( \processor|write_ptr [13] ) + ( GND ) + ( \processor|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~53_sumout ),
	.cout(\processor|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~53 .extended_lut = "off";
defparam \processor|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N41
dffeas \processor|write_ptr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[13] .is_wysiwyg = "true";
defparam \processor|write_ptr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N42
cyclonev_lcell_comb \processor|Add2~49 (
// Equation(s):
// \processor|Add2~49_sumout  = SUM(( \processor|write_ptr [14] ) + ( GND ) + ( \processor|Add2~54  ))
// \processor|Add2~50  = CARRY(( \processor|write_ptr [14] ) + ( GND ) + ( \processor|Add2~54  ))

	.dataa(gnd),
	.datab(!\processor|write_ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~49_sumout ),
	.cout(\processor|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~49 .extended_lut = "off";
defparam \processor|Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N44
dffeas \processor|write_ptr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[14] .is_wysiwyg = "true";
defparam \processor|write_ptr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N45
cyclonev_lcell_comb \processor|Add2~73 (
// Equation(s):
// \processor|Add2~73_sumout  = SUM(( \processor|write_ptr [15] ) + ( GND ) + ( \processor|Add2~50  ))
// \processor|Add2~74  = CARRY(( \processor|write_ptr [15] ) + ( GND ) + ( \processor|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~73_sumout ),
	.cout(\processor|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~73 .extended_lut = "off";
defparam \processor|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N47
dffeas \processor|write_ptr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[15] .is_wysiwyg = "true";
defparam \processor|write_ptr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \processor|Add2~69 (
// Equation(s):
// \processor|Add2~69_sumout  = SUM(( \processor|write_ptr [16] ) + ( GND ) + ( \processor|Add2~74  ))
// \processor|Add2~70  = CARRY(( \processor|write_ptr [16] ) + ( GND ) + ( \processor|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add2~69_sumout ),
	.cout(\processor|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add2~69 .extended_lut = "off";
defparam \processor|Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N50
dffeas \processor|write_ptr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[16] .is_wysiwyg = "true";
defparam \processor|write_ptr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N53
dffeas \processor|write_ptr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|write_ptr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|write_ptr[17] .is_wysiwyg = "true";
defparam \processor|write_ptr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \processor|LessThan0~13 (
// Equation(s):
// \processor|LessThan0~13_combout  = ( !\processor|write_ptr [16] & ( \processor|Add1~69_sumout  ) ) # ( \processor|write_ptr [16] & ( !\processor|Add1~69_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|write_ptr [16]),
	.dataf(!\processor|Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~13 .extended_lut = "off";
defparam \processor|LessThan0~13 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \processor|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N15
cyclonev_lcell_comb \processor|LessThan0~14 (
// Equation(s):
// \processor|LessThan0~14_combout  = ( \processor|Add1~73_sumout  & ( !\processor|write_ptr [15] ) ) # ( !\processor|Add1~73_sumout  & ( \processor|write_ptr [15] ) )

	.dataa(!\processor|write_ptr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~14 .extended_lut = "off";
defparam \processor|LessThan0~14 .lut_mask = 64'h55555555AAAAAAAA;
defparam \processor|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \processor|LessThan0~15 (
// Equation(s):
// \processor|LessThan0~15_combout  = ( \processor|Add1~65_sumout  & ( !\processor|LessThan0~14_combout  & ( (\processor|write_ptr [17] & (!\processor|LessThan0~13_combout  & (!\processor|write_ptr [18] $ (\processor|Add1~61_sumout )))) ) ) ) # ( 
// !\processor|Add1~65_sumout  & ( !\processor|LessThan0~14_combout  & ( (!\processor|write_ptr [17] & (!\processor|LessThan0~13_combout  & (!\processor|write_ptr [18] $ (\processor|Add1~61_sumout )))) ) ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|LessThan0~13_combout ),
	.datad(!\processor|Add1~61_sumout ),
	.datae(!\processor|Add1~65_sumout ),
	.dataf(!\processor|LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|LessThan0~15 .extended_lut = "off";
defparam \processor|LessThan0~15 .lut_mask = 64'h8020401000000000;
defparam \processor|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N12
cyclonev_lcell_comb \processor|done~0 (
// Equation(s):
// \processor|done~0_combout  = ( \processor|done~q  & ( \processor|LessThan0~19_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & ((!\processor|Decoder0~0_combout ) # ((!\processor|LessThan0~15_combout ) # (\processor|LessThan0~12_combout )))) ) ) ) 
// # ( !\processor|done~q  & ( \processor|LessThan0~19_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (\processor|Decoder0~0_combout  & ((!\processor|LessThan0~15_combout ) # (\processor|LessThan0~12_combout )))) ) ) ) # ( \processor|done~q  & ( 
// !\processor|LessThan0~19_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & !\processor|Decoder0~0_combout ) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|Decoder0~0_combout ),
	.datac(!\processor|LessThan0~15_combout ),
	.datad(!\processor|LessThan0~12_combout ),
	.datae(!\processor|done~q ),
	.dataf(!\processor|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|done~0 .extended_lut = "off";
defparam \processor|done~0 .lut_mask = 64'h0000444410115455;
defparam \processor|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N14
dffeas \processor|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|done .is_wysiwyg = "true";
defparam \processor|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \main_fsm|next_state.S_IDLE~0 (
// Equation(s):
// \main_fsm|next_state.S_IDLE~0_combout  = ( \main_fsm|current_state.S_IDLE~q  & ( \hps_write_img~input_o  & ( ((!\main_fsm|current_state.S_MEMORY~q  & !\processor|done~q )) # (\hps_chipselect_img~input_o ) ) ) ) # ( !\main_fsm|current_state.S_IDLE~q  & ( 
// \hps_write_img~input_o  & ( (\hps_chipselect_img~input_o ) # (\control_regs|start_process_reg~q ) ) ) ) # ( \main_fsm|current_state.S_IDLE~q  & ( !\hps_write_img~input_o  & ( (!\main_fsm|current_state.S_MEMORY~q  & !\processor|done~q ) ) ) ) # ( 
// !\main_fsm|current_state.S_IDLE~q  & ( !\hps_write_img~input_o  & ( \control_regs|start_process_reg~q  ) ) )

	.dataa(!\control_regs|start_process_reg~q ),
	.datab(!\main_fsm|current_state.S_MEMORY~q ),
	.datac(!\hps_chipselect_img~input_o ),
	.datad(!\processor|done~q ),
	.datae(!\main_fsm|current_state.S_IDLE~q ),
	.dataf(!\hps_write_img~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|next_state.S_IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|next_state.S_IDLE~0 .extended_lut = "off";
defparam \main_fsm|next_state.S_IDLE~0 .lut_mask = 64'h5555CC005F5FCF0F;
defparam \main_fsm|next_state.S_IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N8
dffeas \main_fsm|current_state.S_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|next_state.S_IDLE~0_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state.S_IDLE .is_wysiwyg = "true";
defparam \main_fsm|current_state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \main_fsm|next_state.S_PROCESS~0 (
// Equation(s):
// \main_fsm|next_state.S_PROCESS~0_combout  = ( \control_regs|start_process_reg~q  & ( \main_fsm|current_state.S_PROCESS~q  & ( (!\hps_chipselect_img~input_o  & ((!\main_fsm|current_state.S_IDLE~q ) # ((!\processor|done~q )))) # (\hps_chipselect_img~input_o 
//  & (!\hps_write_img~input_o  & ((!\main_fsm|current_state.S_IDLE~q ) # (!\processor|done~q )))) ) ) ) # ( !\control_regs|start_process_reg~q  & ( \main_fsm|current_state.S_PROCESS~q  & ( (!\processor|done~q  & ((!\hps_chipselect_img~input_o ) # 
// (!\hps_write_img~input_o ))) ) ) ) # ( \control_regs|start_process_reg~q  & ( !\main_fsm|current_state.S_PROCESS~q  & ( (!\main_fsm|current_state.S_IDLE~q  & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o ))) ) ) )

	.dataa(!\hps_chipselect_img~input_o ),
	.datab(!\main_fsm|current_state.S_IDLE~q ),
	.datac(!\hps_write_img~input_o ),
	.datad(!\processor|done~q ),
	.datae(!\control_regs|start_process_reg~q ),
	.dataf(!\main_fsm|current_state.S_PROCESS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|next_state.S_PROCESS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|next_state.S_PROCESS~0 .extended_lut = "off";
defparam \main_fsm|next_state.S_PROCESS~0 .lut_mask = 64'h0000C8C8FA00FAC8;
defparam \main_fsm|next_state.S_PROCESS~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N51
cyclonev_lcell_comb \main_fsm|current_state.S_PROCESS~feeder (
// Equation(s):
// \main_fsm|current_state.S_PROCESS~feeder_combout  = ( \main_fsm|next_state.S_PROCESS~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|current_state.S_PROCESS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|current_state.S_PROCESS~feeder .extended_lut = "off";
defparam \main_fsm|current_state.S_PROCESS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \main_fsm|current_state.S_PROCESS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N53
dffeas \main_fsm|current_state.S_PROCESS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|current_state.S_PROCESS~feeder_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state.S_PROCESS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state.S_PROCESS .is_wysiwyg = "true";
defparam \main_fsm|current_state.S_PROCESS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \main_fsm|processing_has_run_once~0 (
// Equation(s):
// \main_fsm|processing_has_run_once~0_combout  = ( \main_fsm|processing_has_run_once~DUPLICATE_q  ) # ( !\main_fsm|processing_has_run_once~DUPLICATE_q  & ( (\main_fsm|current_state.S_PROCESS~q  & \processor|done~q ) ) )

	.dataa(!\main_fsm|current_state.S_PROCESS~q ),
	.datab(gnd),
	.datac(!\processor|done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|processing_has_run_once~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|processing_has_run_once~0 .extended_lut = "off";
defparam \main_fsm|processing_has_run_once~0 .lut_mask = 64'h05050505FFFFFFFF;
defparam \main_fsm|processing_has_run_once~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N47
dffeas \main_fsm|processing_has_run_once~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|processing_has_run_once~0_combout ),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|processing_has_run_once~DUPLICATE .is_wysiwyg = "true";
defparam \main_fsm|processing_has_run_once~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|Equal1~0 (
// Equation(s):
// \vga_logic_inst|Equal1~0_combout  = ( !\control_regs|zoom_level_reg [2] & ( (\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [1] & \main_fsm|processing_has_run_once~DUPLICATE_q )) ) )

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\control_regs|zoom_level_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal1~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal1~0 .lut_mask = 64'h0050005000000000;
defparam \vga_logic_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N46
dffeas \main_fsm|processing_has_run_once (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|processing_has_run_once~0_combout ),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|processing_has_run_once~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|processing_has_run_once .is_wysiwyg = "true";
defparam \main_fsm|processing_has_run_once .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \vga_logic_inst|Equal0~0 (
// Equation(s):
// \vga_logic_inst|Equal0~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\control_regs|zoom_level_reg [0] & (\control_regs|zoom_level_reg [2] & \control_regs|zoom_level_reg [1])) ) )

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(!\control_regs|zoom_level_reg [2]),
	.datac(gnd),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal0~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal0~0 .lut_mask = 64'h0000000000220022;
defparam \vga_logic_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N3
cyclonev_lcell_comb \vga_logic_inst|Equal2~0 (
// Equation(s):
// \vga_logic_inst|Equal2~0_combout  = ( \main_fsm|processing_has_run_once~DUPLICATE_q  & ( (!\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [2])) ) ) # ( !\main_fsm|processing_has_run_once~DUPLICATE_q  
// )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal2~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal2~0 .lut_mask = 64'hFFFFFFFF80808080;
defparam \vga_logic_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N57
cyclonev_lcell_comb \vga_logic_inst|Add1~3 (
// Equation(s):
// \vga_logic_inst|Add1~3_combout  = ( \main_fsm|processing_has_run_once~DUPLICATE_q  & ( ((!\control_regs|zoom_level_reg [0] & \control_regs|zoom_level_reg [1])) # (\control_regs|zoom_level_reg [2]) ) )

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [2]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~3 .extended_lut = "off";
defparam \vga_logic_inst|Add1~3 .lut_mask = 64'h000000000AFF0AFF;
defparam \vga_logic_inst|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N0
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  = ( \main_fsm|processing_has_run_once~DUPLICATE_q  & ( !\control_regs|zoom_level_reg [2] $ (((\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg [0]))) ) ) # ( 
// !\main_fsm|processing_has_run_once~DUPLICATE_q  )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .lut_mask = 64'hFFFFFFFFB4B4B4B4;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N9
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[7]~0 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  = ( \control_regs|zoom_level_reg [2] & ( (\main_fsm|processing_has_run_once~DUPLICATE_q  & (\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg [0])) ) ) # ( !\control_regs|zoom_level_reg [2] & ( 
// (\main_fsm|processing_has_run_once~DUPLICATE_q  & (!\control_regs|zoom_level_reg [1] & \control_regs|zoom_level_reg [0])) ) )

	.dataa(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(gnd),
	.dataf(!\control_regs|zoom_level_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~0 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~0 .lut_mask = 64'h0050005005000500;
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N54
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[4]~4 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout  = ( \main_fsm|processing_has_run_once~DUPLICATE_q  & ( (\control_regs|zoom_level_reg [0] & (\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg [2])) ) )

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~4 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~4 .lut_mask = 64'h0000000010101010;
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\control_regs|zoom_level_reg [2] & ((!\control_regs|zoom_level_reg [1]))) # (\control_regs|zoom_level_reg [2] & (!\control_regs|zoom_level_reg [0] & 
// \control_regs|zoom_level_reg [1])) ) ) # ( !\main_fsm|processing_has_run_once~q  )

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .lut_mask = 64'hFFFFFFFFF00AF00A;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|Add3~38 (
// Equation(s):
// \vga_logic_inst|Add3~38_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~38 .extended_lut = "off";
defparam \vga_logic_inst|Add3~38 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_logic_inst|Add3~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N9
cyclonev_lcell_comb \vga_logic_inst|Add3~34 (
// Equation(s):
// \vga_logic_inst|Add3~34_cout  = CARRY(( (!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) ) + ( (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) ) + ( 
// \vga_logic_inst|Add3~38_cout  ))

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~34 .extended_lut = "off";
defparam \vga_logic_inst|Add3~34 .lut_mask = 64'h0000AFAF0000A0A0;
defparam \vga_logic_inst|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|Add3~30 (
// Equation(s):
// \vga_logic_inst|Add3~30_cout  = CARRY(( (!\vga_logic_inst|Equal1~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout )) ) + ( (!\vga_logic_inst|Equal1~0_combout  & ((!\vga_logic_inst|Equal0~0_combout  & 
// (\vga_logic_inst|Equal2~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # (\vga_logic_inst|Equal0~0_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))))) # (\vga_logic_inst|Equal1~0_combout  & 
// (((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) ) + ( \vga_logic_inst|Add3~34_cout  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~30 .extended_lut = "off";
defparam \vga_logic_inst|Add3~30 .lut_mask = 64'h000088F700008080;
defparam \vga_logic_inst|Add3~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|Add3~26 (
// Equation(s):
// \vga_logic_inst|Add3~26_cout  = CARRY(( (!\vga_logic_inst|Equal1~0_combout  & !\vga_logic_inst|Equal0~0_combout ) ) + ( (!\vga_logic_inst|Equal0~0_combout  & (\vga_logic_inst|Equal1~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # 
// (\vga_logic_inst|Equal0~0_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))) ) + ( \vga_logic_inst|Add3~30_cout  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~26 .extended_lut = "off";
defparam \vga_logic_inst|Add3~26 .lut_mask = 64'h0000F0AF0000A0A0;
defparam \vga_logic_inst|Add3~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|Add3~22 (
// Equation(s):
// \vga_logic_inst|Add3~22_cout  = CARRY(( !\vga_logic_inst|Equal0~0_combout  ) + ( (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal0~0_combout ) # (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ))) ) + ( \vga_logic_inst|Add3~26_cout  
// ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~22 .extended_lut = "off";
defparam \vga_logic_inst|Add3~22 .lut_mask = 64'h0000FF030000CCCC;
defparam \vga_logic_inst|Add3~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N21
cyclonev_lcell_comb \vga_logic_inst|Add3~9 (
// Equation(s):
// \vga_logic_inst|Add3~9_sumout  = SUM(( !\vga_logic_inst|Add1~3_combout  $ (((!\vga_logic_inst|Equal1~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout )))) ) + ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( 
// \vga_logic_inst|Add3~22_cout  ))
// \vga_logic_inst|Add3~10  = CARRY(( !\vga_logic_inst|Add1~3_combout  $ (((!\vga_logic_inst|Equal1~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout )))) ) + ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( 
// \vga_logic_inst|Add3~22_cout  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\vga_logic_inst|Add1~3_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~9_sumout ),
	.cout(\vga_logic_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~9 .extended_lut = "off";
defparam \vga_logic_inst|Add3~9 .lut_mask = 64'h0000FF0000007F80;
defparam \vga_logic_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|Add1~4 (
// Equation(s):
// \vga_logic_inst|Add1~4_combout  = ( \main_fsm|processing_has_run_once~DUPLICATE_q  & ( (\control_regs|zoom_level_reg [2]) # (\control_regs|zoom_level_reg [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [2]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~4 .extended_lut = "off";
defparam \vga_logic_inst|Add1~4 .lut_mask = 64'h000000000FFF0FFF;
defparam \vga_logic_inst|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|Add3~5 (
// Equation(s):
// \vga_logic_inst|Add3~5_sumout  = SUM(( ((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal1~0_combout )) # (\vga_logic_inst|Equal0~0_combout ) ) + ( !\vga_logic_inst|Add1~4_combout  $ (((!\vga_logic_inst|Equal0~0_combout  & 
// !\vga_logic_inst|Equal1~0_combout ))) ) + ( \vga_logic_inst|Add3~10  ))
// \vga_logic_inst|Add3~6  = CARRY(( ((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal1~0_combout )) # (\vga_logic_inst|Equal0~0_combout ) ) + ( !\vga_logic_inst|Add1~4_combout  $ (((!\vga_logic_inst|Equal0~0_combout  & 
// !\vga_logic_inst|Equal1~0_combout ))) ) + ( \vga_logic_inst|Add3~10  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\vga_logic_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add1~4_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~5_sumout ),
	.cout(\vga_logic_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~5 .extended_lut = "off";
defparam \vga_logic_inst|Add3~5 .lut_mask = 64'h0000C03F00003FFF;
defparam \vga_logic_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N24
cyclonev_lcell_comb \the_vga_driver|next_y[4]~3 (
// Equation(s):
// \the_vga_driver|next_y[4]~3_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [4]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[4]~3 .extended_lut = "off";
defparam \the_vga_driver|next_y[4]~3 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|next_y[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N45
cyclonev_lcell_comb \the_vga_driver|next_y[2]~5 (
// Equation(s):
// \the_vga_driver|next_y[2]~5_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[2]~5 .extended_lut = "off";
defparam \the_vga_driver|next_y[2]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N6
cyclonev_lcell_comb \the_vga_driver|next_y[3]~4 (
// Equation(s):
// \the_vga_driver|next_y[3]~4_combout  = ( \the_vga_driver|v_counter [3] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|v_counter [3]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[3]~4 .extended_lut = "off";
defparam \the_vga_driver|next_y[3]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \the_vga_driver|next_y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N48
cyclonev_lcell_comb \vga_logic_inst|LessThan3~6 (
// Equation(s):
// \vga_logic_inst|LessThan3~6_combout  = ( \the_vga_driver|next_y[2]~5_combout  & ( \the_vga_driver|next_y[3]~4_combout  & ( (!\the_vga_driver|next_y[4]~3_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) ) ) ) # ( 
// !\the_vga_driver|next_y[2]~5_combout  & ( \the_vga_driver|next_y[3]~4_combout  & ( (!\the_vga_driver|next_y[4]~3_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & 
// !\vga_logic_inst|Equal0~0_combout )))) # (\the_vga_driver|next_y[4]~3_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))) ) ) ) # ( 
// \the_vga_driver|next_y[2]~5_combout  & ( !\the_vga_driver|next_y[3]~4_combout  & ( (!\vga_logic_inst|Equal0~0_combout  & ((!\the_vga_driver|next_y[4]~3_combout ) # (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))) # (\vga_logic_inst|Equal0~0_combout  & 
// (!\the_vga_driver|next_y[4]~3_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) ) ) ) # ( !\the_vga_driver|next_y[2]~5_combout  & ( !\the_vga_driver|next_y[3]~4_combout  & ( (!\the_vga_driver|next_y[4]~3_combout  & 
// ((!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ) # ((!\vga_logic_inst|Equal0~0_combout ) # (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) # (\the_vga_driver|next_y[4]~3_combout  & (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & 
// ((!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ) # (!\vga_logic_inst|Equal0~0_combout )))) ) ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\the_vga_driver|next_y[4]~3_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(!\the_vga_driver|next_y[2]~5_combout ),
	.dataf(!\the_vga_driver|next_y[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~6 .lut_mask = 64'hFEE0FCC0F880F000;
defparam \vga_logic_inst|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N36
cyclonev_lcell_comb \the_vga_driver|next_y[5]~1 (
// Equation(s):
// \the_vga_driver|next_y[5]~1_combout  = ( \the_vga_driver|v_counter [5] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|v_counter [5]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[5]~1 .extended_lut = "off";
defparam \the_vga_driver|next_y[5]~1 .lut_mask = 64'h0000FFFF00000000;
defparam \the_vga_driver|next_y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \the_vga_driver|next_y[6]~0 (
// Equation(s):
// \the_vga_driver|next_y[6]~0_combout  = (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6])

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[6]~0 .extended_lut = "off";
defparam \the_vga_driver|next_y[6]~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \the_vga_driver|next_y[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N27
cyclonev_lcell_comb \vga_logic_inst|LessThan3~4 (
// Equation(s):
// \vga_logic_inst|LessThan3~4_combout  = ( \the_vga_driver|v_counter [0] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\control_regs|zoom_level_reg [2] $ (((!\control_regs|zoom_level_reg [1]) # 
// (\control_regs|zoom_level_reg [0]))))) ) ) ) # ( !\the_vga_driver|v_counter [0] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\control_regs|zoom_level_reg [2] $ (((!\control_regs|zoom_level_reg [1]) # 
// (\control_regs|zoom_level_reg [0]))))) ) ) ) # ( !\the_vga_driver|v_counter [0] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\control_regs|zoom_level_reg [2] $ (((!\control_regs|zoom_level_reg [1]) # 
// (\control_regs|zoom_level_reg [0]))))) ) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [2]),
	.datae(!\the_vga_driver|v_counter [0]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~4 .lut_mask = 64'h0451000004510451;
defparam \vga_logic_inst|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \vga_logic_inst|LessThan3~2 (
// Equation(s):
// \vga_logic_inst|LessThan3~2_combout  = ( \the_vga_driver|v_counter [3] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [1] & (\main_fsm|processing_has_run_once~q  & 
// !\control_regs|zoom_level_reg [0]))) ) ) ) # ( !\the_vga_driver|v_counter [3] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [1] & (\main_fsm|processing_has_run_once~q  & 
// !\control_regs|zoom_level_reg [0]))) ) ) ) # ( \the_vga_driver|v_counter [3] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\control_regs|zoom_level_reg [2]) # ((!\control_regs|zoom_level_reg [1]) # ((!\main_fsm|processing_has_run_once~q ) # 
// (\control_regs|zoom_level_reg [0]))) ) ) ) # ( !\the_vga_driver|v_counter [3] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [1] & (\main_fsm|processing_has_run_once~q  & 
// !\control_regs|zoom_level_reg [0]))) ) ) )

	.dataa(!\control_regs|zoom_level_reg [2]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\the_vga_driver|v_counter [3]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~2 .lut_mask = 64'h0100FEFF01000100;
defparam \vga_logic_inst|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \vga_logic_inst|LessThan3~1 (
// Equation(s):
// \vga_logic_inst|LessThan3~1_combout  = ( \the_vga_driver|v_counter [4] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\control_regs|zoom_level_reg [2] $ (((!\control_regs|zoom_level_reg [1]) # 
// (\control_regs|zoom_level_reg [0]))))) ) ) ) # ( !\the_vga_driver|v_counter [4] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\control_regs|zoom_level_reg [2] $ (((!\control_regs|zoom_level_reg [1]) # 
// (\control_regs|zoom_level_reg [0]))))) ) ) ) # ( \the_vga_driver|v_counter [4] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\main_fsm|processing_has_run_once~q ) # (!\control_regs|zoom_level_reg [2] $ (((\control_regs|zoom_level_reg [1] & 
// !\control_regs|zoom_level_reg [0])))) ) ) ) # ( !\the_vga_driver|v_counter [4] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\control_regs|zoom_level_reg [2] $ (((!\control_regs|zoom_level_reg [1]) # 
// (\control_regs|zoom_level_reg [0]))))) ) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\the_vga_driver|v_counter [4]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~1 .lut_mask = 64'h1405EBFA14051405;
defparam \vga_logic_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan3~3 (
// Equation(s):
// \vga_logic_inst|LessThan3~3_combout  = ( \the_vga_driver|v_counter [2] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & ((!\control_regs|zoom_level_reg [2] & (!\control_regs|zoom_level_reg [1] & 
// \control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg [0])))) ) ) ) # ( !\the_vga_driver|v_counter [2] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( 
// (\main_fsm|processing_has_run_once~q  & ((!\control_regs|zoom_level_reg [2] & (!\control_regs|zoom_level_reg [1] & \control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg 
// [0])))) ) ) ) # ( \the_vga_driver|v_counter [2] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\main_fsm|processing_has_run_once~q ) # ((!\control_regs|zoom_level_reg [2] & ((!\control_regs|zoom_level_reg [0]) # (\control_regs|zoom_level_reg [1]))) 
// # (\control_regs|zoom_level_reg [2] & ((!\control_regs|zoom_level_reg [1]) # (\control_regs|zoom_level_reg [0])))) ) ) ) # ( !\the_vga_driver|v_counter [2] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & 
// ((!\control_regs|zoom_level_reg [2] & (!\control_regs|zoom_level_reg [1] & \control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg [0])))) ) ) )

	.dataa(!\control_regs|zoom_level_reg [2]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\the_vga_driver|v_counter [2]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~3 .lut_mask = 64'h0108FEF701080108;
defparam \vga_logic_inst|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N9
cyclonev_lcell_comb \the_vga_driver|next_y[1]~2 (
// Equation(s):
// \the_vga_driver|next_y[1]~2_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [1] ) )

	.dataa(!\the_vga_driver|v_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[1]~2 .extended_lut = "off";
defparam \the_vga_driver|next_y[1]~2 .lut_mask = 64'h5555555500000000;
defparam \the_vga_driver|next_y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan3~5 (
// Equation(s):
// \vga_logic_inst|LessThan3~5_combout  = ( \vga_logic_inst|LessThan3~3_combout  & ( \the_vga_driver|next_y[1]~2_combout  & ( (\vga_logic_inst|LessThan3~4_combout  & (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & (\vga_logic_inst|LessThan3~2_combout  & 
// !\vga_logic_inst|LessThan3~1_combout ))) ) ) ) # ( \vga_logic_inst|LessThan3~3_combout  & ( !\the_vga_driver|next_y[1]~2_combout  & ( (\vga_logic_inst|LessThan3~2_combout  & (!\vga_logic_inst|LessThan3~1_combout  & 
// ((!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # (\vga_logic_inst|LessThan3~4_combout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~4_combout ),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datac(!\vga_logic_inst|LessThan3~2_combout ),
	.datad(!\vga_logic_inst|LessThan3~1_combout ),
	.datae(!\vga_logic_inst|LessThan3~3_combout ),
	.dataf(!\the_vga_driver|next_y[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~5 .lut_mask = 64'h00000D0000000400;
defparam \vga_logic_inst|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan3~7 (
// Equation(s):
// \vga_logic_inst|LessThan3~7_combout  = ( \the_vga_driver|next_y[6]~0_combout  & ( \vga_logic_inst|LessThan3~5_combout  & ( (\vga_logic_inst|Add3~5_sumout  & ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|Add3~9_sumout ))) ) ) ) # ( 
// !\the_vga_driver|next_y[6]~0_combout  & ( \vga_logic_inst|LessThan3~5_combout  & ( (!\vga_logic_inst|Add3~5_sumout  & ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|Add3~9_sumout ))) ) ) ) # ( \the_vga_driver|next_y[6]~0_combout  & ( 
// !\vga_logic_inst|LessThan3~5_combout  & ( (\vga_logic_inst|Add3~5_sumout  & ((!\vga_logic_inst|Add3~9_sumout  & (\vga_logic_inst|LessThan3~6_combout  & !\the_vga_driver|next_y[5]~1_combout )) # (\vga_logic_inst|Add3~9_sumout  & 
// ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|LessThan3~6_combout ))))) ) ) ) # ( !\the_vga_driver|next_y[6]~0_combout  & ( !\vga_logic_inst|LessThan3~5_combout  & ( (!\vga_logic_inst|Add3~5_sumout  & ((!\vga_logic_inst|Add3~9_sumout  & 
// (\vga_logic_inst|LessThan3~6_combout  & !\the_vga_driver|next_y[5]~1_combout )) # (\vga_logic_inst|Add3~9_sumout  & ((!\the_vga_driver|next_y[5]~1_combout ) # (\vga_logic_inst|LessThan3~6_combout ))))) ) ) )

	.dataa(!\vga_logic_inst|Add3~9_sumout ),
	.datab(!\vga_logic_inst|Add3~5_sumout ),
	.datac(!\vga_logic_inst|LessThan3~6_combout ),
	.datad(!\the_vga_driver|next_y[5]~1_combout ),
	.datae(!\the_vga_driver|next_y[6]~0_combout ),
	.dataf(!\vga_logic_inst|LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~7 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~7 .lut_mask = 64'h4C041301CC443311;
defparam \vga_logic_inst|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|Add1~0 (
// Equation(s):
// \vga_logic_inst|Add1~0_combout  = ( \control_regs|zoom_level_reg [2] ) # ( !\control_regs|zoom_level_reg [2] & ( (!\main_fsm|processing_has_run_once~DUPLICATE_q ) # ((!\control_regs|zoom_level_reg [0]) # (\control_regs|zoom_level_reg [1])) ) )

	.dataa(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_regs|zoom_level_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~0 .extended_lut = "off";
defparam \vga_logic_inst|Add1~0 .lut_mask = 64'hFBFBFBFBFFFFFFFF;
defparam \vga_logic_inst|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|Add3~1 (
// Equation(s):
// \vga_logic_inst|Add3~1_sumout  = SUM(( !\vga_logic_inst|Equal0~0_combout  $ (!\vga_logic_inst|Add1~0_combout ) ) + ( (\vga_logic_inst|Equal0~0_combout ) # (\vga_logic_inst|Equal1~0_combout ) ) + ( \vga_logic_inst|Add3~6  ))
// \vga_logic_inst|Add3~2  = CARRY(( !\vga_logic_inst|Equal0~0_combout  $ (!\vga_logic_inst|Add1~0_combout ) ) + ( (\vga_logic_inst|Equal0~0_combout ) # (\vga_logic_inst|Equal1~0_combout ) ) + ( \vga_logic_inst|Add3~6  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~1_sumout ),
	.cout(\vga_logic_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~1 .extended_lut = "off";
defparam \vga_logic_inst|Add3~1 .lut_mask = 64'h00008888000033CC;
defparam \vga_logic_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|Add3~17 (
// Equation(s):
// \vga_logic_inst|Add3~17_sumout  = SUM(( \vga_logic_inst|Equal0~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add3~2  ))
// \vga_logic_inst|Add3~18  = CARRY(( \vga_logic_inst|Equal0~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~17_sumout ),
	.cout(\vga_logic_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~17 .extended_lut = "off";
defparam \vga_logic_inst|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_logic_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan3~17 (
// Equation(s):
// \vga_logic_inst|LessThan3~17_combout  = !\vga_logic_inst|Add3~17_sumout  $ (((!\the_vga_driver|v_counter [8]) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q )))

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_counter [8]),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~17 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~17 .lut_mask = 64'h22DD22DD22DD22DD;
defparam \vga_logic_inst|LessThan3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N24
cyclonev_lcell_comb \the_vga_driver|next_y[9]~7 (
// Equation(s):
// \the_vga_driver|next_y[9]~7_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\the_vga_driver|v_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[9]~7 .extended_lut = "off";
defparam \the_vga_driver|next_y[9]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \the_vga_driver|next_y[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|Add3~13 (
// Equation(s):
// \vga_logic_inst|Add3~13_sumout  = SUM(( GND ) + ( GND ) + ( \vga_logic_inst|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~13 .extended_lut = "off";
defparam \vga_logic_inst|Add3~13 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_logic_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N57
cyclonev_lcell_comb \vga_logic_inst|LessThan3~8 (
// Equation(s):
// \vga_logic_inst|LessThan3~8_combout  = ( \vga_logic_inst|Add3~5_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((!\the_vga_driver|v_counter [7] & (\the_vga_driver|v_counter [6] & !\vga_logic_inst|Add3~1_sumout )) # (\the_vga_driver|v_counter 
// [7] & ((!\vga_logic_inst|Add3~1_sumout ) # (\the_vga_driver|v_counter [6]))))) ) ) # ( !\vga_logic_inst|Add3~5_sumout  & ( (!\vga_logic_inst|Add3~1_sumout ) # ((\the_vga_driver|v_counter [7] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q )) ) )

	.dataa(!\the_vga_driver|v_counter [7]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(!\vga_logic_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~8 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~8 .lut_mask = 64'hFF44FF444C044C04;
defparam \vga_logic_inst|LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N54
cyclonev_lcell_comb \vga_logic_inst|LessThan3~0 (
// Equation(s):
// \vga_logic_inst|LessThan3~0_combout  = ( \the_vga_driver|v_counter [7] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  $ (\vga_logic_inst|Add3~1_sumout ) ) ) # ( !\the_vga_driver|v_counter [7] & ( \vga_logic_inst|Add3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~0 .lut_mask = 64'h00FF00FFCC33CC33;
defparam \vga_logic_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N12
cyclonev_lcell_comb \vga_logic_inst|LessThan3~18 (
// Equation(s):
// \vga_logic_inst|LessThan3~18_combout  = ( !\vga_logic_inst|LessThan3~8_combout  & ( \vga_logic_inst|LessThan3~0_combout  & ( (!\vga_logic_inst|LessThan3~17_combout  & (!\the_vga_driver|next_y[9]~7_combout  $ (\vga_logic_inst|Add3~13_sumout ))) ) ) ) # ( 
// \vga_logic_inst|LessThan3~8_combout  & ( !\vga_logic_inst|LessThan3~0_combout  & ( (\vga_logic_inst|LessThan3~7_combout  & (!\vga_logic_inst|LessThan3~17_combout  & (!\the_vga_driver|next_y[9]~7_combout  $ (\vga_logic_inst|Add3~13_sumout )))) ) ) ) # ( 
// !\vga_logic_inst|LessThan3~8_combout  & ( !\vga_logic_inst|LessThan3~0_combout  & ( (!\vga_logic_inst|LessThan3~17_combout  & (!\the_vga_driver|next_y[9]~7_combout  $ (\vga_logic_inst|Add3~13_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~7_combout ),
	.datab(!\vga_logic_inst|LessThan3~17_combout ),
	.datac(!\the_vga_driver|next_y[9]~7_combout ),
	.datad(!\vga_logic_inst|Add3~13_sumout ),
	.datae(!\vga_logic_inst|LessThan3~8_combout ),
	.dataf(!\vga_logic_inst|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~18 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~18 .lut_mask = 64'hC00C4004C00C0000;
defparam \vga_logic_inst|LessThan3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|Add0~21 (
// Equation(s):
// \vga_logic_inst|Add0~21_sumout  = SUM(( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( VCC ) + ( !VCC ))
// \vga_logic_inst|Add0~22  = CARRY(( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~21_sumout ),
	.cout(\vga_logic_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~21 .extended_lut = "off";
defparam \vga_logic_inst|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \vga_logic_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|Add0~17 (
// Equation(s):
// \vga_logic_inst|Add0~17_sumout  = SUM(( (!\control_regs|zoom_level_reg [1]) # ((!\control_regs|zoom_level_reg [0]) # ((!\main_fsm|processing_has_run_once~q ) # (\control_regs|zoom_level_reg [2]))) ) + ( GND ) + ( \vga_logic_inst|Add0~22  ))
// \vga_logic_inst|Add0~18  = CARRY(( (!\control_regs|zoom_level_reg [1]) # ((!\control_regs|zoom_level_reg [0]) # ((!\main_fsm|processing_has_run_once~q ) # (\control_regs|zoom_level_reg [2]))) ) + ( GND ) + ( \vga_logic_inst|Add0~22  ))

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~17_sumout ),
	.cout(\vga_logic_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~17 .extended_lut = "off";
defparam \vga_logic_inst|Add0~17 .lut_mask = 64'h0000FFFF0000FFEF;
defparam \vga_logic_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|Add0~13 (
// Equation(s):
// \vga_logic_inst|Add0~13_sumout  = SUM(( (\main_fsm|processing_has_run_once~q  & ((!\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [2] & (!\control_regs|zoom_level_reg [0] & 
// \control_regs|zoom_level_reg [1])))) ) + ( GND ) + ( \vga_logic_inst|Add0~18  ))
// \vga_logic_inst|Add0~14  = CARRY(( (\main_fsm|processing_has_run_once~q  & ((!\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [2] & (!\control_regs|zoom_level_reg [0] & \control_regs|zoom_level_reg 
// [1])))) ) + ( GND ) + ( \vga_logic_inst|Add0~18  ))

	.dataa(!\control_regs|zoom_level_reg [2]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~13_sumout ),
	.cout(\vga_logic_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~13 .extended_lut = "off";
defparam \vga_logic_inst|Add0~13 .lut_mask = 64'h0000FFFF00000026;
defparam \vga_logic_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N39
cyclonev_lcell_comb \vga_logic_inst|Add0~9 (
// Equation(s):
// \vga_logic_inst|Add0~9_sumout  = SUM(( ((!\control_regs|zoom_level_reg [0]) # (!\main_fsm|processing_has_run_once~q )) # (\control_regs|zoom_level_reg [2]) ) + ( GND ) + ( \vga_logic_inst|Add0~14  ))
// \vga_logic_inst|Add0~10  = CARRY(( ((!\control_regs|zoom_level_reg [0]) # (!\main_fsm|processing_has_run_once~q )) # (\control_regs|zoom_level_reg [2]) ) + ( GND ) + ( \vga_logic_inst|Add0~14  ))

	.dataa(!\control_regs|zoom_level_reg [2]),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~9_sumout ),
	.cout(\vga_logic_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~9 .extended_lut = "off";
defparam \vga_logic_inst|Add0~9 .lut_mask = 64'h0000FFFF0000FFF5;
defparam \vga_logic_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|Add0~5 (
// Equation(s):
// \vga_logic_inst|Add0~5_sumout  = SUM(( (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout ) ) + ( VCC ) + ( \vga_logic_inst|Add0~10  ))
// \vga_logic_inst|Add0~6  = CARRY(( (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout ) ) + ( VCC ) + ( \vga_logic_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~5_sumout ),
	.cout(\vga_logic_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~5 .extended_lut = "off";
defparam \vga_logic_inst|Add0~5 .lut_mask = 64'h000000000000CC00;
defparam \vga_logic_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|Add0~29 (
// Equation(s):
// \vga_logic_inst|Add0~29_sumout  = SUM(( !\vga_logic_inst|Equal1~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add0~6  ))
// \vga_logic_inst|Add0~30  = CARRY(( !\vga_logic_inst|Equal1~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add0~6  ))

	.dataa(!\vga_logic_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~29_sumout ),
	.cout(\vga_logic_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~29 .extended_lut = "off";
defparam \vga_logic_inst|Add0~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \vga_logic_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \vga_logic_inst|Add0~25 (
// Equation(s):
// \vga_logic_inst|Add0~25_sumout  = SUM(( !\vga_logic_inst|Equal0~0_combout  ) + ( VCC ) + ( \vga_logic_inst|Add0~30  ))
// \vga_logic_inst|Add0~26  = CARRY(( !\vga_logic_inst|Equal0~0_combout  ) + ( VCC ) + ( \vga_logic_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~25_sumout ),
	.cout(\vga_logic_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~25 .extended_lut = "off";
defparam \vga_logic_inst|Add0~25 .lut_mask = 64'h000000000000FF00;
defparam \vga_logic_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N51
cyclonev_lcell_comb \vga_logic_inst|Add0~1 (
// Equation(s):
// \vga_logic_inst|Add0~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~1 .extended_lut = "off";
defparam \vga_logic_inst|Add0~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|Add5~46 (
// Equation(s):
// \vga_logic_inst|Add5~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~46 .extended_lut = "off";
defparam \vga_logic_inst|Add5~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_logic_inst|Add5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|Add5~42 (
// Equation(s):
// \vga_logic_inst|Add5~42_cout  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( VCC ) + ( \vga_logic_inst|Add5~46_cout  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~42 .extended_lut = "off";
defparam \vga_logic_inst|Add5~42 .lut_mask = 64'h0000000000000A0A;
defparam \vga_logic_inst|Add5~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|Add5~38 (
// Equation(s):
// \vga_logic_inst|Add5~38_cout  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( VCC ) + ( \vga_logic_inst|Add5~42_cout  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~38 .extended_lut = "off";
defparam \vga_logic_inst|Add5~38 .lut_mask = 64'h0000000000000A0A;
defparam \vga_logic_inst|Add5~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N21
cyclonev_lcell_comb \vga_logic_inst|Add5~5 (
// Equation(s):
// \vga_logic_inst|Add5~5_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [2]) ) + ( !\vga_logic_inst|Add0~21_sumout  ) + ( \vga_logic_inst|Add5~38_cout  ))
// \vga_logic_inst|Add5~6  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [2]) ) + ( !\vga_logic_inst|Add0~21_sumout  ) + ( \vga_logic_inst|Add5~38_cout  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~21_sumout ),
	.datad(!\the_vga_driver|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~5_sumout ),
	.cout(\vga_logic_inst|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~5 .extended_lut = "off";
defparam \vga_logic_inst|Add5~5 .lut_mask = 64'h00000F0F000000AA;
defparam \vga_logic_inst|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|Add5~9 (
// Equation(s):
// \vga_logic_inst|Add5~9_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [3]) ) + ( !\vga_logic_inst|Add0~17_sumout  ) + ( \vga_logic_inst|Add5~6  ))
// \vga_logic_inst|Add5~10  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [3]) ) + ( !\vga_logic_inst|Add0~17_sumout  ) + ( \vga_logic_inst|Add5~6  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~17_sumout ),
	.datad(!\the_vga_driver|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~9_sumout ),
	.cout(\vga_logic_inst|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~9 .extended_lut = "off";
defparam \vga_logic_inst|Add5~9 .lut_mask = 64'h00000F0F000000AA;
defparam \vga_logic_inst|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|Add5~13 (
// Equation(s):
// \vga_logic_inst|Add5~13_sumout  = SUM(( !\vga_logic_inst|Add0~13_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]) ) + ( \vga_logic_inst|Add5~10  ))
// \vga_logic_inst|Add5~14  = CARRY(( !\vga_logic_inst|Add0~13_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]) ) + ( \vga_logic_inst|Add5~10  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(!\vga_logic_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~13_sumout ),
	.cout(\vga_logic_inst|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~13 .extended_lut = "off";
defparam \vga_logic_inst|Add5~13 .lut_mask = 64'h0000F5F50000FF00;
defparam \vga_logic_inst|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|Add5~17 (
// Equation(s):
// \vga_logic_inst|Add5~17_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]) ) + ( !\vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add5~14  ))
// \vga_logic_inst|Add5~18  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]) ) + ( !\vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add5~14  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add0~9_sumout ),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~17_sumout ),
	.cout(\vga_logic_inst|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~17 .extended_lut = "off";
defparam \vga_logic_inst|Add5~17 .lut_mask = 64'h00000F0F000000CC;
defparam \vga_logic_inst|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|Add5~21 (
// Equation(s):
// \vga_logic_inst|Add5~21_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [6]) ) + ( !\vga_logic_inst|Add0~5_sumout  ) + ( \vga_logic_inst|Add5~18  ))
// \vga_logic_inst|Add5~22  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [6]) ) + ( !\vga_logic_inst|Add0~5_sumout  ) + ( \vga_logic_inst|Add5~18  ))

	.dataa(!\vga_logic_inst|Add0~5_sumout ),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~21_sumout ),
	.cout(\vga_logic_inst|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~21 .extended_lut = "off";
defparam \vga_logic_inst|Add5~21 .lut_mask = 64'h0000555500000C0C;
defparam \vga_logic_inst|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|Add5~25 (
// Equation(s):
// \vga_logic_inst|Add5~25_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7]) ) + ( !\vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add5~22  ))
// \vga_logic_inst|Add5~26  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7]) ) + ( !\vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add5~22  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add0~29_sumout ),
	.datad(!\the_vga_driver|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~25_sumout ),
	.cout(\vga_logic_inst|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~25 .extended_lut = "off";
defparam \vga_logic_inst|Add5~25 .lut_mask = 64'h00000F0F000000CC;
defparam \vga_logic_inst|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N39
cyclonev_lcell_comb \vga_logic_inst|Add5~29 (
// Equation(s):
// \vga_logic_inst|Add5~29_sumout  = SUM(( (\the_vga_driver|h_counter [8] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) + ( !\vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add5~26  ))
// \vga_logic_inst|Add5~30  = CARRY(( (\the_vga_driver|h_counter [8] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) + ( !\vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add5~26  ))

	.dataa(!\the_vga_driver|h_counter [8]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~29_sumout ),
	.cout(\vga_logic_inst|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~29 .extended_lut = "off";
defparam \vga_logic_inst|Add5~29 .lut_mask = 64'h00000F0F00004444;
defparam \vga_logic_inst|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|Add5~33 (
// Equation(s):
// \vga_logic_inst|Add5~33_sumout  = SUM(( !\vga_logic_inst|Add0~1_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [9]) ) + ( \vga_logic_inst|Add5~30  ))
// \vga_logic_inst|Add5~34  = CARRY(( !\vga_logic_inst|Add0~1_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [9]) ) + ( \vga_logic_inst|Add5~30  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|h_counter [9]),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~33_sumout ),
	.cout(\vga_logic_inst|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~33 .extended_lut = "off";
defparam \vga_logic_inst|Add5~33 .lut_mask = 64'h0000DDDD0000FF00;
defparam \vga_logic_inst|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|Add5~1 (
// Equation(s):
// \vga_logic_inst|Add5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~1 .extended_lut = "off";
defparam \vga_logic_inst|Add5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[5]~1 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout  = ( \control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [2] & ( (!\main_fsm|processing_has_run_once~q ) # (\control_regs|zoom_level_reg [0]) ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( 
// \control_regs|zoom_level_reg [2] ) ) # ( \control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [2] & ( (!\control_regs|zoom_level_reg [0]) # (!\main_fsm|processing_has_run_once~q ) ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( 
// !\control_regs|zoom_level_reg [2] & ( (!\control_regs|zoom_level_reg [0]) # (!\main_fsm|processing_has_run_once~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\control_regs|zoom_level_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~1 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~1 .lut_mask = 64'hFFF0FFF0FFFFFF0F;
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[6]~2 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout  = (\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [2] & \main_fsm|processing_has_run_once~DUPLICATE_q ))

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(!\control_regs|zoom_level_reg [2]),
	.datac(gnd),
	.datad(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~2 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~2 .lut_mask = 64'h0044004400440044;
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N39
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[7]~3 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  = ( \control_regs|zoom_level_reg [0] & ( !\main_fsm|processing_has_run_once~q  ) ) # ( !\control_regs|zoom_level_reg [0] & ( (!\main_fsm|processing_has_run_once~q ) # (!\control_regs|zoom_level_reg [2] $ 
// (\control_regs|zoom_level_reg [1])) ) )

	.dataa(gnd),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(gnd),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~3 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~3 .lut_mask = 64'hFCCFFCCFCCCCCCCC;
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \vga_display_zoom_level[2]~0 (
// Equation(s):
// \vga_display_zoom_level[2]~0_combout  = ( \control_regs|zoom_level_reg [2] & ( \main_fsm|processing_has_run_once~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [2]),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[2]~0 .extended_lut = "off";
defparam \vga_display_zoom_level[2]~0 .lut_mask = 64'h000000000000FFFF;
defparam \vga_display_zoom_level[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \vga_display_zoom_level[1]~1 (
// Equation(s):
// \vga_display_zoom_level[1]~1_combout  = (\main_fsm|processing_has_run_once~DUPLICATE_q  & \control_regs|zoom_level_reg [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[1]~1 .extended_lut = "off";
defparam \vga_display_zoom_level[1]~1 .lut_mask = 64'h000F000F000F000F;
defparam \vga_display_zoom_level[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[5]~5 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[5]~5_combout  = ( \main_fsm|processing_has_run_once~DUPLICATE_q  & ( (!\control_regs|zoom_level_reg [1]) # (\control_regs|zoom_level_reg [0]) ) ) # ( !\main_fsm|processing_has_run_once~DUPLICATE_q  )

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~5 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~5 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N33
cyclonev_lcell_comb \the_vga_driver|next_y[0]~8 (
// Equation(s):
// \the_vga_driver|next_y[0]~8_combout  = ( \the_vga_driver|v_counter [0] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|v_counter [0]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[0]~8 .extended_lut = "off";
defparam \the_vga_driver|next_y[0]~8 .lut_mask = 64'h0000FFFF00000000;
defparam \the_vga_driver|next_y[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|Add4~46 (
// Equation(s):
// \vga_logic_inst|Add4~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add4~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~46 .extended_lut = "off";
defparam \vga_logic_inst|Add4~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_logic_inst|Add4~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N21
cyclonev_lcell_comb \vga_logic_inst|Add4~5 (
// Equation(s):
// \vga_logic_inst|Add4~5_sumout  = SUM(( ((!\vga_display_zoom_level[2]~0_combout  & (!\vga_display_zoom_level[1]~1_combout )) # (\vga_display_zoom_level[2]~0_combout  & ((!\vga_logic_inst|IMG_WIDTH_OUT[5]~5_combout )))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ) ) + ( \the_vga_driver|next_y[0]~8_combout  ) + ( \vga_logic_inst|Add4~46_cout  ))
// \vga_logic_inst|Add4~6  = CARRY(( ((!\vga_display_zoom_level[2]~0_combout  & (!\vga_display_zoom_level[1]~1_combout )) # (\vga_display_zoom_level[2]~0_combout  & ((!\vga_logic_inst|IMG_WIDTH_OUT[5]~5_combout )))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ) ) + ( \the_vga_driver|next_y[0]~8_combout  ) + ( \vga_logic_inst|Add4~46_cout  ))

	.dataa(!\vga_display_zoom_level[2]~0_combout ),
	.datab(!\vga_display_zoom_level[1]~1_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[5]~5_combout ),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|next_y[0]~8_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~5_sumout ),
	.cout(\vga_logic_inst|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~5 .extended_lut = "off";
defparam \vga_logic_inst|Add4~5 .lut_mask = 64'h0000FF000000D8FF;
defparam \vga_logic_inst|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|Add4~9 (
// Equation(s):
// \vga_logic_inst|Add4~9_sumout  = SUM(( \the_vga_driver|next_y[1]~2_combout  ) + ( (!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  $ (((\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ))))) # (\vga_logic_inst|Equal2~0_combout  & (((\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ))) ) + ( \vga_logic_inst|Add4~6  ))
// \vga_logic_inst|Add4~10  = CARRY(( \the_vga_driver|next_y[1]~2_combout  ) + ( (!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  $ (((\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ))))) # (\vga_logic_inst|Equal2~0_combout  & (((\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ))) ) + ( \vga_logic_inst|Add4~6  ))

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datad(!\the_vga_driver|next_y[1]~2_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~9_sumout ),
	.cout(\vga_logic_inst|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~9 .extended_lut = "off";
defparam \vga_logic_inst|Add4~9 .lut_mask = 64'h00006CA0000000FF;
defparam \vga_logic_inst|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|Add4~13 (
// Equation(s):
// \vga_logic_inst|Add4~13_sumout  = SUM(( \the_vga_driver|next_y[2]~5_combout  ) + ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ((!\vga_logic_inst|Equal2~0_combout ) # ((!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout  & 
// !\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )))) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (((\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout )))) ) + ( \vga_logic_inst|Add4~10  ))
// \vga_logic_inst|Add4~14  = CARRY(( \the_vga_driver|next_y[2]~5_combout  ) + ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ((!\vga_logic_inst|Equal2~0_combout ) # ((!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout  & 
// !\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )))) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (((\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout )))) ) + ( \vga_logic_inst|Add4~10  ))

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datad(!\the_vga_driver|next_y[2]~5_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~13_sumout ),
	.cout(\vga_logic_inst|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~13 .extended_lut = "off";
defparam \vga_logic_inst|Add4~13 .lut_mask = 64'h00001C50000000FF;
defparam \vga_logic_inst|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|Add4~17 (
// Equation(s):
// \vga_logic_inst|Add4~17_sumout  = SUM(( \the_vga_driver|next_y[3]~4_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal1~0_combout 
// ) # (\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add4~14  ))
// \vga_logic_inst|Add4~18  = CARRY(( \the_vga_driver|next_y[3]~4_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal1~0_combout ) # 
// (\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add4~14  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\the_vga_driver|next_y[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~17_sumout ),
	.cout(\vga_logic_inst|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~17 .extended_lut = "off";
defparam \vga_logic_inst|Add4~17 .lut_mask = 64'h00002626000000FF;
defparam \vga_logic_inst|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|Add4~21 (
// Equation(s):
// \vga_logic_inst|Add4~21_sumout  = SUM(( \the_vga_driver|next_y[4]~3_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((\vga_logic_inst|Equal0~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) ) + ( \vga_logic_inst|Add4~18  ))
// \vga_logic_inst|Add4~22  = CARRY(( \the_vga_driver|next_y[4]~3_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((\vga_logic_inst|Equal0~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) ) + ( \vga_logic_inst|Add4~18  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\the_vga_driver|next_y[4]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~21_sumout ),
	.cout(\vga_logic_inst|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~21 .extended_lut = "off";
defparam \vga_logic_inst|Add4~21 .lut_mask = 64'h0000554400000F0F;
defparam \vga_logic_inst|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|Add4~25 (
// Equation(s):
// \vga_logic_inst|Add4~25_sumout  = SUM(( !\vga_logic_inst|Add1~3_combout  $ (((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ))) ) + ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [5]) ) + ( 
// \vga_logic_inst|Add4~22  ))
// \vga_logic_inst|Add4~26  = CARRY(( !\vga_logic_inst|Add1~3_combout  $ (((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ))) ) + ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [5]) ) + ( 
// \vga_logic_inst|Add4~22  ))

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\vga_logic_inst|Add1~3_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [5]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~25_sumout ),
	.cout(\vga_logic_inst|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~25 .extended_lut = "off";
defparam \vga_logic_inst|Add4~25 .lut_mask = 64'h0000FF330000A05F;
defparam \vga_logic_inst|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N39
cyclonev_lcell_comb \vga_logic_inst|Add4~29 (
// Equation(s):
// \vga_logic_inst|Add4~29_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6]) ) + ( !\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  $ (\vga_logic_inst|Add1~4_combout ) ) + ( \vga_logic_inst|Add4~26  ))
// \vga_logic_inst|Add4~30  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6]) ) + ( !\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  $ (\vga_logic_inst|Add1~4_combout ) ) + ( \vga_logic_inst|Add4~26  ))

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add1~4_combout ),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~29_sumout ),
	.cout(\vga_logic_inst|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~29 .extended_lut = "off";
defparam \vga_logic_inst|Add4~29 .lut_mask = 64'h00005A5A000000CC;
defparam \vga_logic_inst|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|Add4~33 (
// Equation(s):
// \vga_logic_inst|Add4~33_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [7]) ) + ( !\vga_logic_inst|Equal0~0_combout  $ (\vga_logic_inst|Add1~0_combout ) ) + ( \vga_logic_inst|Add4~30  ))
// \vga_logic_inst|Add4~34  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [7]) ) + ( !\vga_logic_inst|Equal0~0_combout  $ (\vga_logic_inst|Add1~0_combout ) ) + ( \vga_logic_inst|Add4~30  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add1~0_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~33_sumout ),
	.cout(\vga_logic_inst|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~33 .extended_lut = "off";
defparam \vga_logic_inst|Add4~33 .lut_mask = 64'h00000FF0000000CC;
defparam \vga_logic_inst|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|Add4~37 (
// Equation(s):
// \vga_logic_inst|Add4~37_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [8]) ) + ( VCC ) + ( \vga_logic_inst|Add4~34  ))
// \vga_logic_inst|Add4~38  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [8]) ) + ( VCC ) + ( \vga_logic_inst|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~37_sumout ),
	.cout(\vga_logic_inst|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~37 .extended_lut = "off";
defparam \vga_logic_inst|Add4~37 .lut_mask = 64'h00000000000000F0;
defparam \vga_logic_inst|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N48
cyclonev_lcell_comb \vga_logic_inst|Add4~41 (
// Equation(s):
// \vga_logic_inst|Add4~41_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [9]) ) + ( VCC ) + ( \vga_logic_inst|Add4~38  ))
// \vga_logic_inst|Add4~42  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [9]) ) + ( VCC ) + ( \vga_logic_inst|Add4~38  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~41_sumout ),
	.cout(\vga_logic_inst|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~41 .extended_lut = "off";
defparam \vga_logic_inst|Add4~41 .lut_mask = 64'h0000000000000C0C;
defparam \vga_logic_inst|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N51
cyclonev_lcell_comb \vga_logic_inst|Add4~1 (
// Equation(s):
// \vga_logic_inst|Add4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~1 .extended_lut = "off";
defparam \vga_logic_inst|Add4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y20_N0
cyclonev_mac \vga_logic_inst|Mult0~324 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga_logic_inst|Equal0~0_combout ,\vga_logic_inst|Equal1~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout ,\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ,\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ,\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ,!
\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ,gnd,gnd,gnd}),
	.ay({\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,
\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~37_sumout ,\vga_logic_inst|Add4~33_sumout ,\vga_logic_inst|Add4~29_sumout ,\vga_logic_inst|Add4~25_sumout ,\vga_logic_inst|Add4~21_sumout ,\vga_logic_inst|Add4~17_sumout ,\vga_logic_inst|Add4~13_sumout ,
\vga_logic_inst|Add4~9_sumout ,\vga_logic_inst|Add4~5_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga_logic_inst|Mult0~324_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga_logic_inst|Mult0~324 .accumulate_clock = "none";
defparam \vga_logic_inst|Mult0~324 .ax_clock = "none";
defparam \vga_logic_inst|Mult0~324 .ax_width = 10;
defparam \vga_logic_inst|Mult0~324 .ay_scan_in_clock = "none";
defparam \vga_logic_inst|Mult0~324 .ay_scan_in_width = 18;
defparam \vga_logic_inst|Mult0~324 .ay_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~324 .az_clock = "none";
defparam \vga_logic_inst|Mult0~324 .bx_clock = "none";
defparam \vga_logic_inst|Mult0~324 .by_clock = "none";
defparam \vga_logic_inst|Mult0~324 .by_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~324 .bz_clock = "none";
defparam \vga_logic_inst|Mult0~324 .coef_a_0 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_a_1 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_a_2 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_a_3 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_a_4 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_a_5 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_a_6 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_a_7 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_0 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_1 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_2 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_3 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_4 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_5 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_6 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_b_7 = 0;
defparam \vga_logic_inst|Mult0~324 .coef_sel_a_clock = "none";
defparam \vga_logic_inst|Mult0~324 .coef_sel_b_clock = "none";
defparam \vga_logic_inst|Mult0~324 .delay_scan_out_ay = "false";
defparam \vga_logic_inst|Mult0~324 .delay_scan_out_by = "false";
defparam \vga_logic_inst|Mult0~324 .enable_double_accum = "false";
defparam \vga_logic_inst|Mult0~324 .load_const_clock = "none";
defparam \vga_logic_inst|Mult0~324 .load_const_value = 0;
defparam \vga_logic_inst|Mult0~324 .mode_sub_location = 0;
defparam \vga_logic_inst|Mult0~324 .negate_clock = "none";
defparam \vga_logic_inst|Mult0~324 .operand_source_max = "input";
defparam \vga_logic_inst|Mult0~324 .operand_source_may = "input";
defparam \vga_logic_inst|Mult0~324 .operand_source_mbx = "input";
defparam \vga_logic_inst|Mult0~324 .operand_source_mby = "input";
defparam \vga_logic_inst|Mult0~324 .operation_mode = "m18x18_full";
defparam \vga_logic_inst|Mult0~324 .output_clock = "none";
defparam \vga_logic_inst|Mult0~324 .preadder_subtract_a = "false";
defparam \vga_logic_inst|Mult0~324 .preadder_subtract_b = "false";
defparam \vga_logic_inst|Mult0~324 .result_a_width = 64;
defparam \vga_logic_inst|Mult0~324 .signed_max = "false";
defparam \vga_logic_inst|Mult0~324 .signed_may = "false";
defparam \vga_logic_inst|Mult0~324 .signed_mbx = "false";
defparam \vga_logic_inst|Mult0~324 .signed_mby = "false";
defparam \vga_logic_inst|Mult0~324 .sub_clock = "none";
defparam \vga_logic_inst|Mult0~324 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \vga_logic_inst|Add6~25 (
// Equation(s):
// \vga_logic_inst|Add6~25_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( \vga_logic_inst|Mult0~324_resulta  ) + ( !VCC ))
// \vga_logic_inst|Add6~26  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( \vga_logic_inst|Mult0~324_resulta  ) + ( !VCC ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~324_resulta ),
	.datad(!\the_vga_driver|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~25_sumout ),
	.cout(\vga_logic_inst|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~25 .extended_lut = "off";
defparam \vga_logic_inst|Add6~25 .lut_mask = 64'h0000F0F0000000AA;
defparam \vga_logic_inst|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \vga_logic_inst|Add6~29 (
// Equation(s):
// \vga_logic_inst|Add6~29_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( \vga_logic_inst|Mult0~325  ) + ( \vga_logic_inst|Add6~26  ))
// \vga_logic_inst|Add6~30  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( \vga_logic_inst|Mult0~325  ) + ( \vga_logic_inst|Add6~26  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~325 ),
	.datad(!\the_vga_driver|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~29_sumout ),
	.cout(\vga_logic_inst|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~29 .extended_lut = "off";
defparam \vga_logic_inst|Add6~29 .lut_mask = 64'h0000F0F0000000AA;
defparam \vga_logic_inst|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|Add6~33 (
// Equation(s):
// \vga_logic_inst|Add6~33_sumout  = SUM(( \vga_logic_inst|Mult0~326  ) + ( \vga_logic_inst|Add5~5_sumout  ) + ( \vga_logic_inst|Add6~30  ))
// \vga_logic_inst|Add6~34  = CARRY(( \vga_logic_inst|Mult0~326  ) + ( \vga_logic_inst|Add5~5_sumout  ) + ( \vga_logic_inst|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~5_sumout ),
	.datad(!\vga_logic_inst|Mult0~326 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~33_sumout ),
	.cout(\vga_logic_inst|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~33 .extended_lut = "off";
defparam \vga_logic_inst|Add6~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \vga_logic_inst|Add6~37 (
// Equation(s):
// \vga_logic_inst|Add6~37_sumout  = SUM(( \vga_logic_inst|Mult0~327  ) + ( \vga_logic_inst|Add5~9_sumout  ) + ( \vga_logic_inst|Add6~34  ))
// \vga_logic_inst|Add6~38  = CARRY(( \vga_logic_inst|Mult0~327  ) + ( \vga_logic_inst|Add5~9_sumout  ) + ( \vga_logic_inst|Add6~34  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~9_sumout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~37_sumout ),
	.cout(\vga_logic_inst|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~37 .extended_lut = "off";
defparam \vga_logic_inst|Add6~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga_logic_inst|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|Add6~41 (
// Equation(s):
// \vga_logic_inst|Add6~41_sumout  = SUM(( \vga_logic_inst|Mult0~328  ) + ( \vga_logic_inst|Add5~13_sumout  ) + ( \vga_logic_inst|Add6~38  ))
// \vga_logic_inst|Add6~42  = CARRY(( \vga_logic_inst|Mult0~328  ) + ( \vga_logic_inst|Add5~13_sumout  ) + ( \vga_logic_inst|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~13_sumout ),
	.datad(!\vga_logic_inst|Mult0~328 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~41_sumout ),
	.cout(\vga_logic_inst|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~41 .extended_lut = "off";
defparam \vga_logic_inst|Add6~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|Add6~45 (
// Equation(s):
// \vga_logic_inst|Add6~45_sumout  = SUM(( \vga_logic_inst|Mult0~329  ) + ( \vga_logic_inst|Add5~17_sumout  ) + ( \vga_logic_inst|Add6~42  ))
// \vga_logic_inst|Add6~46  = CARRY(( \vga_logic_inst|Mult0~329  ) + ( \vga_logic_inst|Add5~17_sumout  ) + ( \vga_logic_inst|Add6~42  ))

	.dataa(!\vga_logic_inst|Add5~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~45_sumout ),
	.cout(\vga_logic_inst|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~45 .extended_lut = "off";
defparam \vga_logic_inst|Add6~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_logic_inst|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|Add6~49 (
// Equation(s):
// \vga_logic_inst|Add6~49_sumout  = SUM(( \vga_logic_inst|Mult0~330  ) + ( \vga_logic_inst|Add5~21_sumout  ) + ( \vga_logic_inst|Add6~46  ))
// \vga_logic_inst|Add6~50  = CARRY(( \vga_logic_inst|Mult0~330  ) + ( \vga_logic_inst|Add5~21_sumout  ) + ( \vga_logic_inst|Add6~46  ))

	.dataa(!\vga_logic_inst|Add5~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~330 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~49_sumout ),
	.cout(\vga_logic_inst|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~49 .extended_lut = "off";
defparam \vga_logic_inst|Add6~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_logic_inst|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \vga_logic_inst|Add6~53 (
// Equation(s):
// \vga_logic_inst|Add6~53_sumout  = SUM(( \vga_logic_inst|Add5~25_sumout  ) + ( \vga_logic_inst|Mult0~331  ) + ( \vga_logic_inst|Add6~50  ))
// \vga_logic_inst|Add6~54  = CARRY(( \vga_logic_inst|Add5~25_sumout  ) + ( \vga_logic_inst|Mult0~331  ) + ( \vga_logic_inst|Add6~50  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~25_sumout ),
	.datac(!\vga_logic_inst|Mult0~331 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~53_sumout ),
	.cout(\vga_logic_inst|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~53 .extended_lut = "off";
defparam \vga_logic_inst|Add6~53 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|Add6~57 (
// Equation(s):
// \vga_logic_inst|Add6~57_sumout  = SUM(( \vga_logic_inst|Add5~29_sumout  ) + ( \vga_logic_inst|Mult0~332  ) + ( \vga_logic_inst|Add6~54  ))
// \vga_logic_inst|Add6~58  = CARRY(( \vga_logic_inst|Add5~29_sumout  ) + ( \vga_logic_inst|Mult0~332  ) + ( \vga_logic_inst|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~332 ),
	.datad(!\vga_logic_inst|Add5~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~57_sumout ),
	.cout(\vga_logic_inst|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~57 .extended_lut = "off";
defparam \vga_logic_inst|Add6~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|Add6~61 (
// Equation(s):
// \vga_logic_inst|Add6~61_sumout  = SUM(( \vga_logic_inst|Mult0~333  ) + ( \vga_logic_inst|Add5~33_sumout  ) + ( \vga_logic_inst|Add6~58  ))
// \vga_logic_inst|Add6~62  = CARRY(( \vga_logic_inst|Mult0~333  ) + ( \vga_logic_inst|Add5~33_sumout  ) + ( \vga_logic_inst|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~33_sumout ),
	.datad(!\vga_logic_inst|Mult0~333 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~61_sumout ),
	.cout(\vga_logic_inst|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~61 .extended_lut = "off";
defparam \vga_logic_inst|Add6~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \vga_logic_inst|Add6~65 (
// Equation(s):
// \vga_logic_inst|Add6~65_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~334  ) + ( \vga_logic_inst|Add6~62  ))
// \vga_logic_inst|Add6~66  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~334  ) + ( \vga_logic_inst|Add6~62  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~334 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~65_sumout ),
	.cout(\vga_logic_inst|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~65 .extended_lut = "off";
defparam \vga_logic_inst|Add6~65 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \vga_logic_inst|Add6~69 (
// Equation(s):
// \vga_logic_inst|Add6~69_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~335  ) + ( \vga_logic_inst|Add6~66  ))
// \vga_logic_inst|Add6~70  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~335  ) + ( \vga_logic_inst|Add6~66  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~335 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~69_sumout ),
	.cout(\vga_logic_inst|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~69 .extended_lut = "off";
defparam \vga_logic_inst|Add6~69 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|Add6~73 (
// Equation(s):
// \vga_logic_inst|Add6~73_sumout  = SUM(( \vga_logic_inst|Mult0~336  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~70  ))
// \vga_logic_inst|Add6~74  = CARRY(( \vga_logic_inst|Mult0~336  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~70  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~336 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~73_sumout ),
	.cout(\vga_logic_inst|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~73 .extended_lut = "off";
defparam \vga_logic_inst|Add6~73 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga_logic_inst|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \vga_logic_inst|Add6~17 (
// Equation(s):
// \vga_logic_inst|Add6~17_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~337  ) + ( \vga_logic_inst|Add6~74  ))
// \vga_logic_inst|Add6~18  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~337  ) + ( \vga_logic_inst|Add6~74  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~337 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~17_sumout ),
	.cout(\vga_logic_inst|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~17 .extended_lut = "off";
defparam \vga_logic_inst|Add6~17 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|Add6~21 (
// Equation(s):
// \vga_logic_inst|Add6~21_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~338  ) + ( \vga_logic_inst|Add6~18  ))
// \vga_logic_inst|Add6~22  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~338  ) + ( \vga_logic_inst|Add6~18  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~338 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~21_sumout ),
	.cout(\vga_logic_inst|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~21 .extended_lut = "off";
defparam \vga_logic_inst|Add6~21 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|Add6~13 (
// Equation(s):
// \vga_logic_inst|Add6~13_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~339  ) + ( \vga_logic_inst|Add6~22  ))
// \vga_logic_inst|Add6~14  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~339  ) + ( \vga_logic_inst|Add6~22  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~339 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~13_sumout ),
	.cout(\vga_logic_inst|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~13 .extended_lut = "off";
defparam \vga_logic_inst|Add6~13 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \vga_logic_inst|Add6~5 (
// Equation(s):
// \vga_logic_inst|Add6~5_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~340  ) + ( \vga_logic_inst|Add6~14  ))
// \vga_logic_inst|Add6~6  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~340  ) + ( \vga_logic_inst|Add6~14  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~340 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~5_sumout ),
	.cout(\vga_logic_inst|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~5 .extended_lut = "off";
defparam \vga_logic_inst|Add6~5 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N51
cyclonev_lcell_comb \vga_logic_inst|Add6~9 (
// Equation(s):
// \vga_logic_inst|Add6~9_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~341  ) + ( \vga_logic_inst|Add6~6  ))
// \vga_logic_inst|Add6~10  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~341  ) + ( \vga_logic_inst|Add6~6  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(!\vga_logic_inst|Mult0~341 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~9_sumout ),
	.cout(\vga_logic_inst|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~9 .extended_lut = "off";
defparam \vga_logic_inst|Add6~9 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \the_vga_driver|next_x[8]~1 (
// Equation(s):
// \the_vga_driver|next_x[8]~1_combout  = (\the_vga_driver|h_counter [8] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(gnd),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[8]~1 .extended_lut = "off";
defparam \the_vga_driver|next_x[8]~1 .lut_mask = 64'h3300330033003300;
defparam \the_vga_driver|next_x[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N9
cyclonev_lcell_comb \the_vga_driver|next_x[9]~0 (
// Equation(s):
// \the_vga_driver|next_x[9]~0_combout  = ( \the_vga_driver|h_counter [9] & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[9]~0 .extended_lut = "off";
defparam \the_vga_driver|next_x[9]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \the_vga_driver|next_x[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \vga_logic_inst|Add2~26 (
// Equation(s):
// \vga_logic_inst|Add2~26_cout  = CARRY(( \vga_logic_inst|Add0~17_sumout  ) + ( !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~26 .extended_lut = "off";
defparam \vga_logic_inst|Add2~26 .lut_mask = 64'h000000FF000000FF;
defparam \vga_logic_inst|Add2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \vga_logic_inst|Add2~22 (
// Equation(s):
// \vga_logic_inst|Add2~22_cout  = CARRY(( \vga_logic_inst|Add0~13_sumout  ) + ( (!\control_regs|zoom_level_reg [2] & (\control_regs|zoom_level_reg [1] & (\control_regs|zoom_level_reg [0] & \main_fsm|processing_has_run_once~q ))) ) + ( 
// \vga_logic_inst|Add2~26_cout  ))

	.dataa(!\control_regs|zoom_level_reg [2]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\vga_logic_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~22 .extended_lut = "off";
defparam \vga_logic_inst|Add2~22 .lut_mask = 64'h0000FFFD000000FF;
defparam \vga_logic_inst|Add2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \vga_logic_inst|Add2~18 (
// Equation(s):
// \vga_logic_inst|Add2~18_cout  = CARRY(( (!\main_fsm|processing_has_run_once~q ) # ((!\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [2]) # (!\control_regs|zoom_level_reg [1]))) # (\control_regs|zoom_level_reg [0] & 
// (\control_regs|zoom_level_reg [2]))) ) + ( \vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add2~22_cout  ))

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(!\control_regs|zoom_level_reg [2]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~18 .extended_lut = "off";
defparam \vga_logic_inst|Add2~18 .lut_mask = 64'h0000FF000000FFB9;
defparam \vga_logic_inst|Add2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N9
cyclonev_lcell_comb \vga_logic_inst|Add2~14 (
// Equation(s):
// \vga_logic_inst|Add2~14_cout  = CARRY(( (\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [2] & \main_fsm|processing_has_run_once~q )) ) + ( \vga_logic_inst|Add0~5_sumout  ) + ( \vga_logic_inst|Add2~18_cout  ))

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(!\control_regs|zoom_level_reg [2]),
	.datac(!\vga_logic_inst|Add0~5_sumout ),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~14 .extended_lut = "off";
defparam \vga_logic_inst|Add2~14 .lut_mask = 64'h0000F0F000000044;
defparam \vga_logic_inst|Add2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \vga_logic_inst|Add2~9 (
// Equation(s):
// \vga_logic_inst|Add2~9_sumout  = SUM(( (\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout ) ) + ( \vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add2~14_cout  ))
// \vga_logic_inst|Add2~10  = CARRY(( (\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout ) ) + ( \vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add2~14_cout  ))

	.dataa(!\vga_logic_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~29_sumout ),
	.datad(!\vga_logic_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~9_sumout ),
	.cout(\vga_logic_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~9 .extended_lut = "off";
defparam \vga_logic_inst|Add2~9 .lut_mask = 64'h0000F0F0000055FF;
defparam \vga_logic_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \vga_logic_inst|Add2~5 (
// Equation(s):
// \vga_logic_inst|Add2~5_sumout  = SUM(( \vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Equal1~0_combout  ) + ( \vga_logic_inst|Add2~10  ))
// \vga_logic_inst|Add2~6  = CARRY(( \vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Equal1~0_combout  ) + ( \vga_logic_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\vga_logic_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~5_sumout ),
	.cout(\vga_logic_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~5 .extended_lut = "off";
defparam \vga_logic_inst|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \vga_logic_inst|Add2~1 (
// Equation(s):
// \vga_logic_inst|Add2~1_sumout  = SUM(( \vga_logic_inst|Add0~1_sumout  ) + ( \vga_logic_inst|Equal0~0_combout  ) + ( \vga_logic_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~1 .extended_lut = "off";
defparam \vga_logic_inst|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N45
cyclonev_lcell_comb \vga_logic_inst|LessThan1~0 (
// Equation(s):
// \vga_logic_inst|LessThan1~0_combout  = ( \the_vga_driver|h_counter [5] & ( \the_vga_driver|h_counter [6] & ( (!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout  & (\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  & \the_vga_driver|h_state.H_ACTIVE_STATE~q )) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )) ) ) ) # ( !\the_vga_driver|h_counter [5] & ( \the_vga_driver|h_counter [6] & ( 
// (!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  $ (\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( \the_vga_driver|h_counter [5] & ( !\the_vga_driver|h_counter [6] & ( 
// (\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout  $ (!\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) ) # ( !\the_vga_driver|h_counter [5] & ( !\the_vga_driver|h_counter [6] & ( 
// (!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout  & \vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\the_vga_driver|h_counter [5]),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~0 .lut_mask = 64'h0C0C030CC00C300C;
defparam \vga_logic_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N57
cyclonev_lcell_comb \vga_logic_inst|LessThan1~9 (
// Equation(s):
// \vga_logic_inst|LessThan1~9_combout  = ( \vga_logic_inst|LessThan1~0_combout  & ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ) ) ) ) # ( 
// \vga_logic_inst|LessThan1~0_combout  & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout  & (!\the_vga_driver|h_counter [3] & (!\the_vga_driver|h_counter [4] & \vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout  & ((!\the_vga_driver|h_counter [4]) # ((!\the_vga_driver|h_counter [3] & \vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout )))) ) ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ),
	.datab(!\the_vga_driver|h_counter [3]),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ),
	.datae(!\vga_logic_inst|LessThan1~0_combout ),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~9 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~9 .lut_mask = 64'h000050D4000055FF;
defparam \vga_logic_inst|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan1~2 (
// Equation(s):
// \vga_logic_inst|LessThan1~2_combout  = ( !\vga_logic_inst|LessThan1~9_combout  & ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  & !\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ) ) ) ) # ( 
// !\vga_logic_inst|LessThan1~9_combout  & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  & (\the_vga_driver|h_counter [6] & ((!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ) # (\the_vga_driver|h_counter [5])))) 
// # (\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout  & (((!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ) # (\the_vga_driver|h_counter [6])) # (\the_vga_driver|h_counter [5]))) ) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout ),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ),
	.datae(!\vga_logic_inst|LessThan1~9_combout ),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~2 .lut_mask = 64'h3F17000033000000;
defparam \vga_logic_inst|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan1~10 (
// Equation(s):
// \vga_logic_inst|LessThan1~10_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout  & \vga_logic_inst|LessThan1~0_combout ) ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( 
// (\vga_logic_inst|LessThan1~0_combout  & (!\the_vga_driver|h_counter [4] $ (\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [4]),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ),
	.datad(!\vga_logic_inst|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~10 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~10 .lut_mask = 64'h00C300C300F000F0;
defparam \vga_logic_inst|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \vga_logic_inst|LessThan1~1 (
// Equation(s):
// \vga_logic_inst|LessThan1~1_combout  = ( \vga_logic_inst|LessThan1~10_combout  & ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (\vga_logic_inst|Add0~21_sumout  & !\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ) ) ) ) # ( 
// \vga_logic_inst|LessThan1~10_combout  & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( (\vga_logic_inst|Add0~21_sumout  & (!\the_vga_driver|h_counter [2] & (!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout  $ (\the_vga_driver|h_counter [3])))) ) ) )

	.dataa(!\vga_logic_inst|Add0~21_sumout ),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(!\the_vga_driver|h_counter [3]),
	.datae(!\vga_logic_inst|LessThan1~10_combout ),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~1 .lut_mask = 64'h0000401000004444;
defparam \vga_logic_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan1~3 (
// Equation(s):
// \vga_logic_inst|LessThan1~3_combout  = ( !\vga_logic_inst|LessThan1~1_combout  & ( \vga_logic_inst|Add2~9_sumout  & ( (\the_vga_driver|h_counter [7] & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \vga_logic_inst|LessThan1~2_combout )) ) ) ) # ( 
// \vga_logic_inst|LessThan1~1_combout  & ( !\vga_logic_inst|Add2~9_sumout  & ( (\the_vga_driver|h_counter [7] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( !\vga_logic_inst|LessThan1~1_combout  & ( !\vga_logic_inst|Add2~9_sumout  & ( 
// ((\the_vga_driver|h_counter [7] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )) # (\vga_logic_inst|LessThan1~2_combout ) ) ) )

	.dataa(!\the_vga_driver|h_counter [7]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|LessThan1~2_combout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|LessThan1~1_combout ),
	.dataf(!\vga_logic_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~3 .lut_mask = 64'h4F4F444404040000;
defparam \vga_logic_inst|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \vga_logic_inst|LessThan1~4 (
// Equation(s):
// \vga_logic_inst|LessThan1~4_combout  = ( \vga_logic_inst|LessThan1~3_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & (((!\the_vga_driver|next_x[8]~1_combout  & \vga_logic_inst|Add2~5_sumout )) # (\vga_logic_inst|Add2~1_sumout ))) # 
// (\the_vga_driver|next_x[9]~0_combout  & (!\the_vga_driver|next_x[8]~1_combout  & (\vga_logic_inst|Add2~1_sumout  & \vga_logic_inst|Add2~5_sumout ))) ) ) # ( !\vga_logic_inst|LessThan1~3_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & 
// ((!\the_vga_driver|next_x[8]~1_combout ) # ((\vga_logic_inst|Add2~5_sumout ) # (\vga_logic_inst|Add2~1_sumout )))) # (\the_vga_driver|next_x[9]~0_combout  & (\vga_logic_inst|Add2~1_sumout  & ((!\the_vga_driver|next_x[8]~1_combout ) # 
// (\vga_logic_inst|Add2~5_sumout )))) ) )

	.dataa(!\the_vga_driver|next_x[8]~1_combout ),
	.datab(!\the_vga_driver|next_x[9]~0_combout ),
	.datac(!\vga_logic_inst|Add2~1_sumout ),
	.datad(!\vga_logic_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~4 .lut_mask = 64'h8ECF8ECF0C8E0C8E;
defparam \vga_logic_inst|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N3
cyclonev_lcell_comb \vga_logic_inst|LessThan3~10 (
// Equation(s):
// \vga_logic_inst|LessThan3~10_combout  = ( \vga_logic_inst|Add3~13_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|v_counter [9] & ((!\vga_logic_inst|Add3~17_sumout ) # (\the_vga_driver|v_counter [8])))) ) ) # ( 
// !\vga_logic_inst|Add3~13_sumout  & ( (!\vga_logic_inst|Add3~17_sumout ) # ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((\the_vga_driver|v_counter [8]) # (\the_vga_driver|v_counter [9])))) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_counter [9]),
	.datac(!\vga_logic_inst|Add3~17_sumout ),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~10 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~10 .lut_mask = 64'hF2FAF2FA20222022;
defparam \vga_logic_inst|LessThan3~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \vga_logic_inst|is_image_area~0 (
// Equation(s):
// \vga_logic_inst|is_image_area~0_combout  = ( \the_vga_driver|h_counter [5] & ( \vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (\the_vga_driver|h_counter [6] & \vga_logic_inst|Add0~9_sumout )) ) ) ) # ( 
// !\the_vga_driver|h_counter [5] & ( \vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (\the_vga_driver|h_counter [6] & !\vga_logic_inst|Add0~9_sumout )) ) ) ) # ( \the_vga_driver|h_counter [5] & ( 
// !\vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [6] & \vga_logic_inst|Add0~9_sumout )) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ((!\vga_logic_inst|Add0~9_sumout ))) ) ) ) # ( 
// !\the_vga_driver|h_counter [5] & ( !\vga_logic_inst|Add0~5_sumout  & ( (!\vga_logic_inst|Add0~9_sumout  & ((!\the_vga_driver|h_counter [6]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(!\vga_logic_inst|Add0~9_sumout ),
	.datae(!\the_vga_driver|h_counter [5]),
	.dataf(!\vga_logic_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~0 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~0 .lut_mask = 64'hF50055A00A00000A;
defparam \vga_logic_inst|is_image_area~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \vga_logic_inst|is_image_area~3 (
// Equation(s):
// \vga_logic_inst|is_image_area~3_combout  = ( \vga_logic_inst|Add0~29_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (\the_vga_driver|h_counter [7] & (!\the_vga_driver|h_counter [8] $ (\vga_logic_inst|Add0~25_sumout )))) ) ) # ( 
// !\vga_logic_inst|Add0~29_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [7] & (!\the_vga_driver|h_counter [8] $ (\vga_logic_inst|Add0~25_sumout )))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// (((!\vga_logic_inst|Add0~25_sumout )))) ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(!\vga_logic_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~3 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~3 .lut_mask = 64'hD520D52008020802;
defparam \vga_logic_inst|is_image_area~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N15
cyclonev_lcell_comb \vga_logic_inst|LessThan0~0 (
// Equation(s):
// \vga_logic_inst|LessThan0~0_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \vga_logic_inst|Add0~1_sumout  ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \vga_logic_inst|Add0~1_sumout  & ( !\the_vga_driver|h_counter [9] ) ) ) # ( 
// !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( !\vga_logic_inst|Add0~1_sumout  & ( \the_vga_driver|h_counter [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [9]),
	.datad(gnd),
	.datae(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.dataf(!\vga_logic_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan0~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan0~0 .lut_mask = 64'h0F0F0000F0F0FFFF;
defparam \vga_logic_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \vga_logic_inst|is_image_area~12 (
// Equation(s):
// \vga_logic_inst|is_image_area~12_combout  = ( \the_vga_driver|h_counter [3] & ( (!\the_vga_driver|h_counter [2] & (\vga_logic_inst|Add0~21_sumout  & \vga_logic_inst|Add0~17_sumout )) ) ) # ( !\the_vga_driver|h_counter [3] & ( ((!\the_vga_driver|h_counter 
// [2] & \vga_logic_inst|Add0~21_sumout )) # (\vga_logic_inst|Add0~17_sumout ) ) )

	.dataa(!\the_vga_driver|h_counter [2]),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~21_sumout ),
	.datad(!\vga_logic_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~12 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~12 .lut_mask = 64'h0AFF0AFF000A000A;
defparam \vga_logic_inst|is_image_area~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \vga_logic_inst|is_image_area~1 (
// Equation(s):
// \vga_logic_inst|is_image_area~1_combout  = ( \vga_logic_inst|Add0~13_sumout  & ( \vga_logic_inst|is_image_area~12_combout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]) ) ) ) # ( !\vga_logic_inst|Add0~13_sumout  & ( 
// \vga_logic_inst|is_image_area~12_combout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [4] & ((\vga_logic_inst|Add0~21_sumout ) # (\vga_logic_inst|Add0~17_sumout )))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// (((\vga_logic_inst|Add0~21_sumout )) # (\vga_logic_inst|Add0~17_sumout ))) ) ) ) # ( !\vga_logic_inst|Add0~13_sumout  & ( !\vga_logic_inst|is_image_area~12_combout  & ( (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ((\vga_logic_inst|Add0~21_sumout ) # 
// (\vga_logic_inst|Add0~17_sumout ))) ) ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(!\vga_logic_inst|Add0~17_sumout ),
	.datac(!\the_vga_driver|h_counter [4]),
	.datad(!\vga_logic_inst|Add0~21_sumout ),
	.datae(!\vga_logic_inst|Add0~13_sumout ),
	.dataf(!\vga_logic_inst|is_image_area~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~1 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~1 .lut_mask = 64'h1155000031F50A0A;
defparam \vga_logic_inst|is_image_area~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N45
cyclonev_lcell_comb \vga_logic_inst|is_image_area~4 (
// Equation(s):
// \vga_logic_inst|is_image_area~4_combout  = ( \the_vga_driver|h_counter [7] & ( \vga_logic_inst|Add0~25_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [8]) ) ) ) # ( !\the_vga_driver|h_counter [7] & ( 
// \vga_logic_inst|Add0~25_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (\the_vga_driver|h_counter [8] & !\vga_logic_inst|Add0~29_sumout )) ) ) ) # ( \the_vga_driver|h_counter [7] & ( !\vga_logic_inst|Add0~25_sumout  & ( 
// (!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # (!\vga_logic_inst|Add0~29_sumout ) ) ) ) # ( !\the_vga_driver|h_counter [7] & ( !\vga_logic_inst|Add0~25_sumout  & ( (!\vga_logic_inst|Add0~29_sumout ) # ((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// \the_vga_driver|h_counter [8])) ) ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [8]),
	.datad(!\vga_logic_inst|Add0~29_sumout ),
	.datae(!\the_vga_driver|h_counter [7]),
	.dataf(!\vga_logic_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~4 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~4 .lut_mask = 64'hFF0AFFAA0A000A0A;
defparam \vga_logic_inst|is_image_area~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \vga_logic_inst|is_image_area~11 (
// Equation(s):
// \vga_logic_inst|is_image_area~11_combout  = ( \the_vga_driver|h_counter [4] & ( \vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_counter [6]) # ((!\the_vga_driver|h_counter [5] & \vga_logic_inst|Add0~9_sumout )) ) ) ) # ( !\the_vga_driver|h_counter 
// [4] & ( \vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_counter [6]) # ((!\vga_logic_inst|Add0~13_sumout  & (!\the_vga_driver|h_counter [5] & \vga_logic_inst|Add0~9_sumout )) # (\vga_logic_inst|Add0~13_sumout  & ((!\the_vga_driver|h_counter [5]) # 
// (\vga_logic_inst|Add0~9_sumout )))) ) ) ) # ( \the_vga_driver|h_counter [4] & ( !\vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_counter [6] & (!\the_vga_driver|h_counter [5] & \vga_logic_inst|Add0~9_sumout )) ) ) ) # ( !\the_vga_driver|h_counter 
// [4] & ( !\vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_counter [6] & ((!\vga_logic_inst|Add0~13_sumout  & (!\the_vga_driver|h_counter [5] & \vga_logic_inst|Add0~9_sumout )) # (\vga_logic_inst|Add0~13_sumout  & ((!\the_vga_driver|h_counter [5]) # 
// (\vga_logic_inst|Add0~9_sumout ))))) ) ) )

	.dataa(!\the_vga_driver|h_counter [6]),
	.datab(!\vga_logic_inst|Add0~13_sumout ),
	.datac(!\the_vga_driver|h_counter [5]),
	.datad(!\vga_logic_inst|Add0~9_sumout ),
	.datae(!\the_vga_driver|h_counter [4]),
	.dataf(!\vga_logic_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~11 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~11 .lut_mask = 64'h20A200A0BAFBAAFA;
defparam \vga_logic_inst|is_image_area~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N39
cyclonev_lcell_comb \vga_logic_inst|is_image_area~2 (
// Equation(s):
// \vga_logic_inst|is_image_area~2_combout  = ( !\vga_logic_inst|is_image_area~11_combout  & ( \vga_logic_inst|Add0~5_sumout  & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  ) ) ) # ( \vga_logic_inst|is_image_area~11_combout  & ( 
// !\vga_logic_inst|Add0~5_sumout  & ( (!\vga_logic_inst|Add0~13_sumout  & !\vga_logic_inst|Add0~9_sumout ) ) ) ) # ( !\vga_logic_inst|is_image_area~11_combout  & ( !\vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # 
// ((!\vga_logic_inst|Add0~13_sumout  & !\vga_logic_inst|Add0~9_sumout )) ) ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~13_sumout ),
	.datad(!\vga_logic_inst|Add0~9_sumout ),
	.datae(!\vga_logic_inst|is_image_area~11_combout ),
	.dataf(!\vga_logic_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~2 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~2 .lut_mask = 64'hFAAAF000AAAA0000;
defparam \vga_logic_inst|is_image_area~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \vga_logic_inst|is_image_area~5 (
// Equation(s):
// \vga_logic_inst|is_image_area~5_combout  = ( \vga_logic_inst|is_image_area~4_combout  & ( \vga_logic_inst|is_image_area~2_combout  & ( (\vga_logic_inst|is_image_area~0_combout  & (\vga_logic_inst|is_image_area~3_combout  & 
// (!\vga_logic_inst|LessThan0~0_combout  & \vga_logic_inst|is_image_area~1_combout ))) ) ) ) # ( !\vga_logic_inst|is_image_area~4_combout  & ( \vga_logic_inst|is_image_area~2_combout  & ( !\vga_logic_inst|LessThan0~0_combout  ) ) ) # ( 
// \vga_logic_inst|is_image_area~4_combout  & ( !\vga_logic_inst|is_image_area~2_combout  & ( (\vga_logic_inst|is_image_area~3_combout  & !\vga_logic_inst|LessThan0~0_combout ) ) ) ) # ( !\vga_logic_inst|is_image_area~4_combout  & ( 
// !\vga_logic_inst|is_image_area~2_combout  & ( !\vga_logic_inst|LessThan0~0_combout  ) ) )

	.dataa(!\vga_logic_inst|is_image_area~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~3_combout ),
	.datac(!\vga_logic_inst|LessThan0~0_combout ),
	.datad(!\vga_logic_inst|is_image_area~1_combout ),
	.datae(!\vga_logic_inst|is_image_area~4_combout ),
	.dataf(!\vga_logic_inst|is_image_area~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~5 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~5 .lut_mask = 64'hF0F03030F0F00010;
defparam \vga_logic_inst|is_image_area~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N39
cyclonev_lcell_comb \vga_logic_inst|Add1~1 (
// Equation(s):
// \vga_logic_inst|Add1~1_combout  = ( \vga_logic_inst|Add1~0_combout  & ( !\vga_logic_inst|Equal0~0_combout  ) ) # ( !\vga_logic_inst|Add1~0_combout  & ( \vga_logic_inst|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~1 .extended_lut = "off";
defparam \vga_logic_inst|Add1~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \vga_logic_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan2~5 (
// Equation(s):
// \vga_logic_inst|LessThan2~5_combout  = ( \vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ( \the_vga_driver|v_counter [6] & ( ((\the_vga_driver|v_counter [5] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q )) # (\vga_logic_inst|Add1~3_combout ) ) ) ) # ( 
// !\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ( \the_vga_driver|v_counter [6] & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (((!\vga_logic_inst|Add1~3_combout ) # (\vga_logic_inst|Equal2~0_combout )) # (\the_vga_driver|v_counter [5]))) ) ) ) # ( 
// \vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ( !\the_vga_driver|v_counter [6] & ( \vga_logic_inst|Add1~3_combout  ) ) ) # ( !\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ( !\the_vga_driver|v_counter [6] & ( (\the_vga_driver|v_counter [5] & 
// (!\vga_logic_inst|Add1~3_combout  & (\vga_logic_inst|Equal2~0_combout  & !\the_vga_driver|v_state.V_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\the_vga_driver|v_counter [5]),
	.datab(!\vga_logic_inst|Add1~3_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datae(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~5 .lut_mask = 64'h04003333DF007733;
defparam \vga_logic_inst|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan2~6 (
// Equation(s):
// \vga_logic_inst|LessThan2~6_combout  = ( \the_vga_driver|v_counter [8] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) ) # ( !\the_vga_driver|v_counter [8] & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [9]) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~6 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \vga_logic_inst|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N48
cyclonev_lcell_comb \vga_logic_inst|Add1~2 (
// Equation(s):
// \vga_logic_inst|Add1~2_combout  = (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (\vga_logic_inst|Equal2~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & 
// ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~2 .extended_lut = "off";
defparam \vga_logic_inst|Add1~2 .lut_mask = 64'h0F500F500F500F50;
defparam \vga_logic_inst|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N27
cyclonev_lcell_comb \vga_logic_inst|LessThan2~3 (
// Equation(s):
// \vga_logic_inst|LessThan2~3_combout  = ( \vga_logic_inst|Add1~3_combout  & ( \the_vga_driver|v_counter [6] & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (!\vga_logic_inst|Equal2~0_combout  $ 
// (!\the_vga_driver|v_counter [5])))) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (((\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout )))) ) ) ) # ( !\vga_logic_inst|Add1~3_combout  & ( \the_vga_driver|v_counter [6] & ( 
// (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((!\the_vga_driver|v_counter [5] & (!\vga_logic_inst|Equal2~0_combout  & !\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout )) # (\the_vga_driver|v_counter [5] & ((\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ))))) ) ) 
// ) # ( \vga_logic_inst|Add1~3_combout  & ( !\the_vga_driver|v_counter [6] & ( (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ((!\the_vga_driver|v_counter [5]) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q ))) ) ) ) # ( !\vga_logic_inst|Add1~3_combout  & ( 
// !\the_vga_driver|v_counter [6] & ( (\vga_logic_inst|Equal2~0_combout  & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|v_counter [5] & !\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [5]),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datae(!\vga_logic_inst|Add1~3_combout ),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~3 .lut_mask = 64'h040000F3800C4833;
defparam \vga_logic_inst|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N57
cyclonev_lcell_comb \vga_logic_inst|LessThan2~2 (
// Equation(s):
// \vga_logic_inst|LessThan2~2_combout  = ( \the_vga_driver|v_counter [4] & ( \vga_logic_inst|Equal0~0_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (((!\the_vga_driver|v_state.V_ACTIVE_STATE~q )))) # 
// (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [3])) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ))) ) ) ) # ( !\the_vga_driver|v_counter [4] & ( \vga_logic_inst|Equal0~0_combout 
//  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & \the_vga_driver|v_counter [3]))) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & 
// (((\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) ) ) ) # ( \the_vga_driver|v_counter [4] & ( !\vga_logic_inst|Equal0~0_combout  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q ) # 
// ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # (\the_vga_driver|v_counter [3])))) ) ) ) # ( 
// !\the_vga_driver|v_counter [4] & ( !\vga_logic_inst|Equal0~0_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ) # ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [3])))) ) 
// ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datad(!\the_vga_driver|v_counter [3]),
	.datae(!\the_vga_driver|v_counter [4]),
	.dataf(!\vga_logic_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~2 .lut_mask = 64'hA0E0E8EC0585C5CD;
defparam \vga_logic_inst|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \vga_logic_inst|LessThan2~0 (
// Equation(s):
// \vga_logic_inst|LessThan2~0_combout  = ( \the_vga_driver|v_counter [0] & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  $ (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # (\the_vga_driver|v_counter [1]))) 
// # (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & ((\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) ) ) # ( !\the_vga_driver|v_counter [0] & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & 
// (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|v_counter [1]))) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & (((\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) ) )

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [1]),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~0 .lut_mask = 64'h085D085D8C5D8C5D;
defparam \vga_logic_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N33
cyclonev_lcell_comb \vga_logic_inst|LessThan2~1 (
// Equation(s):
// \vga_logic_inst|LessThan2~1_combout  = ( \the_vga_driver|v_counter [4] & ( \vga_logic_inst|Equal0~0_combout  & ( (!\the_vga_driver|v_counter [3] & (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  $ 
// (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) # (\the_vga_driver|v_counter [3] & (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  $ (\the_vga_driver|v_state.V_ACTIVE_STATE~q )))) ) ) ) # ( 
// !\the_vga_driver|v_counter [4] & ( \vga_logic_inst|Equal0~0_combout  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & \the_vga_driver|v_counter [3]))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\the_vga_driver|v_counter [3]) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q )))) ) ) ) # ( \the_vga_driver|v_counter [4] & ( !\vga_logic_inst|Equal0~0_combout 
//  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  $ (\the_vga_driver|v_counter [3])))) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))) ) ) ) # ( !\the_vga_driver|v_counter [4] & ( !\vga_logic_inst|Equal0~0_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & 
// (!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  $ (((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [3]))))) ) ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datad(!\the_vga_driver|v_counter [3]),
	.datae(!\the_vga_driver|v_counter [4]),
	.dataf(!\vga_logic_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~1 .lut_mask = 64'hA060282405814109;
defparam \vga_logic_inst|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \vga_logic_inst|LessThan2~4 (
// Equation(s):
// \vga_logic_inst|LessThan2~4_combout  = ( \vga_logic_inst|LessThan2~0_combout  & ( \vga_logic_inst|LessThan2~1_combout  & ( (\vga_logic_inst|LessThan2~3_combout  & ((!\vga_logic_inst|LessThan2~2_combout ) # ((\vga_logic_inst|Add1~2_combout  & 
// !\the_vga_driver|next_y[2]~5_combout )))) ) ) ) # ( !\vga_logic_inst|LessThan2~0_combout  & ( \vga_logic_inst|LessThan2~1_combout  & ( (\vga_logic_inst|LessThan2~3_combout  & (((!\the_vga_driver|next_y[2]~5_combout ) # 
// (!\vga_logic_inst|LessThan2~2_combout )) # (\vga_logic_inst|Add1~2_combout ))) ) ) ) # ( \vga_logic_inst|LessThan2~0_combout  & ( !\vga_logic_inst|LessThan2~1_combout  & ( (\vga_logic_inst|LessThan2~3_combout  & !\vga_logic_inst|LessThan2~2_combout ) ) ) 
// ) # ( !\vga_logic_inst|LessThan2~0_combout  & ( !\vga_logic_inst|LessThan2~1_combout  & ( (\vga_logic_inst|LessThan2~3_combout  & !\vga_logic_inst|LessThan2~2_combout ) ) ) )

	.dataa(!\vga_logic_inst|Add1~2_combout ),
	.datab(!\the_vga_driver|next_y[2]~5_combout ),
	.datac(!\vga_logic_inst|LessThan2~3_combout ),
	.datad(!\vga_logic_inst|LessThan2~2_combout ),
	.datae(!\vga_logic_inst|LessThan2~0_combout ),
	.dataf(!\vga_logic_inst|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~4 .lut_mask = 64'h0F000F000F0D0F04;
defparam \vga_logic_inst|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N51
cyclonev_lcell_comb \the_vga_driver|next_y[7]~6 (
// Equation(s):
// \the_vga_driver|next_y[7]~6_combout  = (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[7]~6 .extended_lut = "off";
defparam \the_vga_driver|next_y[7]~6 .lut_mask = 64'h00F000F000F000F0;
defparam \the_vga_driver|next_y[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \vga_logic_inst|LessThan0~1 (
// Equation(s):
// \vga_logic_inst|LessThan0~1_combout  = ( \vga_logic_inst|Add0~1_sumout  & ( \the_vga_driver|h_counter [9] & ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  ) ) ) # ( \vga_logic_inst|Add0~1_sumout  & ( !\the_vga_driver|h_counter [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add0~1_sumout ),
	.dataf(!\the_vga_driver|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan0~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_logic_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \vga_logic_inst|is_image_area~6 (
// Equation(s):
// \vga_logic_inst|is_image_area~6_combout  = ( \the_vga_driver|next_y[7]~6_combout  & ( !\vga_logic_inst|LessThan0~1_combout  & ( (!\vga_logic_inst|Add1~1_combout ) # (((\vga_logic_inst|LessThan2~5_combout  & !\vga_logic_inst|LessThan2~4_combout )) # 
// (\vga_logic_inst|LessThan2~6_combout )) ) ) ) # ( !\the_vga_driver|next_y[7]~6_combout  & ( !\vga_logic_inst|LessThan0~1_combout  & ( ((!\vga_logic_inst|Add1~1_combout  & (\vga_logic_inst|LessThan2~5_combout  & !\vga_logic_inst|LessThan2~4_combout ))) # 
// (\vga_logic_inst|LessThan2~6_combout ) ) ) )

	.dataa(!\vga_logic_inst|Add1~1_combout ),
	.datab(!\vga_logic_inst|LessThan2~5_combout ),
	.datac(!\vga_logic_inst|LessThan2~6_combout ),
	.datad(!\vga_logic_inst|LessThan2~4_combout ),
	.datae(!\the_vga_driver|next_y[7]~6_combout ),
	.dataf(!\vga_logic_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~6 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~6 .lut_mask = 64'h2F0FBFAF00000000;
defparam \vga_logic_inst|is_image_area~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N15
cyclonev_lcell_comb \vga_logic_inst|read_addr[17]~18 (
// Equation(s):
// \vga_logic_inst|read_addr[17]~18_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\vga_logic_inst|Add6~9_sumout  & (\vga_logic_inst|LessThan1~4_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~18_combout ),
	.datab(!\vga_logic_inst|Add6~9_sumout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|LessThan3~10_combout ),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|is_image_area~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[17]~18 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[17]~18 .lut_mask = 64'h0000000003010000;
defparam \vga_logic_inst|read_addr[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N16
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N26
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[4] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N51
cyclonev_lcell_comb \vga_logic_inst|is_image_area~8 (
// Equation(s):
// \vga_logic_inst|is_image_area~8_combout  = ( \vga_logic_inst|is_image_area~4_combout  & ( \vga_logic_inst|is_image_area~2_combout  & ( (!\vga_logic_inst|is_image_area~0_combout ) # ((!\vga_logic_inst|is_image_area~1_combout ) # 
// (!\vga_logic_inst|is_image_area~3_combout )) ) ) ) # ( \vga_logic_inst|is_image_area~4_combout  & ( !\vga_logic_inst|is_image_area~2_combout  & ( !\vga_logic_inst|is_image_area~3_combout  ) ) )

	.dataa(!\vga_logic_inst|is_image_area~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~1_combout ),
	.datac(!\vga_logic_inst|is_image_area~3_combout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|is_image_area~4_combout ),
	.dataf(!\vga_logic_inst|is_image_area~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~8 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~8 .lut_mask = 64'h0000F0F00000FEFE;
defparam \vga_logic_inst|is_image_area~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \vga_logic_inst|LessThan1~6 (
// Equation(s):
// \vga_logic_inst|LessThan1~6_combout  = ( \the_vga_driver|h_counter [8] & ( (\vga_logic_inst|Add2~5_sumout  & \the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) # ( !\the_vga_driver|h_counter [8] & ( \vga_logic_inst|Add2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add2~5_sumout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~6 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \vga_logic_inst|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \the_vga_driver|next_x[7]~2 (
// Equation(s):
// \the_vga_driver|next_x[7]~2_combout  = (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7])

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[7]~2 .extended_lut = "off";
defparam \the_vga_driver|next_x[7]~2 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \the_vga_driver|next_x[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan1~5 (
// Equation(s):
// \vga_logic_inst|LessThan1~5_combout  = ( \vga_logic_inst|Add2~5_sumout  & ( \the_vga_driver|next_x[7]~2_combout  & ( (\the_vga_driver|next_x[8]~1_combout  & (\vga_logic_inst|Add2~9_sumout  & ((!\vga_logic_inst|LessThan1~2_combout ) # 
// (\vga_logic_inst|LessThan1~1_combout )))) ) ) ) # ( !\vga_logic_inst|Add2~5_sumout  & ( \the_vga_driver|next_x[7]~2_combout  & ( (!\the_vga_driver|next_x[8]~1_combout  & (\vga_logic_inst|Add2~9_sumout  & ((!\vga_logic_inst|LessThan1~2_combout ) # 
// (\vga_logic_inst|LessThan1~1_combout )))) ) ) ) # ( \vga_logic_inst|Add2~5_sumout  & ( !\the_vga_driver|next_x[7]~2_combout  & ( (\the_vga_driver|next_x[8]~1_combout  & ((!\vga_logic_inst|LessThan1~2_combout ) # ((\vga_logic_inst|Add2~9_sumout ) # 
// (\vga_logic_inst|LessThan1~1_combout )))) ) ) ) # ( !\vga_logic_inst|Add2~5_sumout  & ( !\the_vga_driver|next_x[7]~2_combout  & ( (!\the_vga_driver|next_x[8]~1_combout  & ((!\vga_logic_inst|LessThan1~2_combout ) # ((\vga_logic_inst|Add2~9_sumout ) # 
// (\vga_logic_inst|LessThan1~1_combout )))) ) ) )

	.dataa(!\the_vga_driver|next_x[8]~1_combout ),
	.datab(!\vga_logic_inst|LessThan1~2_combout ),
	.datac(!\vga_logic_inst|LessThan1~1_combout ),
	.datad(!\vga_logic_inst|Add2~9_sumout ),
	.datae(!\vga_logic_inst|Add2~5_sumout ),
	.dataf(!\the_vga_driver|next_x[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~5 .lut_mask = 64'h8AAA4555008A0045;
defparam \vga_logic_inst|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N51
cyclonev_lcell_comb \vga_logic_inst|is_image_area~9 (
// Equation(s):
// \vga_logic_inst|is_image_area~9_combout  = ( \vga_logic_inst|Add0~1_sumout  & ( \vga_logic_inst|LessThan1~5_combout  & ( (!\the_vga_driver|next_x[9]~0_combout ) # ((\vga_logic_inst|is_image_area~8_combout  & \vga_logic_inst|Add2~1_sumout )) ) ) ) # ( 
// !\vga_logic_inst|Add0~1_sumout  & ( \vga_logic_inst|LessThan1~5_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & (\vga_logic_inst|is_image_area~8_combout )) # (\the_vga_driver|next_x[9]~0_combout  & ((\vga_logic_inst|Add2~1_sumout ))) ) ) ) # ( 
// \vga_logic_inst|Add0~1_sumout  & ( !\vga_logic_inst|LessThan1~5_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & (((\vga_logic_inst|LessThan1~6_combout ) # (\vga_logic_inst|Add2~1_sumout )))) # (\the_vga_driver|next_x[9]~0_combout  & 
// (\vga_logic_inst|is_image_area~8_combout  & (\vga_logic_inst|Add2~1_sumout  & \vga_logic_inst|LessThan1~6_combout ))) ) ) ) # ( !\vga_logic_inst|Add0~1_sumout  & ( !\vga_logic_inst|LessThan1~5_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & 
// (\vga_logic_inst|is_image_area~8_combout  & ((\vga_logic_inst|LessThan1~6_combout ) # (\vga_logic_inst|Add2~1_sumout )))) # (\the_vga_driver|next_x[9]~0_combout  & (((\vga_logic_inst|Add2~1_sumout  & \vga_logic_inst|LessThan1~6_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~8_combout ),
	.datab(!\the_vga_driver|next_x[9]~0_combout ),
	.datac(!\vga_logic_inst|Add2~1_sumout ),
	.datad(!\vga_logic_inst|LessThan1~6_combout ),
	.datae(!\vga_logic_inst|Add0~1_sumout ),
	.dataf(!\vga_logic_inst|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~9 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~9 .lut_mask = 64'h04470CCD4747CDCD;
defparam \vga_logic_inst|is_image_area~9 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y22_N0
cyclonev_mac \vga_logic_inst|Mult0~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga_logic_inst|Equal0~0_combout ,\vga_logic_inst|Equal1~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[7]~3_combout ,\vga_logic_inst|IMG_WIDTH_OUT[6]~2_combout ,\vga_logic_inst|IMG_WIDTH_OUT[5]~1_combout ,\vga_logic_inst|IMG_WIDTH_OUT[4]~4_combout ,!
\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ,gnd,gnd,gnd}),
	.ay({\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,
\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout ,\vga_logic_inst|Add4~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\vga_logic_inst|Mult0~351 ,\vga_logic_inst|Mult0~350 ,\vga_logic_inst|Mult0~349 ,\vga_logic_inst|Mult0~348 ,\vga_logic_inst|Mult0~347 ,\vga_logic_inst|Mult0~346 ,\vga_logic_inst|Mult0~345 ,\vga_logic_inst|Mult0~344 ,
\vga_logic_inst|Mult0~343 ,\vga_logic_inst|Mult0~342 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga_logic_inst|Mult0~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga_logic_inst|Mult0~mult_hlmac .accumulate_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .ax_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .ax_width = 10;
defparam \vga_logic_inst|Mult0~mult_hlmac .ay_scan_in_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .ay_scan_in_width = 14;
defparam \vga_logic_inst|Mult0~mult_hlmac .ay_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .az_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .bx_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .bx_width = 7;
defparam \vga_logic_inst|Mult0~mult_hlmac .by_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .by_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .by_width = 18;
defparam \vga_logic_inst|Mult0~mult_hlmac .bz_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_0 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_1 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_2 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_3 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_4 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_5 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_6 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_a_7 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_0 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_1 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_2 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_3 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_4 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_5 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_6 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_b_7 = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_sel_a_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .coef_sel_b_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .delay_scan_out_ay = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .delay_scan_out_by = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .enable_double_accum = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .load_const_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .load_const_value = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .mode_sub_location = 0;
defparam \vga_logic_inst|Mult0~mult_hlmac .negate_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_max = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_may = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_mbx = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operand_source_mby = "input";
defparam \vga_logic_inst|Mult0~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \vga_logic_inst|Mult0~mult_hlmac .output_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .preadder_subtract_a = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .preadder_subtract_b = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .result_a_width = 64;
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_max = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_may = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_mbx = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .signed_mby = "false";
defparam \vga_logic_inst|Mult0~mult_hlmac .sub_clock = "none";
defparam \vga_logic_inst|Mult0~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \vga_logic_inst|Add6~1 (
// Equation(s):
// \vga_logic_inst|Add6~1_sumout  = SUM(( \vga_logic_inst|Mult0~mult_hlmac_resulta  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~10  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~1_sumout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~1 .extended_lut = "off";
defparam \vga_logic_inst|Add6~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga_logic_inst|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan3~9 (
// Equation(s):
// \vga_logic_inst|LessThan3~9_combout  = ( \vga_logic_inst|Add3~17_sumout  & ( \vga_logic_inst|Add3~13_sumout  & ( (\the_vga_driver|v_counter [8] & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [9])) ) ) ) # ( 
// !\vga_logic_inst|Add3~17_sumout  & ( \vga_logic_inst|Add3~13_sumout  & ( (!\the_vga_driver|v_counter [8] & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [9])) ) ) ) # ( \vga_logic_inst|Add3~17_sumout  & ( 
// !\vga_logic_inst|Add3~13_sumout  & ( (\the_vga_driver|v_counter [8] & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & !\the_vga_driver|v_counter [9])) ) ) ) # ( !\vga_logic_inst|Add3~17_sumout  & ( !\vga_logic_inst|Add3~13_sumout  & ( 
// ((!\the_vga_driver|v_counter [8] & !\the_vga_driver|v_counter [9])) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) ) )

	.dataa(!\the_vga_driver|v_counter [8]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [9]),
	.datae(!\vga_logic_inst|Add3~17_sumout ),
	.dataf(!\vga_logic_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~9 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~9 .lut_mask = 64'hBB33440000880044;
defparam \vga_logic_inst|LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \vga_logic_inst|LessThan3~11 (
// Equation(s):
// \vga_logic_inst|LessThan3~11_combout  = ( \vga_logic_inst|LessThan3~8_combout  & ( (\vga_logic_inst|LessThan3~10_combout  & ((!\vga_logic_inst|LessThan3~7_combout ) # ((!\vga_logic_inst|LessThan3~9_combout ) # (\vga_logic_inst|LessThan3~0_combout )))) ) ) 
// # ( !\vga_logic_inst|LessThan3~8_combout  & ( (\vga_logic_inst|LessThan3~10_combout  & !\vga_logic_inst|LessThan3~9_combout ) ) )

	.dataa(!\vga_logic_inst|LessThan3~10_combout ),
	.datab(!\vga_logic_inst|LessThan3~7_combout ),
	.datac(!\vga_logic_inst|LessThan3~9_combout ),
	.datad(!\vga_logic_inst|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~11 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~11 .lut_mask = 64'h5050505054555455;
defparam \vga_logic_inst|LessThan3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \vga_logic_inst|read_addr[18]~17 (
// Equation(s):
// \vga_logic_inst|read_addr[18]~17_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|is_image_area~6_combout  & \vga_logic_inst|Add6~1_sumout )) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[18]~17 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[18]~17 .lut_mask = 64'h0101010100000000;
defparam \vga_logic_inst|read_addr[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[18]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N50
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[5] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~5 (
// Equation(s):
// \the_vga_driver|red_reg~5_combout  = ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5] & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4] ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~5 .extended_lut = "off";
defparam \the_vga_driver|red_reg~5 .lut_mask = 64'hAAAAAAAA00000000;
defparam \the_vga_driver|red_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N51
cyclonev_lcell_comb \vga_logic_inst|read_addr[16]~16 (
// Equation(s):
// \vga_logic_inst|read_addr[16]~16_combout  = ( \vga_logic_inst|LessThan3~18_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\vga_logic_inst|Add6~5_sumout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|LessThan1~4_combout )) ) ) 
// ) # ( !\vga_logic_inst|LessThan3~18_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\vga_logic_inst|Add6~5_sumout  & (!\vga_logic_inst|is_image_area~5_combout  & (!\vga_logic_inst|LessThan3~10_combout  & \vga_logic_inst|LessThan1~4_combout ))) 
// ) ) )

	.dataa(!\vga_logic_inst|Add6~5_sumout ),
	.datab(!\vga_logic_inst|is_image_area~5_combout ),
	.datac(!\vga_logic_inst|LessThan3~10_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|LessThan3~18_combout ),
	.dataf(!\vga_logic_inst|is_image_area~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[16]~16 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[16]~16 .lut_mask = 64'h0000000000400044;
defparam \vga_logic_inst|read_addr[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N52
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N14
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~8 (
// Equation(s):
// \the_vga_driver|red_reg~8_combout  = ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~8 .extended_lut = "off";
defparam \the_vga_driver|red_reg~8 .lut_mask = 64'hF0F00000F0F00000;
defparam \the_vga_driver|red_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \vga_logic_inst|read_addr[15]~15 (
// Equation(s):
// \vga_logic_inst|read_addr[15]~15_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( \vga_logic_inst|Add6~13_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~18_combout ),
	.datab(!\vga_logic_inst|is_image_area~5_combout ),
	.datac(!\vga_logic_inst|LessThan3~10_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[15]~15 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[15]~15 .lut_mask = 64'h00000000000000C4;
defparam \vga_logic_inst|read_addr[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N53
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_logic_inst|read_addr[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N14
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N42
cyclonev_lcell_comb \vga_logic_inst|read_addr[14]~14 (
// Equation(s):
// \vga_logic_inst|read_addr[14]~14_combout  = ( \vga_logic_inst|Add6~21_sumout  & ( \vga_logic_inst|LessThan3~18_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|LessThan1~4_combout )) ) ) 
// ) # ( \vga_logic_inst|Add6~21_sumout  & ( !\vga_logic_inst|LessThan3~18_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & (!\vga_logic_inst|LessThan3~10_combout  & \vga_logic_inst|LessThan1~4_combout ))) 
// ) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|is_image_area~5_combout ),
	.datac(!\vga_logic_inst|LessThan3~10_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|Add6~21_sumout ),
	.dataf(!\vga_logic_inst|LessThan3~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[14]~14 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[14]~14 .lut_mask = 64'h0000004000000044;
defparam \vga_logic_inst|read_addr[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \vga_logic_inst|read_addr[14]~14_combout 

	.dataa(gnd),
	.datab(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N22
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N14
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout  = ( \processor|write_ptr [15] & ( (!\processor|write_ptr [13] & !\processor|write_ptr [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [13]),
	.datad(!\processor|write_ptr [14]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0 .lut_mask = 64'h00000000F000F000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  = ( !\processor|write_ptr [16] & ( !\processor|write_ptr [17] ) )

	.dataa(!\processor|write_ptr [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\hps_write_img~input_o ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] .lut_mask = 64'h0000000000000054;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  = ( !\vga_logic_inst|Add6~21_sumout  & ( \vga_logic_inst|Add6~13_sumout  & ( (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  
// & (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|is_image_area~5_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|Add6~21_sumout ),
	.dataf(!\vga_logic_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N3
cyclonev_lcell_comb \vga_logic_inst|LessThan1~8 (
// Equation(s):
// \vga_logic_inst|LessThan1~8_combout  = ( \the_vga_driver|h_counter [9] & ( \vga_logic_inst|Add2~5_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ((!\vga_logic_inst|Add2~1_sumout ) # (\the_vga_driver|h_counter [8]))) ) ) ) # ( 
// !\the_vga_driver|h_counter [9] & ( \vga_logic_inst|Add2~5_sumout  & ( (\the_vga_driver|h_counter [8] & (!\vga_logic_inst|Add2~1_sumout  & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )) ) ) ) # ( \the_vga_driver|h_counter [9] & ( 
// !\vga_logic_inst|Add2~5_sumout  & ( (!\vga_logic_inst|Add2~1_sumout ) # (!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( !\the_vga_driver|h_counter [9] & ( !\vga_logic_inst|Add2~5_sumout  & ( !\vga_logic_inst|Add2~1_sumout  ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(!\vga_logic_inst|Add2~1_sumout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\the_vga_driver|h_counter [9]),
	.dataf(!\vga_logic_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~8 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~8 .lut_mask = 64'hF0F0FFF03000F300;
defparam \vga_logic_inst|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N57
cyclonev_lcell_comb \vga_logic_inst|LessThan1~7 (
// Equation(s):
// \vga_logic_inst|LessThan1~7_combout  = ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \vga_logic_inst|Add2~1_sumout  ) ) # ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( !\vga_logic_inst|Add2~1_sumout  $ (!\the_vga_driver|h_counter [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add2~1_sumout ),
	.datad(!\the_vga_driver|h_counter [9]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~7 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~7 .lut_mask = 64'h0FF00FF00F0F0F0F;
defparam \vga_logic_inst|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \vga_logic_inst|is_image_area~10 (
// Equation(s):
// \vga_logic_inst|is_image_area~10_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|LessThan1~7_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & !\vga_logic_inst|LessThan1~8_combout 
// )) ) ) ) # ( !\vga_logic_inst|LessThan3~11_combout  & ( !\vga_logic_inst|LessThan1~7_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan1~8_combout ) # 
// (\vga_logic_inst|LessThan1~5_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~8_combout ),
	.datad(!\vga_logic_inst|LessThan1~5_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~10 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~10 .lut_mask = 64'h2022000020200000;
defparam \vga_logic_inst|is_image_area~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \vga_logic_inst|read_addr[13]~13 (
// Equation(s):
// \vga_logic_inst|read_addr[13]~13_combout  = ( \vga_logic_inst|LessThan3~18_combout  & ( \vga_logic_inst|Add6~17_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & \vga_logic_inst|LessThan1~4_combout )) ) ) 
// ) # ( !\vga_logic_inst|LessThan3~18_combout  & ( \vga_logic_inst|Add6~17_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~10_combout  & \vga_logic_inst|LessThan1~4_combout ))) 
// ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~10_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|LessThan3~18_combout ),
	.dataf(!\vga_logic_inst|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[13]~13 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[13]~13 .lut_mask = 64'h0000000000200022;
defparam \vga_logic_inst|read_addr[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  = ( !\vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 .lut_mask = 64'hFFFF000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~1_sumout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & (\vga_logic_inst|is_image_area~10_combout  & !\vga_logic_inst|read_addr[13]~13_combout )) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] .lut_mask = 64'h0000000000000500;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N30
cyclonev_lcell_comb \processor|Add4~33 (
// Equation(s):
// \processor|Add4~33_sumout  = SUM(( \processor|y_out_count [0] ) + ( VCC ) + ( !VCC ))
// \processor|Add4~34  = CARRY(( \processor|y_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\processor|y_out_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~33_sumout ),
	.cout(\processor|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~33 .extended_lut = "off";
defparam \processor|Add4~33 .lut_mask = 64'h0000000000003333;
defparam \processor|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N30
cyclonev_lcell_comb \processor|Add3~29 (
// Equation(s):
// \processor|Add3~29_sumout  = SUM(( GND ) + ( VCC ) + ( !VCC ))
// \processor|Add3~30  = CARRY(( GND ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~29_sumout ),
	.cout(\processor|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~29 .extended_lut = "off";
defparam \processor|Add3~29 .lut_mask = 64'h0000000000000000;
defparam \processor|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N33
cyclonev_lcell_comb \processor|Add3~33 (
// Equation(s):
// \processor|Add3~33_sumout  = SUM(( (\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [2])) ) + ( VCC ) + ( \processor|Add3~30  ))
// \processor|Add3~34  = CARRY(( (\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [2])) ) + ( VCC ) + ( \processor|Add3~30  ))

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~33_sumout ),
	.cout(\processor|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~33 .extended_lut = "off";
defparam \processor|Add3~33 .lut_mask = 64'h0000000000004040;
defparam \processor|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N36
cyclonev_lcell_comb \processor|Add3~13 (
// Equation(s):
// \processor|Add3~13_sumout  = SUM(( (\control_regs|zoom_level_reg [0] & (\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg [2])) ) + ( VCC ) + ( \processor|Add3~34  ))
// \processor|Add3~14  = CARRY(( (\control_regs|zoom_level_reg [0] & (\control_regs|zoom_level_reg [1] & !\control_regs|zoom_level_reg [2])) ) + ( VCC ) + ( \processor|Add3~34  ))

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~13_sumout ),
	.cout(\processor|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~13 .extended_lut = "off";
defparam \processor|Add3~13 .lut_mask = 64'h0000000000000300;
defparam \processor|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N39
cyclonev_lcell_comb \processor|Add3~1 (
// Equation(s):
// \processor|Add3~1_sumout  = SUM(( (!\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [2]) ) + ( VCC ) + ( \processor|Add3~14  ))
// \processor|Add3~2  = CARRY(( (!\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [2]) ) + ( VCC ) + ( \processor|Add3~14  ))

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~1_sumout ),
	.cout(\processor|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~1 .extended_lut = "off";
defparam \processor|Add3~1 .lut_mask = 64'h000000000000C0C0;
defparam \processor|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N42
cyclonev_lcell_comb \processor|Add3~5 (
// Equation(s):
// \processor|Add3~5_sumout  = SUM(( (\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [2]) ) + ( VCC ) + ( \processor|Add3~2  ))
// \processor|Add3~6  = CARRY(( (\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [2]) ) + ( VCC ) + ( \processor|Add3~2  ))

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~5_sumout ),
	.cout(\processor|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~5 .extended_lut = "off";
defparam \processor|Add3~5 .lut_mask = 64'h0000000000003030;
defparam \processor|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N45
cyclonev_lcell_comb \processor|Add3~9 (
// Equation(s):
// \processor|Add3~9_sumout  = SUM(( (!\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [1] $ (\control_regs|zoom_level_reg [2]))) ) + ( VCC ) + ( \processor|Add3~6  ))
// \processor|Add3~10  = CARRY(( (!\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [1] $ (\control_regs|zoom_level_reg [2]))) ) + ( VCC ) + ( \processor|Add3~6  ))

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~9_sumout ),
	.cout(\processor|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~9 .extended_lut = "off";
defparam \processor|Add3~9 .lut_mask = 64'h000000000000C00C;
defparam \processor|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N48
cyclonev_lcell_comb \processor|Add3~17 (
// Equation(s):
// \processor|Add3~17_sumout  = SUM(( VCC ) + ( (\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [2] $ (\control_regs|zoom_level_reg [1]))) ) + ( \processor|Add3~10  ))
// \processor|Add3~18  = CARRY(( VCC ) + ( (\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [2] $ (\control_regs|zoom_level_reg [1]))) ) + ( \processor|Add3~10  ))

	.dataa(!\control_regs|zoom_level_reg [2]),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(\processor|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~17_sumout ),
	.cout(\processor|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~17 .extended_lut = "off";
defparam \processor|Add3~17 .lut_mask = 64'h0000FF5A0000FFFF;
defparam \processor|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N51
cyclonev_lcell_comb \processor|Add3~21 (
// Equation(s):
// \processor|Add3~21_sumout  = SUM(( (\control_regs|zoom_level_reg [2] & !\control_regs|zoom_level_reg [0]) ) + ( VCC ) + ( \processor|Add3~18  ))
// \processor|Add3~22  = CARRY(( (\control_regs|zoom_level_reg [2] & !\control_regs|zoom_level_reg [0]) ) + ( VCC ) + ( \processor|Add3~18  ))

	.dataa(!\control_regs|zoom_level_reg [2]),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~21_sumout ),
	.cout(\processor|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~21 .extended_lut = "off";
defparam \processor|Add3~21 .lut_mask = 64'h0000000000005050;
defparam \processor|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N54
cyclonev_lcell_comb \processor|Add3~25 (
// Equation(s):
// \processor|Add3~25_sumout  = SUM(( VCC ) + ( GND ) + ( \processor|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add3~25 .extended_lut = "off";
defparam \processor|Add3~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \processor|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N30
cyclonev_lcell_comb \processor|Add5~5 (
// Equation(s):
// \processor|Add5~5_sumout  = SUM(( \processor|x_out_count [0] ) + ( VCC ) + ( !VCC ))
// \processor|Add5~6  = CARRY(( \processor|x_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~5_sumout ),
	.cout(\processor|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~5 .extended_lut = "off";
defparam \processor|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \processor|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N33
cyclonev_lcell_comb \processor|Add5~13 (
// Equation(s):
// \processor|Add5~13_sumout  = SUM(( \processor|x_out_count [1] ) + ( GND ) + ( \processor|Add5~6  ))
// \processor|Add5~14  = CARRY(( \processor|x_out_count [1] ) + ( GND ) + ( \processor|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~13_sumout ),
	.cout(\processor|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~13 .extended_lut = "off";
defparam \processor|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N36
cyclonev_lcell_comb \processor|Add5~1 (
// Equation(s):
// \processor|Add5~1_sumout  = SUM(( \processor|x_out_count [2] ) + ( GND ) + ( \processor|Add5~14  ))
// \processor|Add5~2  = CARRY(( \processor|x_out_count [2] ) + ( GND ) + ( \processor|Add5~14  ))

	.dataa(gnd),
	.datab(!\processor|x_out_count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~1_sumout ),
	.cout(\processor|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~1 .extended_lut = "off";
defparam \processor|Add5~1 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N26
dffeas \processor|x_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add5~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(vcc),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[2] .is_wysiwyg = "true";
defparam \processor|x_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N39
cyclonev_lcell_comb \processor|Add5~9 (
// Equation(s):
// \processor|Add5~9_sumout  = SUM(( \processor|x_out_count [3] ) + ( GND ) + ( \processor|Add5~2  ))
// \processor|Add5~10  = CARRY(( \processor|x_out_count [3] ) + ( GND ) + ( \processor|Add5~2  ))

	.dataa(!\processor|x_out_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~9_sumout ),
	.cout(\processor|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~9 .extended_lut = "off";
defparam \processor|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N8
dffeas \processor|x_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add5~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(vcc),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[3] .is_wysiwyg = "true";
defparam \processor|x_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N42
cyclonev_lcell_comb \processor|Add5~17 (
// Equation(s):
// \processor|Add5~17_sumout  = SUM(( \processor|x_out_count [4] ) + ( GND ) + ( \processor|Add5~10  ))
// \processor|Add5~18  = CARRY(( \processor|x_out_count [4] ) + ( GND ) + ( \processor|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|x_out_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~17_sumout ),
	.cout(\processor|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~17 .extended_lut = "off";
defparam \processor|Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N29
dffeas \processor|x_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add5~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(vcc),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[4] .is_wysiwyg = "true";
defparam \processor|x_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N45
cyclonev_lcell_comb \processor|Add5~21 (
// Equation(s):
// \processor|Add5~21_sumout  = SUM(( \processor|x_out_count [5] ) + ( GND ) + ( \processor|Add5~18  ))
// \processor|Add5~22  = CARRY(( \processor|x_out_count [5] ) + ( GND ) + ( \processor|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|x_out_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~21_sumout ),
	.cout(\processor|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~21 .extended_lut = "off";
defparam \processor|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N11
dffeas \processor|x_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add5~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(vcc),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[5] .is_wysiwyg = "true";
defparam \processor|x_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N48
cyclonev_lcell_comb \processor|Add5~25 (
// Equation(s):
// \processor|Add5~25_sumout  = SUM(( \processor|x_out_count [6] ) + ( GND ) + ( \processor|Add5~22  ))
// \processor|Add5~26  = CARRY(( \processor|x_out_count [6] ) + ( GND ) + ( \processor|Add5~22  ))

	.dataa(gnd),
	.datab(!\processor|x_out_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~25_sumout ),
	.cout(\processor|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~25 .extended_lut = "off";
defparam \processor|Add5~25 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N14
dffeas \processor|x_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add5~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(vcc),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[6] .is_wysiwyg = "true";
defparam \processor|x_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N51
cyclonev_lcell_comb \processor|Add5~29 (
// Equation(s):
// \processor|Add5~29_sumout  = SUM(( \processor|x_out_count [7] ) + ( GND ) + ( \processor|Add5~26  ))
// \processor|Add5~30  = CARRY(( \processor|x_out_count [7] ) + ( GND ) + ( \processor|Add5~26  ))

	.dataa(!\processor|x_out_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~29_sumout ),
	.cout(\processor|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~29 .extended_lut = "off";
defparam \processor|Add5~29 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N20
dffeas \processor|x_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add5~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(vcc),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[7] .is_wysiwyg = "true";
defparam \processor|x_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N24
cyclonev_lcell_comb \processor|Equal1~0 (
// Equation(s):
// \processor|Equal1~0_combout  = ( \processor|Add3~5_sumout  & ( \processor|x_out_count [6] & ( (!\processor|x_out_count [7] & (!\processor|Add3~9_sumout  & (!\processor|x_out_count [5] $ (\processor|Add3~1_sumout )))) # (\processor|x_out_count [7] & 
// (\processor|Add3~9_sumout  & (!\processor|x_out_count [5] $ (\processor|Add3~1_sumout )))) ) ) ) # ( !\processor|Add3~5_sumout  & ( !\processor|x_out_count [6] & ( (!\processor|x_out_count [7] & (!\processor|Add3~9_sumout  & (!\processor|x_out_count [5] $ 
// (\processor|Add3~1_sumout )))) # (\processor|x_out_count [7] & (\processor|Add3~9_sumout  & (!\processor|x_out_count [5] $ (\processor|Add3~1_sumout )))) ) ) )

	.dataa(!\processor|x_out_count [7]),
	.datab(!\processor|x_out_count [5]),
	.datac(!\processor|Add3~1_sumout ),
	.datad(!\processor|Add3~9_sumout ),
	.datae(!\processor|Add3~5_sumout ),
	.dataf(!\processor|x_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~0 .extended_lut = "off";
defparam \processor|Equal1~0 .lut_mask = 64'h8241000000008241;
defparam \processor|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N15
cyclonev_lcell_comb \processor|Equal1~1 (
// Equation(s):
// \processor|Equal1~1_combout  = !\processor|Add3~13_sumout  $ (!\processor|x_out_count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add3~13_sumout ),
	.datad(!\processor|x_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~1 .extended_lut = "off";
defparam \processor|Equal1~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \processor|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N54
cyclonev_lcell_comb \processor|Add5~37 (
// Equation(s):
// \processor|Add5~37_sumout  = SUM(( \processor|x_out_count [8] ) + ( GND ) + ( \processor|Add5~30  ))
// \processor|Add5~38  = CARRY(( \processor|x_out_count [8] ) + ( GND ) + ( \processor|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|x_out_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~37_sumout ),
	.cout(\processor|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~37 .extended_lut = "off";
defparam \processor|Add5~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N23
dffeas \processor|x_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add5~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(vcc),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[8] .is_wysiwyg = "true";
defparam \processor|x_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N57
cyclonev_lcell_comb \processor|Add5~33 (
// Equation(s):
// \processor|Add5~33_sumout  = SUM(( \processor|x_out_count [9] ) + ( GND ) + ( \processor|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|x_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add5~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add5~33 .extended_lut = "off";
defparam \processor|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N59
dffeas \processor|x_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[9] .is_wysiwyg = "true";
defparam \processor|x_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N9
cyclonev_lcell_comb \processor|Equal1~2 (
// Equation(s):
// \processor|Equal1~2_combout  = !\processor|x_out_count [8] $ (!\processor|Add3~17_sumout )

	.dataa(!\processor|x_out_count [8]),
	.datab(!\processor|Add3~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~2 .extended_lut = "off";
defparam \processor|Equal1~2 .lut_mask = 64'h6666666666666666;
defparam \processor|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N0
cyclonev_lcell_comb \processor|Equal1~4 (
// Equation(s):
// \processor|Equal1~4_combout  = ( \processor|x_out_count [9] & ( !\processor|Equal1~2_combout  & ( (!\processor|Add3~25_sumout  & (!\processor|Equal1~1_combout  & (\processor|Add3~21_sumout  & \processor|Equal1~3_combout ))) ) ) ) # ( 
// !\processor|x_out_count [9] & ( !\processor|Equal1~2_combout  & ( (!\processor|Add3~25_sumout  & (!\processor|Equal1~1_combout  & (!\processor|Add3~21_sumout  & \processor|Equal1~3_combout ))) ) ) )

	.dataa(!\processor|Add3~25_sumout ),
	.datab(!\processor|Equal1~1_combout ),
	.datac(!\processor|Add3~21_sumout ),
	.datad(!\processor|Equal1~3_combout ),
	.datae(!\processor|x_out_count [9]),
	.dataf(!\processor|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~4 .extended_lut = "off";
defparam \processor|Equal1~4 .lut_mask = 64'h0080000800000000;
defparam \processor|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N18
cyclonev_lcell_comb \processor|x_out_count[9]~0 (
// Equation(s):
// \processor|x_out_count[9]~0_combout  = ( \processor|LessThan0~15_combout  & ( \processor|LessThan0~19_combout  & ( (!\main_fsm|next_state.S_PROCESS~0_combout ) # (((\processor|Equal1~0_combout  & \processor|Equal1~4_combout )) # 
// (\processor|LessThan0~12_combout )) ) ) ) # ( !\processor|LessThan0~15_combout  & ( \processor|LessThan0~19_combout  ) ) # ( \processor|LessThan0~15_combout  & ( !\processor|LessThan0~19_combout  & ( (!\main_fsm|next_state.S_PROCESS~0_combout ) # 
// ((\processor|Equal1~0_combout  & \processor|Equal1~4_combout )) ) ) ) # ( !\processor|LessThan0~15_combout  & ( !\processor|LessThan0~19_combout  & ( (!\main_fsm|next_state.S_PROCESS~0_combout ) # ((\processor|Equal1~0_combout  & 
// \processor|Equal1~4_combout )) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|Equal1~0_combout ),
	.datac(!\processor|Equal1~4_combout ),
	.datad(!\processor|LessThan0~12_combout ),
	.datae(!\processor|LessThan0~15_combout ),
	.dataf(!\processor|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|x_out_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|x_out_count[9]~0 .extended_lut = "off";
defparam \processor|x_out_count[9]~0 .lut_mask = 64'hABABABABFFFFABFF;
defparam \processor|x_out_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N32
dffeas \processor|x_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[0] .is_wysiwyg = "true";
defparam \processor|x_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N35
dffeas \processor|x_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(\processor|write_ptr[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|x_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|x_out_count[1] .is_wysiwyg = "true";
defparam \processor|x_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N18
cyclonev_lcell_comb \processor|Equal1~3 (
// Equation(s):
// \processor|Equal1~3_combout  = ( \processor|x_out_count [2] & ( \processor|Add3~29_sumout  & ( (\processor|x_out_count [1] & (\processor|x_out_count [0] & (!\processor|x_out_count [3] $ (\processor|Add3~33_sumout )))) ) ) ) # ( !\processor|x_out_count [2] 
// & ( !\processor|Add3~29_sumout  & ( (\processor|x_out_count [1] & (\processor|x_out_count [0] & (!\processor|x_out_count [3] $ (\processor|Add3~33_sumout )))) ) ) )

	.dataa(!\processor|x_out_count [1]),
	.datab(!\processor|x_out_count [0]),
	.datac(!\processor|x_out_count [3]),
	.datad(!\processor|Add3~33_sumout ),
	.datae(!\processor|x_out_count [2]),
	.dataf(!\processor|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~3 .extended_lut = "off";
defparam \processor|Equal1~3 .lut_mask = 64'h1001000000001001;
defparam \processor|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N6
cyclonev_lcell_comb \processor|Equal1~5 (
// Equation(s):
// \processor|Equal1~5_combout  = ( \processor|Add3~21_sumout  & ( (\processor|x_out_count [9] & (!\processor|x_out_count [8] $ (\processor|Add3~17_sumout ))) ) ) # ( !\processor|Add3~21_sumout  & ( (!\processor|x_out_count [9] & (!\processor|x_out_count [8] 
// $ (\processor|Add3~17_sumout ))) ) )

	.dataa(!\processor|x_out_count [8]),
	.datab(!\processor|Add3~17_sumout ),
	.datac(gnd),
	.datad(!\processor|x_out_count [9]),
	.datae(gnd),
	.dataf(!\processor|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~5 .extended_lut = "off";
defparam \processor|Equal1~5 .lut_mask = 64'h9900990000990099;
defparam \processor|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N12
cyclonev_lcell_comb \processor|Equal1~6 (
// Equation(s):
// \processor|Equal1~6_combout  = ( !\processor|Equal1~1_combout  & ( (!\processor|Add3~25_sumout  & (\processor|Equal1~3_combout  & (\processor|Equal1~0_combout  & \processor|Equal1~5_combout ))) ) )

	.dataa(!\processor|Add3~25_sumout ),
	.datab(!\processor|Equal1~3_combout ),
	.datac(!\processor|Equal1~0_combout ),
	.datad(!\processor|Equal1~5_combout ),
	.datae(gnd),
	.dataf(!\processor|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Equal1~6 .extended_lut = "off";
defparam \processor|Equal1~6 .lut_mask = 64'h0002000200000000;
defparam \processor|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N18
cyclonev_lcell_comb \processor|y_out_count[9]~0 (
// Equation(s):
// \processor|y_out_count[9]~0_combout  = ( \processor|LessThan0~12_combout  & ( \processor|LessThan0~19_combout  & ( (!\main_fsm|next_state.S_PROCESS~0_combout ) # (\processor|Decoder0~0_combout ) ) ) ) # ( !\processor|LessThan0~12_combout  & ( 
// \processor|LessThan0~19_combout  & ( (!\main_fsm|next_state.S_PROCESS~0_combout ) # ((\processor|Decoder0~0_combout  & ((!\processor|LessThan0~15_combout ) # (\processor|Equal1~6_combout )))) ) ) ) # ( \processor|LessThan0~12_combout  & ( 
// !\processor|LessThan0~19_combout  & ( (!\main_fsm|next_state.S_PROCESS~0_combout ) # ((\processor|Decoder0~0_combout  & \processor|Equal1~6_combout )) ) ) ) # ( !\processor|LessThan0~12_combout  & ( !\processor|LessThan0~19_combout  & ( 
// (!\main_fsm|next_state.S_PROCESS~0_combout ) # ((\processor|Decoder0~0_combout  & \processor|Equal1~6_combout )) ) ) )

	.dataa(!\processor|Decoder0~0_combout ),
	.datab(!\processor|LessThan0~15_combout ),
	.datac(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datad(!\processor|Equal1~6_combout ),
	.datae(!\processor|LessThan0~12_combout ),
	.dataf(!\processor|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|y_out_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|y_out_count[9]~0 .extended_lut = "off";
defparam \processor|y_out_count[9]~0 .lut_mask = 64'hF0F5F0F5F4F5F5F5;
defparam \processor|y_out_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N11
dffeas \processor|y_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[0] .is_wysiwyg = "true";
defparam \processor|y_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N33
cyclonev_lcell_comb \processor|Add4~37 (
// Equation(s):
// \processor|Add4~37_sumout  = SUM(( \processor|y_out_count [1] ) + ( GND ) + ( \processor|Add4~34  ))
// \processor|Add4~38  = CARRY(( \processor|y_out_count [1] ) + ( GND ) + ( \processor|Add4~34  ))

	.dataa(!\processor|y_out_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~37_sumout ),
	.cout(\processor|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~37 .extended_lut = "off";
defparam \processor|Add4~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N29
dffeas \processor|y_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[1] .is_wysiwyg = "true";
defparam \processor|y_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N36
cyclonev_lcell_comb \processor|Add4~29 (
// Equation(s):
// \processor|Add4~29_sumout  = SUM(( \processor|y_out_count [2] ) + ( GND ) + ( \processor|Add4~38  ))
// \processor|Add4~30  = CARRY(( \processor|y_out_count [2] ) + ( GND ) + ( \processor|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|y_out_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~29_sumout ),
	.cout(\processor|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~29 .extended_lut = "off";
defparam \processor|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N5
dffeas \processor|y_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[2] .is_wysiwyg = "true";
defparam \processor|y_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N39
cyclonev_lcell_comb \processor|Add4~25 (
// Equation(s):
// \processor|Add4~25_sumout  = SUM(( \processor|y_out_count [3] ) + ( GND ) + ( \processor|Add4~30  ))
// \processor|Add4~26  = CARRY(( \processor|y_out_count [3] ) + ( GND ) + ( \processor|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|y_out_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~25_sumout ),
	.cout(\processor|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~25 .extended_lut = "off";
defparam \processor|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N14
dffeas \processor|y_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[3] .is_wysiwyg = "true";
defparam \processor|y_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N42
cyclonev_lcell_comb \processor|Add4~17 (
// Equation(s):
// \processor|Add4~17_sumout  = SUM(( \processor|y_out_count [4] ) + ( GND ) + ( \processor|Add4~26  ))
// \processor|Add4~18  = CARRY(( \processor|y_out_count [4] ) + ( GND ) + ( \processor|Add4~26  ))

	.dataa(gnd),
	.datab(!\processor|y_out_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~17_sumout ),
	.cout(\processor|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~17 .extended_lut = "off";
defparam \processor|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N17
dffeas \processor|y_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[4] .is_wysiwyg = "true";
defparam \processor|y_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N45
cyclonev_lcell_comb \processor|Add4~21 (
// Equation(s):
// \processor|Add4~21_sumout  = SUM(( \processor|y_out_count [5] ) + ( GND ) + ( \processor|Add4~18  ))
// \processor|Add4~22  = CARRY(( \processor|y_out_count [5] ) + ( GND ) + ( \processor|Add4~18  ))

	.dataa(!\processor|y_out_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~21_sumout ),
	.cout(\processor|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~21 .extended_lut = "off";
defparam \processor|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N23
dffeas \processor|y_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processor|Add4~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(vcc),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[5] .is_wysiwyg = "true";
defparam \processor|y_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N48
cyclonev_lcell_comb \processor|Add4~13 (
// Equation(s):
// \processor|Add4~13_sumout  = SUM(( \processor|y_out_count [6] ) + ( GND ) + ( \processor|Add4~22  ))
// \processor|Add4~14  = CARRY(( \processor|y_out_count [6] ) + ( GND ) + ( \processor|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~13_sumout ),
	.cout(\processor|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~13 .extended_lut = "off";
defparam \processor|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N50
dffeas \processor|y_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[6] .is_wysiwyg = "true";
defparam \processor|y_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N51
cyclonev_lcell_comb \processor|Add4~1 (
// Equation(s):
// \processor|Add4~1_sumout  = SUM(( \processor|y_out_count [7] ) + ( GND ) + ( \processor|Add4~14  ))
// \processor|Add4~2  = CARRY(( \processor|y_out_count [7] ) + ( GND ) + ( \processor|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~1_sumout ),
	.cout(\processor|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~1 .extended_lut = "off";
defparam \processor|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N53
dffeas \processor|y_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[7] .is_wysiwyg = "true";
defparam \processor|y_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N54
cyclonev_lcell_comb \processor|Add4~9 (
// Equation(s):
// \processor|Add4~9_sumout  = SUM(( \processor|y_out_count [8] ) + ( GND ) + ( \processor|Add4~2  ))
// \processor|Add4~10  = CARRY(( \processor|y_out_count [8] ) + ( GND ) + ( \processor|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~9_sumout ),
	.cout(\processor|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~9 .extended_lut = "off";
defparam \processor|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N56
dffeas \processor|y_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[8] .is_wysiwyg = "true";
defparam \processor|y_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N57
cyclonev_lcell_comb \processor|Add4~5 (
// Equation(s):
// \processor|Add4~5_sumout  = SUM(( \processor|y_out_count [9] ) + ( GND ) + ( \processor|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|y_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add4~5 .extended_lut = "off";
defparam \processor|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y14_N59
dffeas \processor|y_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|write_ptr[14]~0_combout ),
	.sload(gnd),
	.ena(\processor|y_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|y_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|y_out_count[9] .is_wysiwyg = "true";
defparam \processor|y_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N57
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~2 (
// Equation(s):
// \processor|u_nn|ShiftRight1~2_combout  = ( \processor|y_out_count [9] & ( (\processor|y_out_count [8]) # (\control_regs|zoom_level_reg [0]) ) ) # ( !\processor|y_out_count [9] & ( (!\control_regs|zoom_level_reg [0] & \processor|y_out_count [8]) ) )

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|y_out_count [8]),
	.datad(gnd),
	.datae(!\processor|y_out_count [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~2 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~2 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \processor|u_nn|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N0
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~1 (
// Equation(s):
// \processor|u_nn|ShiftRight1~1_combout  = ( \control_regs|zoom_level_reg [0] & ( \processor|y_out_count [6] & ( (!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [7])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [9]))) ) ) ) # 
// ( !\control_regs|zoom_level_reg [0] & ( \processor|y_out_count [6] & ( (!\control_regs|zoom_level_reg [1]) # (\processor|y_out_count [8]) ) ) ) # ( \control_regs|zoom_level_reg [0] & ( !\processor|y_out_count [6] & ( (!\control_regs|zoom_level_reg [1] & 
// (\processor|y_out_count [7])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [9]))) ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( !\processor|y_out_count [6] & ( (\control_regs|zoom_level_reg [1] & \processor|y_out_count [8]) ) ) )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\processor|y_out_count [7]),
	.datac(!\processor|y_out_count [9]),
	.datad(!\processor|y_out_count [8]),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\processor|y_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~1 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~1 .lut_mask = 64'h00552727AAFF2727;
defparam \processor|u_nn|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N12
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~0 (
// Equation(s):
// \processor|u_nn|ShiftRight1~0_combout  = ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [9] ) ) ) # ( \control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count 
// [8] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [7] ) ) )

	.dataa(gnd),
	.datab(!\processor|y_out_count [7]),
	.datac(!\processor|y_out_count [9]),
	.datad(!\processor|y_out_count [8]),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~0 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~0 .lut_mask = 64'h333300FF0F0F0000;
defparam \processor|u_nn|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N18
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~8 (
// Equation(s):
// \processor|u_nn|ShiftRight1~8_combout  = ( \control_regs|zoom_level_reg [0] & ( \processor|y_out_count [5] & ( (!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [6])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [8]))) ) ) ) # 
// ( !\control_regs|zoom_level_reg [0] & ( \processor|y_out_count [5] & ( (!\control_regs|zoom_level_reg [1]) # (\processor|y_out_count [7]) ) ) ) # ( \control_regs|zoom_level_reg [0] & ( !\processor|y_out_count [5] & ( (!\control_regs|zoom_level_reg [1] & 
// (\processor|y_out_count [6])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [8]))) ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( !\processor|y_out_count [5] & ( (\control_regs|zoom_level_reg [1] & \processor|y_out_count [7]) ) ) )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\processor|y_out_count [7]),
	.datac(!\processor|y_out_count [6]),
	.datad(!\processor|y_out_count [8]),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\processor|y_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~8 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~8 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \processor|u_nn|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N39
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~7 (
// Equation(s):
// \processor|u_nn|ShiftRight1~7_combout  = ( \control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [7] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [6] 
// ) ) ) # ( \control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [5] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [4] ) ) )

	.dataa(!\processor|y_out_count [5]),
	.datab(!\processor|y_out_count [7]),
	.datac(!\processor|y_out_count [4]),
	.datad(!\processor|y_out_count [6]),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~7 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~7 .lut_mask = 64'h0F0F555500FF3333;
defparam \processor|u_nn|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N33
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~6 (
// Equation(s):
// \processor|u_nn|ShiftRight1~6_combout  = ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [6] & ( (\control_regs|zoom_level_reg [0]) # (\processor|y_out_count [5]) ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [6] & ( 
// (!\control_regs|zoom_level_reg [0] & ((\processor|y_out_count [3]))) # (\control_regs|zoom_level_reg [0] & (\processor|y_out_count [4])) ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\processor|y_out_count [6] & ( (\processor|y_out_count [5] & 
// !\control_regs|zoom_level_reg [0]) ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\processor|y_out_count [6] & ( (!\control_regs|zoom_level_reg [0] & ((\processor|y_out_count [3]))) # (\control_regs|zoom_level_reg [0] & (\processor|y_out_count [4])) ) ) 
// )

	.dataa(!\processor|y_out_count [5]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|y_out_count [4]),
	.datad(!\processor|y_out_count [3]),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\processor|y_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~6 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~6 .lut_mask = 64'h03CF444403CF7777;
defparam \processor|u_nn|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N3
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~5 (
// Equation(s):
// \processor|u_nn|ShiftRight1~5_combout  = ( \processor|y_out_count [2] & ( \processor|y_out_count [4] & ( (!\control_regs|zoom_level_reg [0]) # ((!\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [3]))) # (\control_regs|zoom_level_reg [1] & 
// (\processor|y_out_count [5]))) ) ) ) # ( !\processor|y_out_count [2] & ( \processor|y_out_count [4] & ( (!\control_regs|zoom_level_reg [1] & (((\processor|y_out_count [3] & \control_regs|zoom_level_reg [0])))) # (\control_regs|zoom_level_reg [1] & 
// (((!\control_regs|zoom_level_reg [0])) # (\processor|y_out_count [5]))) ) ) ) # ( \processor|y_out_count [2] & ( !\processor|y_out_count [4] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0]) # (\processor|y_out_count [3])))) # 
// (\control_regs|zoom_level_reg [1] & (\processor|y_out_count [5] & ((\control_regs|zoom_level_reg [0])))) ) ) ) # ( !\processor|y_out_count [2] & ( !\processor|y_out_count [4] & ( (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & 
// ((\processor|y_out_count [3]))) # (\control_regs|zoom_level_reg [1] & (\processor|y_out_count [5])))) ) ) )

	.dataa(!\processor|y_out_count [5]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\processor|y_out_count [3]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\processor|y_out_count [2]),
	.dataf(!\processor|y_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~5 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~5 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \processor|u_nn|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N27
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~4 (
// Equation(s):
// \processor|u_nn|ShiftRight1~4_combout  = ( \processor|y_out_count [1] & ( \processor|y_out_count [3] & ( (!\control_regs|zoom_level_reg [0]) # ((!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [2])) # (\control_regs|zoom_level_reg [1] & 
// ((\processor|y_out_count [4])))) ) ) ) # ( !\processor|y_out_count [1] & ( \processor|y_out_count [3] & ( (!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [2] & ((\control_regs|zoom_level_reg [0])))) # (\control_regs|zoom_level_reg [1] & 
// (((!\control_regs|zoom_level_reg [0]) # (\processor|y_out_count [4])))) ) ) ) # ( \processor|y_out_count [1] & ( !\processor|y_out_count [3] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0])) # (\processor|y_out_count [2]))) # 
// (\control_regs|zoom_level_reg [1] & (((\processor|y_out_count [4] & \control_regs|zoom_level_reg [0])))) ) ) ) # ( !\processor|y_out_count [1] & ( !\processor|y_out_count [3] & ( (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & 
// (\processor|y_out_count [2])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [4]))))) ) ) )

	.dataa(!\processor|y_out_count [2]),
	.datab(!\processor|y_out_count [4]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\processor|y_out_count [1]),
	.dataf(!\processor|y_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~4 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~4 .lut_mask = 64'h0053F0530F53FF53;
defparam \processor|u_nn|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N33
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~3 (
// Equation(s):
// \processor|u_nn|ShiftRight0~3_combout  = ( \processor|x_out_count [8] & ( (!\control_regs|zoom_level_reg [1] & ((!\control_regs|zoom_level_reg [0]) # (\processor|x_out_count [9]))) ) ) # ( !\processor|x_out_count [8] & ( (!\control_regs|zoom_level_reg [1] 
// & (\control_regs|zoom_level_reg [0] & \processor|x_out_count [9])) ) )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|x_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~3 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~3 .lut_mask = 64'h020202028A8A8A8A;
defparam \processor|u_nn|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N30
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~2 (
// Equation(s):
// \processor|u_nn|ShiftRight0~2_combout  = ( \processor|x_out_count [8] & ( (!\control_regs|zoom_level_reg [1] & (((\processor|x_out_count [7])) # (\control_regs|zoom_level_reg [0]))) # (\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] 
// & ((\processor|x_out_count [9])))) ) ) # ( !\processor|x_out_count [8] & ( (!\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & (\processor|x_out_count [7])) # (\control_regs|zoom_level_reg [1] & ((\processor|x_out_count [9]))))) ) )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [7]),
	.datad(!\processor|x_out_count [9]),
	.datae(gnd),
	.dataf(!\processor|x_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~2 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~2 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \processor|u_nn|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N9
cyclonev_lcell_comb \processor|u_nn|ShiftRight1~3 (
// Equation(s):
// \processor|u_nn|ShiftRight1~3_combout  = ( \processor|y_out_count [0] & ( \processor|y_out_count [2] & ( (!\control_regs|zoom_level_reg [0]) # ((!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [1])) # (\control_regs|zoom_level_reg [1] & 
// ((\processor|y_out_count [3])))) ) ) ) # ( !\processor|y_out_count [0] & ( \processor|y_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [1] & ((\control_regs|zoom_level_reg [0])))) # (\control_regs|zoom_level_reg [1] & 
// (((!\control_regs|zoom_level_reg [0]) # (\processor|y_out_count [3])))) ) ) ) # ( \processor|y_out_count [0] & ( !\processor|y_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0])) # (\processor|y_out_count [1]))) # 
// (\control_regs|zoom_level_reg [1] & (((\processor|y_out_count [3] & \control_regs|zoom_level_reg [0])))) ) ) ) # ( !\processor|y_out_count [0] & ( !\processor|y_out_count [2] & ( (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & 
// (\processor|y_out_count [1])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [3]))))) ) ) )

	.dataa(!\processor|y_out_count [1]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\processor|y_out_count [3]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\processor|y_out_count [0]),
	.dataf(!\processor|y_out_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight1~3 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight1~3 .lut_mask = 64'h0047CC473347FF47;
defparam \processor|u_nn|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N48
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~1 (
// Equation(s):
// \processor|u_nn|ShiftRight0~1_combout  = ( \processor|x_out_count [7] & ( \processor|x_out_count [6] & ( (!\control_regs|zoom_level_reg [1]) # ((!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [8])) # (\control_regs|zoom_level_reg [0] & 
// ((\processor|x_out_count [9])))) ) ) ) # ( !\processor|x_out_count [7] & ( \processor|x_out_count [6] & ( (!\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [1] & ((!\control_regs|zoom_level_reg [0] & 
// (\processor|x_out_count [8])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [9]))))) ) ) ) # ( \processor|x_out_count [7] & ( !\processor|x_out_count [6] & ( (!\control_regs|zoom_level_reg [1] & (\control_regs|zoom_level_reg [0])) # 
// (\control_regs|zoom_level_reg [1] & ((!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [8])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [9]))))) ) ) ) # ( !\processor|x_out_count [7] & ( !\processor|x_out_count [6] & ( 
// (\control_regs|zoom_level_reg [1] & ((!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [8])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [9]))))) ) ) )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [8]),
	.datad(!\processor|x_out_count [9]),
	.datae(!\processor|x_out_count [7]),
	.dataf(!\processor|x_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~1 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \processor|u_nn|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N42
cyclonev_lcell_comb \processor|u_nn|ShiftRight0~0 (
// Equation(s):
// \processor|u_nn|ShiftRight0~0_combout  = ( \processor|x_out_count [7] & ( \control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0]) # (\processor|x_out_count [8]) ) ) ) # ( !\processor|x_out_count [7] & ( \control_regs|zoom_level_reg [1] & 
// ( (\control_regs|zoom_level_reg [0] & \processor|x_out_count [8]) ) ) ) # ( \processor|x_out_count [7] & ( !\control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [5])) # (\control_regs|zoom_level_reg [0] & 
// ((\processor|x_out_count [6]))) ) ) ) # ( !\processor|x_out_count [7] & ( !\control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [5])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [6]))) ) ) )

	.dataa(!\processor|x_out_count [5]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [8]),
	.datad(!\processor|x_out_count [6]),
	.datae(!\processor|x_out_count [7]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_nn|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|ShiftRight0~0 .extended_lut = "off";
defparam \processor|u_nn|ShiftRight0~0 .lut_mask = 64'h447744770303CFCF;
defparam \processor|u_nn|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N30
cyclonev_lcell_comb \processor|u_pr|Add2~9 (
// Equation(s):
// \processor|u_pr|Add2~9_sumout  = SUM(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_pr|Add2~10  = CARRY(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_pr|Add2~11  = SHARE((\processor|u_nn|ShiftRight0~0_combout  & \processor|u_nn|ShiftRight1~3_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight0~0_combout ),
	.datad(!\processor|u_nn|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_pr|Add2~9_sumout ),
	.cout(\processor|u_pr|Add2~10 ),
	.shareout(\processor|u_pr|Add2~11 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~9 .extended_lut = "off";
defparam \processor|u_pr|Add2~9 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N33
cyclonev_lcell_comb \processor|u_pr|Add2~13 (
// Equation(s):
// \processor|u_pr|Add2~13_sumout  = SUM(( !\processor|u_nn|ShiftRight1~4_combout  $ (!\processor|u_nn|ShiftRight0~1_combout ) ) + ( \processor|u_pr|Add2~11  ) + ( \processor|u_pr|Add2~10  ))
// \processor|u_pr|Add2~14  = CARRY(( !\processor|u_nn|ShiftRight1~4_combout  $ (!\processor|u_nn|ShiftRight0~1_combout ) ) + ( \processor|u_pr|Add2~11  ) + ( \processor|u_pr|Add2~10  ))
// \processor|u_pr|Add2~15  = SHARE((\processor|u_nn|ShiftRight1~4_combout  & \processor|u_nn|ShiftRight0~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~4_combout ),
	.datad(!\processor|u_nn|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~10 ),
	.sharein(\processor|u_pr|Add2~11 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~13_sumout ),
	.cout(\processor|u_pr|Add2~14 ),
	.shareout(\processor|u_pr|Add2~15 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~13 .extended_lut = "off";
defparam \processor|u_pr|Add2~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N36
cyclonev_lcell_comb \processor|u_pr|Add2~17 (
// Equation(s):
// \processor|u_pr|Add2~17_sumout  = SUM(( !\processor|u_nn|ShiftRight0~2_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight1~3_combout )) ) + ( \processor|u_pr|Add2~15  ) + ( \processor|u_pr|Add2~14  ))
// \processor|u_pr|Add2~18  = CARRY(( !\processor|u_nn|ShiftRight0~2_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight1~3_combout )) ) + ( \processor|u_pr|Add2~15  ) + ( \processor|u_pr|Add2~14  ))
// \processor|u_pr|Add2~19  = SHARE((!\processor|u_nn|ShiftRight0~2_combout  & (\processor|u_nn|ShiftRight1~5_combout  & \processor|u_nn|ShiftRight1~3_combout )) # (\processor|u_nn|ShiftRight0~2_combout  & ((\processor|u_nn|ShiftRight1~3_combout ) # 
// (\processor|u_nn|ShiftRight1~5_combout ))))

	.dataa(!\processor|u_nn|ShiftRight0~2_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~5_combout ),
	.datad(!\processor|u_nn|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~14 ),
	.sharein(\processor|u_pr|Add2~15 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~17_sumout ),
	.cout(\processor|u_pr|Add2~18 ),
	.shareout(\processor|u_pr|Add2~19 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~17 .extended_lut = "off";
defparam \processor|u_pr|Add2~17 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_pr|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N39
cyclonev_lcell_comb \processor|u_pr|Add2~21 (
// Equation(s):
// \processor|u_pr|Add2~21_sumout  = SUM(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~4_combout  $ (\processor|u_nn|ShiftRight0~3_combout )) ) + ( \processor|u_pr|Add2~19  ) + ( \processor|u_pr|Add2~18  ))
// \processor|u_pr|Add2~22  = CARRY(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~4_combout  $ (\processor|u_nn|ShiftRight0~3_combout )) ) + ( \processor|u_pr|Add2~19  ) + ( \processor|u_pr|Add2~18  ))
// \processor|u_pr|Add2~23  = SHARE((!\processor|u_nn|ShiftRight1~6_combout  & (\processor|u_nn|ShiftRight1~4_combout  & \processor|u_nn|ShiftRight0~3_combout )) # (\processor|u_nn|ShiftRight1~6_combout  & ((\processor|u_nn|ShiftRight0~3_combout ) # 
// (\processor|u_nn|ShiftRight1~4_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_nn|ShiftRight1~6_combout ),
	.datac(!\processor|u_nn|ShiftRight1~4_combout ),
	.datad(!\processor|u_nn|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~18 ),
	.sharein(\processor|u_pr|Add2~19 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~21_sumout ),
	.cout(\processor|u_pr|Add2~22 ),
	.shareout(\processor|u_pr|Add2~23 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~21 .extended_lut = "off";
defparam \processor|u_pr|Add2~21 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_pr|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N42
cyclonev_lcell_comb \processor|u_pr|Add2~25 (
// Equation(s):
// \processor|u_pr|Add2~25_sumout  = SUM(( !\processor|u_nn|ShiftRight1~5_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_pr|Add2~23  ) + ( \processor|u_pr|Add2~22  ))
// \processor|u_pr|Add2~26  = CARRY(( !\processor|u_nn|ShiftRight1~5_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_pr|Add2~23  ) + ( \processor|u_pr|Add2~22  ))
// \processor|u_pr|Add2~27  = SHARE((\processor|u_nn|ShiftRight1~5_combout  & \processor|u_nn|ShiftRight1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~5_combout ),
	.datad(!\processor|u_nn|ShiftRight1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~22 ),
	.sharein(\processor|u_pr|Add2~23 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~25_sumout ),
	.cout(\processor|u_pr|Add2~26 ),
	.shareout(\processor|u_pr|Add2~27 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~25 .extended_lut = "off";
defparam \processor|u_pr|Add2~25 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N45
cyclonev_lcell_comb \processor|u_pr|Add2~29 (
// Equation(s):
// \processor|u_pr|Add2~29_sumout  = SUM(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_pr|Add2~27  ) + ( \processor|u_pr|Add2~26  ))
// \processor|u_pr|Add2~30  = CARRY(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_pr|Add2~27  ) + ( \processor|u_pr|Add2~26  ))
// \processor|u_pr|Add2~31  = SHARE((\processor|u_nn|ShiftRight1~6_combout  & \processor|u_nn|ShiftRight1~8_combout ))

	.dataa(!\processor|u_nn|ShiftRight1~6_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~26 ),
	.sharein(\processor|u_pr|Add2~27 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~29_sumout ),
	.cout(\processor|u_pr|Add2~30 ),
	.shareout(\processor|u_pr|Add2~31 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~29 .extended_lut = "off";
defparam \processor|u_pr|Add2~29 .lut_mask = 64'h0000050500005A5A;
defparam \processor|u_pr|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N48
cyclonev_lcell_comb \processor|u_pr|Add2~33 (
// Equation(s):
// \processor|u_pr|Add2~33_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_pr|Add2~31  ) + ( \processor|u_pr|Add2~30  ))
// \processor|u_pr|Add2~34  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_pr|Add2~31  ) + ( \processor|u_pr|Add2~30  ))
// \processor|u_pr|Add2~35  = SHARE((\processor|u_nn|ShiftRight1~1_combout  & \processor|u_nn|ShiftRight1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~1_combout ),
	.datad(!\processor|u_nn|ShiftRight1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~30 ),
	.sharein(\processor|u_pr|Add2~31 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~33_sumout ),
	.cout(\processor|u_pr|Add2~34 ),
	.shareout(\processor|u_pr|Add2~35 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~33 .extended_lut = "off";
defparam \processor|u_pr|Add2~33 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N51
cyclonev_lcell_comb \processor|u_pr|Add2~37 (
// Equation(s):
// \processor|u_pr|Add2~37_sumout  = SUM(( !\processor|u_nn|ShiftRight1~0_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_pr|Add2~35  ) + ( \processor|u_pr|Add2~34  ))
// \processor|u_pr|Add2~38  = CARRY(( !\processor|u_nn|ShiftRight1~0_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_pr|Add2~35  ) + ( \processor|u_pr|Add2~34  ))
// \processor|u_pr|Add2~39  = SHARE((\processor|u_nn|ShiftRight1~0_combout  & \processor|u_nn|ShiftRight1~8_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~0_combout ),
	.datad(!\processor|u_nn|ShiftRight1~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~34 ),
	.sharein(\processor|u_pr|Add2~35 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~37_sumout ),
	.cout(\processor|u_pr|Add2~38 ),
	.shareout(\processor|u_pr|Add2~39 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~37 .extended_lut = "off";
defparam \processor|u_pr|Add2~37 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_pr|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N54
cyclonev_lcell_comb \processor|u_pr|Add2~5 (
// Equation(s):
// \processor|u_pr|Add2~5_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\control_regs|zoom_level_reg [1]))) ) + ( \processor|u_pr|Add2~39  ) + ( \processor|u_pr|Add2~38  ))
// \processor|u_pr|Add2~6  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\control_regs|zoom_level_reg [1]))) ) + ( \processor|u_pr|Add2~39  ) + ( \processor|u_pr|Add2~38  ))
// \processor|u_pr|Add2~7  = SHARE((!\control_regs|zoom_level_reg [1] & (\processor|u_nn|ShiftRight1~2_combout  & \processor|u_nn|ShiftRight1~1_combout )))

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~2_combout ),
	.datad(!\processor|u_nn|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~38 ),
	.sharein(\processor|u_pr|Add2~39 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~5_sumout ),
	.cout(\processor|u_pr|Add2~6 ),
	.shareout(\processor|u_pr|Add2~7 ));
// synopsys translate_off
defparam \processor|u_pr|Add2~5 .extended_lut = "off";
defparam \processor|u_pr|Add2~5 .lut_mask = 64'h0000000A00000AF5;
defparam \processor|u_pr|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y4_N11
dffeas \control_regs|algorithm_select_reg[0] (
	.clk(\hps_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\hps_writedata_control[0]~input_o ),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_regs|algorithm_select_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_regs|algorithm_select_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_regs|algorithm_select_reg[0] .is_wysiwyg = "true";
defparam \control_regs|algorithm_select_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N0
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~2 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~2_combout  = ( \processor|y_out_count [6] & ( \processor|y_out_count [4] & ( (!\control_regs|zoom_level_reg [0]) # ((!\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [3]))) # (\control_regs|zoom_level_reg [1] & 
// (\processor|y_out_count [5]))) ) ) ) # ( !\processor|y_out_count [6] & ( \processor|y_out_count [4] & ( (!\control_regs|zoom_level_reg [1] & (((\control_regs|zoom_level_reg [0] & \processor|y_out_count [3])))) # (\control_regs|zoom_level_reg [1] & 
// (((!\control_regs|zoom_level_reg [0])) # (\processor|y_out_count [5]))) ) ) ) # ( \processor|y_out_count [6] & ( !\processor|y_out_count [4] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0]) # (\processor|y_out_count [3])))) # 
// (\control_regs|zoom_level_reg [1] & (\processor|y_out_count [5] & (\control_regs|zoom_level_reg [0]))) ) ) ) # ( !\processor|y_out_count [6] & ( !\processor|y_out_count [4] & ( (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & 
// ((\processor|y_out_count [3]))) # (\control_regs|zoom_level_reg [1] & (\processor|y_out_count [5])))) ) ) )

	.dataa(!\processor|y_out_count [5]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\processor|y_out_count [3]),
	.datae(!\processor|y_out_count [6]),
	.dataf(!\processor|y_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~2 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~2 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \processor|u_ba|ShiftLeft1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N48
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~1 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~1_combout  = ( \control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [7] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [6] 
// ) ) ) # ( \control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [5] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [8] ) ) )

	.dataa(!\processor|y_out_count [6]),
	.datab(!\processor|y_out_count [8]),
	.datac(!\processor|y_out_count [5]),
	.datad(!\processor|y_out_count [7]),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~1 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~1 .lut_mask = 64'h33330F0F555500FF;
defparam \processor|u_ba|ShiftLeft1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N24
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~8 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~8_combout  = ( \processor|y_out_count [5] & ( \processor|y_out_count [3] & ( (!\control_regs|zoom_level_reg [0]) # ((!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [2])) # (\control_regs|zoom_level_reg [1] & 
// ((\processor|y_out_count [4])))) ) ) ) # ( !\processor|y_out_count [5] & ( \processor|y_out_count [3] & ( (!\control_regs|zoom_level_reg [0] & (((\control_regs|zoom_level_reg [1])))) # (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg 
// [1] & (\processor|y_out_count [2])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [4]))))) ) ) ) # ( \processor|y_out_count [5] & ( !\processor|y_out_count [3] & ( (!\control_regs|zoom_level_reg [0] & (((!\control_regs|zoom_level_reg 
// [1])))) # (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [2])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [4]))))) ) ) ) # ( !\processor|y_out_count [5] & ( !\processor|y_out_count [3] 
// & ( (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [2])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [4]))))) ) ) )

	.dataa(!\processor|y_out_count [2]),
	.datab(!\processor|y_out_count [4]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(!\processor|y_out_count [5]),
	.dataf(!\processor|y_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~8 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~8 .lut_mask = 64'h0503F50305F3F5F3;
defparam \processor|u_ba|ShiftLeft1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N6
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~0 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~0_combout  = ( \control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [6] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( \control_regs|zoom_level_reg [1] & ( \processor|y_out_count [5] 
// ) ) ) # ( \control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [4] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [7] ) ) )

	.dataa(!\processor|y_out_count [6]),
	.datab(!\processor|y_out_count [4]),
	.datac(!\processor|y_out_count [5]),
	.datad(!\processor|y_out_count [7]),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~0 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \processor|u_ba|ShiftLeft1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N6
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~7 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~7_combout  = ( \processor|y_out_count [4] & ( \processor|y_out_count [2] & ( (!\control_regs|zoom_level_reg [0]) # ((!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [1])) # (\control_regs|zoom_level_reg [1] & 
// ((\processor|y_out_count [3])))) ) ) ) # ( !\processor|y_out_count [4] & ( \processor|y_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [1] & (\control_regs|zoom_level_reg [0]))) # (\control_regs|zoom_level_reg [1] & 
// (((!\control_regs|zoom_level_reg [0]) # (\processor|y_out_count [3])))) ) ) ) # ( \processor|y_out_count [4] & ( !\processor|y_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0])) # (\processor|y_out_count [1]))) # 
// (\control_regs|zoom_level_reg [1] & (((\control_regs|zoom_level_reg [0] & \processor|y_out_count [3])))) ) ) ) # ( !\processor|y_out_count [4] & ( !\processor|y_out_count [2] & ( (\control_regs|zoom_level_reg [0] & ((!\control_regs|zoom_level_reg [1] & 
// (\processor|y_out_count [1])) # (\control_regs|zoom_level_reg [1] & ((\processor|y_out_count [3]))))) ) ) )

	.dataa(!\processor|y_out_count [1]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\processor|y_out_count [3]),
	.datae(!\processor|y_out_count [4]),
	.dataf(!\processor|y_out_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~7 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~7 .lut_mask = 64'h0407C4C73437F4F7;
defparam \processor|u_ba|ShiftLeft1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y14_N12
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~6 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~6_combout  = ( \processor|y_out_count [3] & ( \control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0] & (\processor|y_out_count [1])) # (\control_regs|zoom_level_reg [0] & ((\processor|y_out_count [2]))) ) ) ) # 
// ( !\processor|y_out_count [3] & ( \control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0] & (\processor|y_out_count [1])) # (\control_regs|zoom_level_reg [0] & ((\processor|y_out_count [2]))) ) ) ) # ( \processor|y_out_count [3] & ( 
// !\control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0]) # (\processor|y_out_count [0]) ) ) ) # ( !\processor|y_out_count [3] & ( !\control_regs|zoom_level_reg [1] & ( (\processor|y_out_count [0] & \control_regs|zoom_level_reg [0]) ) ) )

	.dataa(!\processor|y_out_count [1]),
	.datab(!\processor|y_out_count [0]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\processor|y_out_count [2]),
	.datae(!\processor|y_out_count [3]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~6 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~6 .lut_mask = 64'h0303F3F3505F505F;
defparam \processor|u_ba|ShiftLeft1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N21
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~4 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~4_combout  = ( \control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|y_out_count [1] ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|y_out_count [0] 
// ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|y_out_count [2] ) ) )

	.dataa(!\processor|y_out_count [0]),
	.datab(!\processor|y_out_count [2]),
	.datac(!\processor|y_out_count [1]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~4 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~4 .lut_mask = 64'h3333555500000F0F;
defparam \processor|u_ba|ShiftLeft1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N54
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~8 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~8_combout  = ( \processor|x_out_count [7] & ( \control_regs|zoom_level_reg [0] & ( (\processor|x_out_count [5]) # (\control_regs|zoom_level_reg [1]) ) ) ) # ( !\processor|x_out_count [7] & ( \control_regs|zoom_level_reg [0] & ( 
// (!\control_regs|zoom_level_reg [1] & \processor|x_out_count [5]) ) ) ) # ( \processor|x_out_count [7] & ( !\control_regs|zoom_level_reg [0] & ( (!\control_regs|zoom_level_reg [1] & (\processor|x_out_count [8])) # (\control_regs|zoom_level_reg [1] & 
// ((\processor|x_out_count [6]))) ) ) ) # ( !\processor|x_out_count [7] & ( !\control_regs|zoom_level_reg [0] & ( (!\control_regs|zoom_level_reg [1] & (\processor|x_out_count [8])) # (\control_regs|zoom_level_reg [1] & ((\processor|x_out_count [6]))) ) ) )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\processor|x_out_count [5]),
	.datac(!\processor|x_out_count [8]),
	.datad(!\processor|x_out_count [6]),
	.datae(!\processor|x_out_count [7]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~8 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~8 .lut_mask = 64'h0A5F0A5F22227777;
defparam \processor|u_ba|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N36
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~3 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~3_combout  = ( \control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|y_out_count [0] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|y_out_count [1] 
// ) ) )

	.dataa(gnd),
	.datab(!\processor|y_out_count [1]),
	.datac(!\processor|y_out_count [0]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~3 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~3 .lut_mask = 64'h3333000000000F0F;
defparam \processor|u_ba|ShiftLeft1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N24
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~7 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~7_combout  = ( \control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|x_out_count [6] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|x_out_count [4] 
// ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [5] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [7] ) ) )

	.dataa(!\processor|x_out_count [4]),
	.datab(!\processor|x_out_count [5]),
	.datac(!\processor|x_out_count [7]),
	.datad(!\processor|x_out_count [6]),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~7 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~7 .lut_mask = 64'h0F0F3333555500FF;
defparam \processor|u_ba|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N57
cyclonev_lcell_comb \processor|u_ba|ShiftLeft1~5 (
// Equation(s):
// \processor|u_ba|ShiftLeft1~5_combout  = ( !\control_regs|zoom_level_reg [0] & ( !\control_regs|zoom_level_reg [1] & ( \processor|y_out_count [0] ) ) )

	.dataa(!\processor|y_out_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft1~5 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft1~5 .lut_mask = 64'h5555000000000000;
defparam \processor|u_ba|ShiftLeft1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N6
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~6 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~6_combout  = ( \control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|x_out_count [5] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|x_out_count [3] 
// ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [4] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [6] ) ) )

	.dataa(!\processor|x_out_count [4]),
	.datab(!\processor|x_out_count [6]),
	.datac(!\processor|x_out_count [3]),
	.datad(!\processor|x_out_count [5]),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~6 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~6 .lut_mask = 64'h333355550F0F00FF;
defparam \processor|u_ba|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N48
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~5 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~5_combout  = ( \control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|x_out_count [4] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( \control_regs|zoom_level_reg [0] & ( \processor|x_out_count [2] 
// ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [3] ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [5] ) ) )

	.dataa(!\processor|x_out_count [2]),
	.datab(!\processor|x_out_count [5]),
	.datac(!\processor|x_out_count [3]),
	.datad(!\processor|x_out_count [4]),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~5 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~5 .lut_mask = 64'h33330F0F555500FF;
defparam \processor|u_ba|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N30
cyclonev_lcell_comb \processor|u_dec|Add2~9 (
// Equation(s):
// \processor|u_dec|Add2~9_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~5_combout  $ (((!\processor|y_out_count [0]) # ((\control_regs|zoom_level_reg [1]) # (\control_regs|zoom_level_reg [0])))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_dec|Add2~10  = CARRY(( !\processor|u_ba|ShiftLeft0~5_combout  $ (((!\processor|y_out_count [0]) # ((\control_regs|zoom_level_reg [1]) # (\control_regs|zoom_level_reg [0])))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_dec|Add2~11  = SHARE((\processor|u_ba|ShiftLeft0~5_combout  & (\processor|y_out_count [0] & (!\control_regs|zoom_level_reg [0] & !\control_regs|zoom_level_reg [1]))))

	.dataa(!\processor|u_ba|ShiftLeft0~5_combout ),
	.datab(!\processor|y_out_count [0]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_dec|Add2~9_sumout ),
	.cout(\processor|u_dec|Add2~10 ),
	.shareout(\processor|u_dec|Add2~11 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~9 .extended_lut = "off";
defparam \processor|u_dec|Add2~9 .lut_mask = 64'h0000100000006555;
defparam \processor|u_dec|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N33
cyclonev_lcell_comb \processor|u_dec|Add2~13 (
// Equation(s):
// \processor|u_dec|Add2~13_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~3_combout  $ (!\processor|u_ba|ShiftLeft0~6_combout ) ) + ( \processor|u_dec|Add2~11  ) + ( \processor|u_dec|Add2~10  ))
// \processor|u_dec|Add2~14  = CARRY(( !\processor|u_ba|ShiftLeft1~3_combout  $ (!\processor|u_ba|ShiftLeft0~6_combout ) ) + ( \processor|u_dec|Add2~11  ) + ( \processor|u_dec|Add2~10  ))
// \processor|u_dec|Add2~15  = SHARE((\processor|u_ba|ShiftLeft1~3_combout  & \processor|u_ba|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datad(!\processor|u_ba|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~10 ),
	.sharein(\processor|u_dec|Add2~11 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~13_sumout ),
	.cout(\processor|u_dec|Add2~14 ),
	.shareout(\processor|u_dec|Add2~15 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~13 .extended_lut = "off";
defparam \processor|u_dec|Add2~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N36
cyclonev_lcell_comb \processor|u_dec|Add2~17 (
// Equation(s):
// \processor|u_dec|Add2~17_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~7_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout  $ (\processor|u_ba|ShiftLeft1~5_combout )) ) + ( \processor|u_dec|Add2~15  ) + ( \processor|u_dec|Add2~14  ))
// \processor|u_dec|Add2~18  = CARRY(( !\processor|u_ba|ShiftLeft0~7_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout  $ (\processor|u_ba|ShiftLeft1~5_combout )) ) + ( \processor|u_dec|Add2~15  ) + ( \processor|u_dec|Add2~14  ))
// \processor|u_dec|Add2~19  = SHARE((!\processor|u_ba|ShiftLeft0~7_combout  & (\processor|u_ba|ShiftLeft1~4_combout  & \processor|u_ba|ShiftLeft1~5_combout )) # (\processor|u_ba|ShiftLeft0~7_combout  & ((\processor|u_ba|ShiftLeft1~5_combout ) # 
// (\processor|u_ba|ShiftLeft1~4_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft0~7_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~14 ),
	.sharein(\processor|u_dec|Add2~15 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~17_sumout ),
	.cout(\processor|u_dec|Add2~18 ),
	.shareout(\processor|u_dec|Add2~19 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~17 .extended_lut = "off";
defparam \processor|u_dec|Add2~17 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_dec|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N39
cyclonev_lcell_comb \processor|u_dec|Add2~21 (
// Equation(s):
// \processor|u_dec|Add2~21_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~6_combout  $ (!\processor|u_ba|ShiftLeft0~8_combout  $ (\processor|u_ba|ShiftLeft1~3_combout )) ) + ( \processor|u_dec|Add2~19  ) + ( \processor|u_dec|Add2~18  ))
// \processor|u_dec|Add2~22  = CARRY(( !\processor|u_ba|ShiftLeft1~6_combout  $ (!\processor|u_ba|ShiftLeft0~8_combout  $ (\processor|u_ba|ShiftLeft1~3_combout )) ) + ( \processor|u_dec|Add2~19  ) + ( \processor|u_dec|Add2~18  ))
// \processor|u_dec|Add2~23  = SHARE((!\processor|u_ba|ShiftLeft1~6_combout  & (\processor|u_ba|ShiftLeft0~8_combout  & \processor|u_ba|ShiftLeft1~3_combout )) # (\processor|u_ba|ShiftLeft1~6_combout  & ((\processor|u_ba|ShiftLeft1~3_combout ) # 
// (\processor|u_ba|ShiftLeft0~8_combout ))))

	.dataa(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~8_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~18 ),
	.sharein(\processor|u_dec|Add2~19 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~21_sumout ),
	.cout(\processor|u_dec|Add2~22 ),
	.shareout(\processor|u_dec|Add2~23 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~21 .extended_lut = "off";
defparam \processor|u_dec|Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_dec|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N42
cyclonev_lcell_comb \processor|u_dec|Add2~25 (
// Equation(s):
// \processor|u_dec|Add2~25_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~4_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~23  ) + ( \processor|u_dec|Add2~22  ))
// \processor|u_dec|Add2~26  = CARRY(( !\processor|u_ba|ShiftLeft1~4_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~23  ) + ( \processor|u_dec|Add2~22  ))
// \processor|u_dec|Add2~27  = SHARE((\processor|u_ba|ShiftLeft1~4_combout  & \processor|u_ba|ShiftLeft1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~22 ),
	.sharein(\processor|u_dec|Add2~23 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~25_sumout ),
	.cout(\processor|u_dec|Add2~26 ),
	.shareout(\processor|u_dec|Add2~27 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~25 .extended_lut = "off";
defparam \processor|u_dec|Add2~25 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N45
cyclonev_lcell_comb \processor|u_dec|Add2~29 (
// Equation(s):
// \processor|u_dec|Add2~29_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_dec|Add2~27  ) + ( \processor|u_dec|Add2~26  ))
// \processor|u_dec|Add2~30  = CARRY(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_dec|Add2~27  ) + ( \processor|u_dec|Add2~26  ))
// \processor|u_dec|Add2~31  = SHARE((\processor|u_ba|ShiftLeft1~8_combout  & \processor|u_ba|ShiftLeft1~6_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~26 ),
	.sharein(\processor|u_dec|Add2~27 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~29_sumout ),
	.cout(\processor|u_dec|Add2~30 ),
	.shareout(\processor|u_dec|Add2~31 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~29 .extended_lut = "off";
defparam \processor|u_dec|Add2~29 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_dec|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N48
cyclonev_lcell_comb \processor|u_dec|Add2~33 (
// Equation(s):
// \processor|u_dec|Add2~33_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~31  ) + ( \processor|u_dec|Add2~30  ))
// \processor|u_dec|Add2~34  = CARRY(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_dec|Add2~31  ) + ( \processor|u_dec|Add2~30  ))
// \processor|u_dec|Add2~35  = SHARE((\processor|u_ba|ShiftLeft1~2_combout  & \processor|u_ba|ShiftLeft1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~30 ),
	.sharein(\processor|u_dec|Add2~31 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~33_sumout ),
	.cout(\processor|u_dec|Add2~34 ),
	.shareout(\processor|u_dec|Add2~35 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~33 .extended_lut = "off";
defparam \processor|u_dec|Add2~33 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N51
cyclonev_lcell_comb \processor|u_dec|Add2~37 (
// Equation(s):
// \processor|u_dec|Add2~37_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~0_combout ) ) + ( \processor|u_dec|Add2~35  ) + ( \processor|u_dec|Add2~34  ))
// \processor|u_dec|Add2~38  = CARRY(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~0_combout ) ) + ( \processor|u_dec|Add2~35  ) + ( \processor|u_dec|Add2~34  ))
// \processor|u_dec|Add2~39  = SHARE((\processor|u_ba|ShiftLeft1~8_combout  & \processor|u_ba|ShiftLeft1~0_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~34 ),
	.sharein(\processor|u_dec|Add2~35 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~37_sumout ),
	.cout(\processor|u_dec|Add2~38 ),
	.shareout(\processor|u_dec|Add2~39 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~37 .extended_lut = "off";
defparam \processor|u_dec|Add2~37 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_dec|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N54
cyclonev_lcell_comb \processor|u_dec|Add2~5 (
// Equation(s):
// \processor|u_dec|Add2~5_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~1_combout ) ) + ( \processor|u_dec|Add2~39  ) + ( \processor|u_dec|Add2~38  ))
// \processor|u_dec|Add2~6  = CARRY(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~1_combout ) ) + ( \processor|u_dec|Add2~39  ) + ( \processor|u_dec|Add2~38  ))
// \processor|u_dec|Add2~7  = SHARE((\processor|u_ba|ShiftLeft1~2_combout  & \processor|u_ba|ShiftLeft1~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~38 ),
	.sharein(\processor|u_dec|Add2~39 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~5_sumout ),
	.cout(\processor|u_dec|Add2~6 ),
	.shareout(\processor|u_dec|Add2~7 ));
// synopsys translate_off
defparam \processor|u_dec|Add2~5 .extended_lut = "off";
defparam \processor|u_dec|Add2~5 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_dec|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \hps_writedata_control[1]~input (
	.i(hps_writedata_control[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[1]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[1]~input .bus_hold = "false";
defparam \hps_writedata_control[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \control_regs|algorithm_select_reg[1]~feeder (
// Equation(s):
// \control_regs|algorithm_select_reg[1]~feeder_combout  = ( \hps_writedata_control[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hps_writedata_control[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_regs|algorithm_select_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_regs|algorithm_select_reg[1]~feeder .extended_lut = "off";
defparam \control_regs|algorithm_select_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control_regs|algorithm_select_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N14
dffeas \control_regs|algorithm_select_reg[1] (
	.clk(\hps_clk~inputCLKENA0_outclk ),
	.d(\control_regs|algorithm_select_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_regs|algorithm_select_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_regs|algorithm_select_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_regs|algorithm_select_reg[1] .is_wysiwyg = "true";
defparam \control_regs|algorithm_select_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N0
cyclonev_lcell_comb \processor|u_nn|Add2~9 (
// Equation(s):
// \processor|u_nn|Add2~9_sumout  = SUM(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_nn|Add2~10  = CARRY(( !\processor|u_nn|ShiftRight0~0_combout  $ (!\processor|u_nn|ShiftRight1~3_combout ) ) + ( !VCC ) + ( !VCC ))
// \processor|u_nn|Add2~11  = SHARE((\processor|u_nn|ShiftRight0~0_combout  & \processor|u_nn|ShiftRight1~3_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight0~0_combout ),
	.datad(!\processor|u_nn|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_nn|Add2~9_sumout ),
	.cout(\processor|u_nn|Add2~10 ),
	.shareout(\processor|u_nn|Add2~11 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~9 .extended_lut = "off";
defparam \processor|u_nn|Add2~9 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N3
cyclonev_lcell_comb \processor|u_nn|Add2~13 (
// Equation(s):
// \processor|u_nn|Add2~13_sumout  = SUM(( !\processor|u_nn|ShiftRight1~4_combout  $ (!\processor|u_nn|ShiftRight0~1_combout ) ) + ( \processor|u_nn|Add2~11  ) + ( \processor|u_nn|Add2~10  ))
// \processor|u_nn|Add2~14  = CARRY(( !\processor|u_nn|ShiftRight1~4_combout  $ (!\processor|u_nn|ShiftRight0~1_combout ) ) + ( \processor|u_nn|Add2~11  ) + ( \processor|u_nn|Add2~10  ))
// \processor|u_nn|Add2~15  = SHARE((\processor|u_nn|ShiftRight1~4_combout  & \processor|u_nn|ShiftRight0~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~4_combout ),
	.datad(!\processor|u_nn|ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~10 ),
	.sharein(\processor|u_nn|Add2~11 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~13_sumout ),
	.cout(\processor|u_nn|Add2~14 ),
	.shareout(\processor|u_nn|Add2~15 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~13 .extended_lut = "off";
defparam \processor|u_nn|Add2~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N6
cyclonev_lcell_comb \processor|u_nn|Add2~17 (
// Equation(s):
// \processor|u_nn|Add2~17_sumout  = SUM(( !\processor|u_nn|ShiftRight0~2_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight1~3_combout )) ) + ( \processor|u_nn|Add2~15  ) + ( \processor|u_nn|Add2~14  ))
// \processor|u_nn|Add2~18  = CARRY(( !\processor|u_nn|ShiftRight0~2_combout  $ (!\processor|u_nn|ShiftRight1~5_combout  $ (\processor|u_nn|ShiftRight1~3_combout )) ) + ( \processor|u_nn|Add2~15  ) + ( \processor|u_nn|Add2~14  ))
// \processor|u_nn|Add2~19  = SHARE((!\processor|u_nn|ShiftRight0~2_combout  & (\processor|u_nn|ShiftRight1~5_combout  & \processor|u_nn|ShiftRight1~3_combout )) # (\processor|u_nn|ShiftRight0~2_combout  & ((\processor|u_nn|ShiftRight1~3_combout ) # 
// (\processor|u_nn|ShiftRight1~5_combout ))))

	.dataa(!\processor|u_nn|ShiftRight0~2_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~5_combout ),
	.datad(!\processor|u_nn|ShiftRight1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~14 ),
	.sharein(\processor|u_nn|Add2~15 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~17_sumout ),
	.cout(\processor|u_nn|Add2~18 ),
	.shareout(\processor|u_nn|Add2~19 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~17 .extended_lut = "off";
defparam \processor|u_nn|Add2~17 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_nn|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N9
cyclonev_lcell_comb \processor|u_nn|Add2~21 (
// Equation(s):
// \processor|u_nn|Add2~21_sumout  = SUM(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~4_combout  $ (\processor|u_nn|ShiftRight0~3_combout )) ) + ( \processor|u_nn|Add2~19  ) + ( \processor|u_nn|Add2~18  ))
// \processor|u_nn|Add2~22  = CARRY(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~4_combout  $ (\processor|u_nn|ShiftRight0~3_combout )) ) + ( \processor|u_nn|Add2~19  ) + ( \processor|u_nn|Add2~18  ))
// \processor|u_nn|Add2~23  = SHARE((!\processor|u_nn|ShiftRight1~6_combout  & (\processor|u_nn|ShiftRight1~4_combout  & \processor|u_nn|ShiftRight0~3_combout )) # (\processor|u_nn|ShiftRight1~6_combout  & ((\processor|u_nn|ShiftRight0~3_combout ) # 
// (\processor|u_nn|ShiftRight1~4_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_nn|ShiftRight1~6_combout ),
	.datac(!\processor|u_nn|ShiftRight1~4_combout ),
	.datad(!\processor|u_nn|ShiftRight0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~18 ),
	.sharein(\processor|u_nn|Add2~19 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~21_sumout ),
	.cout(\processor|u_nn|Add2~22 ),
	.shareout(\processor|u_nn|Add2~23 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~21 .extended_lut = "off";
defparam \processor|u_nn|Add2~21 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_nn|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \processor|u_nn|Add2~25 (
// Equation(s):
// \processor|u_nn|Add2~25_sumout  = SUM(( !\processor|u_nn|ShiftRight1~5_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_nn|Add2~23  ) + ( \processor|u_nn|Add2~22  ))
// \processor|u_nn|Add2~26  = CARRY(( !\processor|u_nn|ShiftRight1~5_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_nn|Add2~23  ) + ( \processor|u_nn|Add2~22  ))
// \processor|u_nn|Add2~27  = SHARE((\processor|u_nn|ShiftRight1~5_combout  & \processor|u_nn|ShiftRight1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~5_combout ),
	.datad(!\processor|u_nn|ShiftRight1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~22 ),
	.sharein(\processor|u_nn|Add2~23 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~25_sumout ),
	.cout(\processor|u_nn|Add2~26 ),
	.shareout(\processor|u_nn|Add2~27 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~25 .extended_lut = "off";
defparam \processor|u_nn|Add2~25 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N15
cyclonev_lcell_comb \processor|u_nn|Add2~29 (
// Equation(s):
// \processor|u_nn|Add2~29_sumout  = SUM(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_nn|Add2~27  ) + ( \processor|u_nn|Add2~26  ))
// \processor|u_nn|Add2~30  = CARRY(( !\processor|u_nn|ShiftRight1~6_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_nn|Add2~27  ) + ( \processor|u_nn|Add2~26  ))
// \processor|u_nn|Add2~31  = SHARE((\processor|u_nn|ShiftRight1~6_combout  & \processor|u_nn|ShiftRight1~8_combout ))

	.dataa(!\processor|u_nn|ShiftRight1~6_combout ),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~26 ),
	.sharein(\processor|u_nn|Add2~27 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~29_sumout ),
	.cout(\processor|u_nn|Add2~30 ),
	.shareout(\processor|u_nn|Add2~31 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~29 .extended_lut = "off";
defparam \processor|u_nn|Add2~29 .lut_mask = 64'h0000050500005A5A;
defparam \processor|u_nn|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N18
cyclonev_lcell_comb \processor|u_nn|Add2~33 (
// Equation(s):
// \processor|u_nn|Add2~33_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_nn|Add2~31  ) + ( \processor|u_nn|Add2~30  ))
// \processor|u_nn|Add2~34  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (!\processor|u_nn|ShiftRight1~7_combout ) ) + ( \processor|u_nn|Add2~31  ) + ( \processor|u_nn|Add2~30  ))
// \processor|u_nn|Add2~35  = SHARE((\processor|u_nn|ShiftRight1~1_combout  & \processor|u_nn|ShiftRight1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~1_combout ),
	.datad(!\processor|u_nn|ShiftRight1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~30 ),
	.sharein(\processor|u_nn|Add2~31 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~33_sumout ),
	.cout(\processor|u_nn|Add2~34 ),
	.shareout(\processor|u_nn|Add2~35 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~33 .extended_lut = "off";
defparam \processor|u_nn|Add2~33 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N21
cyclonev_lcell_comb \processor|u_nn|Add2~37 (
// Equation(s):
// \processor|u_nn|Add2~37_sumout  = SUM(( !\processor|u_nn|ShiftRight1~0_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_nn|Add2~35  ) + ( \processor|u_nn|Add2~34  ))
// \processor|u_nn|Add2~38  = CARRY(( !\processor|u_nn|ShiftRight1~0_combout  $ (!\processor|u_nn|ShiftRight1~8_combout ) ) + ( \processor|u_nn|Add2~35  ) + ( \processor|u_nn|Add2~34  ))
// \processor|u_nn|Add2~39  = SHARE((\processor|u_nn|ShiftRight1~0_combout  & \processor|u_nn|ShiftRight1~8_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~0_combout ),
	.datad(!\processor|u_nn|ShiftRight1~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~34 ),
	.sharein(\processor|u_nn|Add2~35 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~37_sumout ),
	.cout(\processor|u_nn|Add2~38 ),
	.shareout(\processor|u_nn|Add2~39 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~37 .extended_lut = "off";
defparam \processor|u_nn|Add2~37 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_nn|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N24
cyclonev_lcell_comb \processor|u_nn|Add2~5 (
// Equation(s):
// \processor|u_nn|Add2~5_sumout  = SUM(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\control_regs|zoom_level_reg [1]))) ) + ( \processor|u_nn|Add2~39  ) + ( \processor|u_nn|Add2~38  ))
// \processor|u_nn|Add2~6  = CARRY(( !\processor|u_nn|ShiftRight1~1_combout  $ (((!\processor|u_nn|ShiftRight1~2_combout ) # (\control_regs|zoom_level_reg [1]))) ) + ( \processor|u_nn|Add2~39  ) + ( \processor|u_nn|Add2~38  ))
// \processor|u_nn|Add2~7  = SHARE((!\control_regs|zoom_level_reg [1] & (\processor|u_nn|ShiftRight1~2_combout  & \processor|u_nn|ShiftRight1~1_combout )))

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~2_combout ),
	.datad(!\processor|u_nn|ShiftRight1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~38 ),
	.sharein(\processor|u_nn|Add2~39 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~5_sumout ),
	.cout(\processor|u_nn|Add2~6 ),
	.shareout(\processor|u_nn|Add2~7 ));
// synopsys translate_off
defparam \processor|u_nn|Add2~5 .extended_lut = "off";
defparam \processor|u_nn|Add2~5 .lut_mask = 64'h0000000A00000AF5;
defparam \processor|u_nn|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N0
cyclonev_lcell_comb \processor|u_ba|Add5~9 (
// Equation(s):
// \processor|u_ba|Add5~9_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~5_combout  $ ((((!\processor|y_out_count [0]) # (\control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [1]))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add5~10  = CARRY(( !\processor|u_ba|ShiftLeft0~5_combout  $ ((((!\processor|y_out_count [0]) # (\control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [1]))) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add5~11  = SHARE((!\control_regs|zoom_level_reg [1] & (\processor|y_out_count [0] & (\processor|u_ba|ShiftLeft0~5_combout  & !\control_regs|zoom_level_reg [0]))))

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\processor|y_out_count [0]),
	.datac(!\processor|u_ba|ShiftLeft0~5_combout ),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add5~9_sumout ),
	.cout(\processor|u_ba|Add5~10 ),
	.shareout(\processor|u_ba|Add5~11 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~9 .extended_lut = "off";
defparam \processor|u_ba|Add5~9 .lut_mask = 64'h0000020000002D0F;
defparam \processor|u_ba|Add5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N3
cyclonev_lcell_comb \processor|u_ba|Add5~13 (
// Equation(s):
// \processor|u_ba|Add5~13_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~3_combout  $ (!\processor|u_ba|ShiftLeft0~6_combout ) ) + ( \processor|u_ba|Add5~11  ) + ( \processor|u_ba|Add5~10  ))
// \processor|u_ba|Add5~14  = CARRY(( !\processor|u_ba|ShiftLeft1~3_combout  $ (!\processor|u_ba|ShiftLeft0~6_combout ) ) + ( \processor|u_ba|Add5~11  ) + ( \processor|u_ba|Add5~10  ))
// \processor|u_ba|Add5~15  = SHARE((\processor|u_ba|ShiftLeft1~3_combout  & \processor|u_ba|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datad(!\processor|u_ba|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~10 ),
	.sharein(\processor|u_ba|Add5~11 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~13_sumout ),
	.cout(\processor|u_ba|Add5~14 ),
	.shareout(\processor|u_ba|Add5~15 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~13 .extended_lut = "off";
defparam \processor|u_ba|Add5~13 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N6
cyclonev_lcell_comb \processor|u_ba|Add5~17 (
// Equation(s):
// \processor|u_ba|Add5~17_sumout  = SUM(( !\processor|u_ba|ShiftLeft0~7_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout  $ (\processor|u_ba|ShiftLeft1~5_combout )) ) + ( \processor|u_ba|Add5~15  ) + ( \processor|u_ba|Add5~14  ))
// \processor|u_ba|Add5~18  = CARRY(( !\processor|u_ba|ShiftLeft0~7_combout  $ (!\processor|u_ba|ShiftLeft1~4_combout  $ (\processor|u_ba|ShiftLeft1~5_combout )) ) + ( \processor|u_ba|Add5~15  ) + ( \processor|u_ba|Add5~14  ))
// \processor|u_ba|Add5~19  = SHARE((!\processor|u_ba|ShiftLeft0~7_combout  & (\processor|u_ba|ShiftLeft1~4_combout  & \processor|u_ba|ShiftLeft1~5_combout )) # (\processor|u_ba|ShiftLeft0~7_combout  & ((\processor|u_ba|ShiftLeft1~5_combout ) # 
// (\processor|u_ba|ShiftLeft1~4_combout ))))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft0~7_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~14 ),
	.sharein(\processor|u_ba|Add5~15 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~17_sumout ),
	.cout(\processor|u_ba|Add5~18 ),
	.shareout(\processor|u_ba|Add5~19 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~17 .extended_lut = "off";
defparam \processor|u_ba|Add5~17 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N9
cyclonev_lcell_comb \processor|u_ba|Add5~21 (
// Equation(s):
// \processor|u_ba|Add5~21_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~6_combout  $ (!\processor|u_ba|ShiftLeft0~8_combout  $ (\processor|u_ba|ShiftLeft1~3_combout )) ) + ( \processor|u_ba|Add5~19  ) + ( \processor|u_ba|Add5~18  ))
// \processor|u_ba|Add5~22  = CARRY(( !\processor|u_ba|ShiftLeft1~6_combout  $ (!\processor|u_ba|ShiftLeft0~8_combout  $ (\processor|u_ba|ShiftLeft1~3_combout )) ) + ( \processor|u_ba|Add5~19  ) + ( \processor|u_ba|Add5~18  ))
// \processor|u_ba|Add5~23  = SHARE((!\processor|u_ba|ShiftLeft1~6_combout  & (\processor|u_ba|ShiftLeft0~8_combout  & \processor|u_ba|ShiftLeft1~3_combout )) # (\processor|u_ba|ShiftLeft1~6_combout  & ((\processor|u_ba|ShiftLeft1~3_combout ) # 
// (\processor|u_ba|ShiftLeft0~8_combout ))))

	.dataa(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~8_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~18 ),
	.sharein(\processor|u_ba|Add5~19 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~21_sumout ),
	.cout(\processor|u_ba|Add5~22 ),
	.shareout(\processor|u_ba|Add5~23 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~21 .extended_lut = "off";
defparam \processor|u_ba|Add5~21 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add5~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N12
cyclonev_lcell_comb \processor|u_ba|Add5~25 (
// Equation(s):
// \processor|u_ba|Add5~25_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~4_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_ba|Add5~23  ) + ( \processor|u_ba|Add5~22  ))
// \processor|u_ba|Add5~26  = CARRY(( !\processor|u_ba|ShiftLeft1~4_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_ba|Add5~23  ) + ( \processor|u_ba|Add5~22  ))
// \processor|u_ba|Add5~27  = SHARE((\processor|u_ba|ShiftLeft1~4_combout  & \processor|u_ba|ShiftLeft1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~4_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~22 ),
	.sharein(\processor|u_ba|Add5~23 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~25_sumout ),
	.cout(\processor|u_ba|Add5~26 ),
	.shareout(\processor|u_ba|Add5~27 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~25 .extended_lut = "off";
defparam \processor|u_ba|Add5~25 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N15
cyclonev_lcell_comb \processor|u_ba|Add5~29 (
// Equation(s):
// \processor|u_ba|Add5~29_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_ba|Add5~27  ) + ( \processor|u_ba|Add5~26  ))
// \processor|u_ba|Add5~30  = CARRY(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~6_combout ) ) + ( \processor|u_ba|Add5~27  ) + ( \processor|u_ba|Add5~26  ))
// \processor|u_ba|Add5~31  = SHARE((\processor|u_ba|ShiftLeft1~8_combout  & \processor|u_ba|ShiftLeft1~6_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~26 ),
	.sharein(\processor|u_ba|Add5~27 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~29_sumout ),
	.cout(\processor|u_ba|Add5~30 ),
	.shareout(\processor|u_ba|Add5~31 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~29 .extended_lut = "off";
defparam \processor|u_ba|Add5~29 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_ba|Add5~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N18
cyclonev_lcell_comb \processor|u_ba|Add5~33 (
// Equation(s):
// \processor|u_ba|Add5~33_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_ba|Add5~31  ) + ( \processor|u_ba|Add5~30  ))
// \processor|u_ba|Add5~34  = CARRY(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~7_combout ) ) + ( \processor|u_ba|Add5~31  ) + ( \processor|u_ba|Add5~30  ))
// \processor|u_ba|Add5~35  = SHARE((\processor|u_ba|ShiftLeft1~2_combout  & \processor|u_ba|ShiftLeft1~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~30 ),
	.sharein(\processor|u_ba|Add5~31 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~33_sumout ),
	.cout(\processor|u_ba|Add5~34 ),
	.shareout(\processor|u_ba|Add5~35 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~33 .extended_lut = "off";
defparam \processor|u_ba|Add5~33 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N21
cyclonev_lcell_comb \processor|u_ba|Add5~37 (
// Equation(s):
// \processor|u_ba|Add5~37_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~0_combout ) ) + ( \processor|u_ba|Add5~35  ) + ( \processor|u_ba|Add5~34  ))
// \processor|u_ba|Add5~38  = CARRY(( !\processor|u_ba|ShiftLeft1~8_combout  $ (!\processor|u_ba|ShiftLeft1~0_combout ) ) + ( \processor|u_ba|Add5~35  ) + ( \processor|u_ba|Add5~34  ))
// \processor|u_ba|Add5~39  = SHARE((\processor|u_ba|ShiftLeft1~8_combout  & \processor|u_ba|ShiftLeft1~0_combout ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft1~8_combout ),
	.datac(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~34 ),
	.sharein(\processor|u_ba|Add5~35 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~37_sumout ),
	.cout(\processor|u_ba|Add5~38 ),
	.shareout(\processor|u_ba|Add5~39 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~37 .extended_lut = "off";
defparam \processor|u_ba|Add5~37 .lut_mask = 64'h0000030300003C3C;
defparam \processor|u_ba|Add5~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N24
cyclonev_lcell_comb \processor|u_ba|Add5~5 (
// Equation(s):
// \processor|u_ba|Add5~5_sumout  = SUM(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~1_combout ) ) + ( \processor|u_ba|Add5~39  ) + ( \processor|u_ba|Add5~38  ))
// \processor|u_ba|Add5~6  = CARRY(( !\processor|u_ba|ShiftLeft1~2_combout  $ (!\processor|u_ba|ShiftLeft1~1_combout ) ) + ( \processor|u_ba|Add5~39  ) + ( \processor|u_ba|Add5~38  ))
// \processor|u_ba|Add5~7  = SHARE((\processor|u_ba|ShiftLeft1~2_combout  & \processor|u_ba|ShiftLeft1~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~2_combout ),
	.datad(!\processor|u_ba|ShiftLeft1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~38 ),
	.sharein(\processor|u_ba|Add5~39 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~5_sumout ),
	.cout(\processor|u_ba|Add5~6 ),
	.shareout(\processor|u_ba|Add5~7 ));
// synopsys translate_off
defparam \processor|u_ba|Add5~5 .extended_lut = "off";
defparam \processor|u_ba|Add5~5 .lut_mask = 64'h0000000F00000FF0;
defparam \processor|u_ba|Add5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N27
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~4 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~4_combout  = ( \processor|x_out_count [4] & ( \control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [2])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [3]))) ) ) ) # 
// ( !\processor|x_out_count [4] & ( \control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [2])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [3]))) ) ) ) # ( \processor|x_out_count [4] & ( 
// !\control_regs|zoom_level_reg [1] & ( (!\control_regs|zoom_level_reg [0]) # (\processor|x_out_count [1]) ) ) ) # ( !\processor|x_out_count [4] & ( !\control_regs|zoom_level_reg [1] & ( (\control_regs|zoom_level_reg [0] & \processor|x_out_count [1]) ) ) )

	.dataa(!\processor|x_out_count [2]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [1]),
	.datad(!\processor|x_out_count [3]),
	.datae(!\processor|x_out_count [4]),
	.dataf(!\control_regs|zoom_level_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~4 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~4 .lut_mask = 64'h0303CFCF44774477;
defparam \processor|u_ba|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N54
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~3 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~3_combout  = ( \processor|x_out_count [3] & ( \processor|x_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0]) # (\processor|x_out_count [0])))) # (\control_regs|zoom_level_reg [1] & 
// (((\control_regs|zoom_level_reg [0])) # (\processor|x_out_count [1]))) ) ) ) # ( !\processor|x_out_count [3] & ( \processor|x_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & (((\processor|x_out_count [0] & \control_regs|zoom_level_reg [0])))) # 
// (\control_regs|zoom_level_reg [1] & (((\control_regs|zoom_level_reg [0])) # (\processor|x_out_count [1]))) ) ) ) # ( \processor|x_out_count [3] & ( !\processor|x_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0]) 
// # (\processor|x_out_count [0])))) # (\control_regs|zoom_level_reg [1] & (\processor|x_out_count [1] & ((!\control_regs|zoom_level_reg [0])))) ) ) ) # ( !\processor|x_out_count [3] & ( !\processor|x_out_count [2] & ( (!\control_regs|zoom_level_reg [1] & 
// (((\processor|x_out_count [0] & \control_regs|zoom_level_reg [0])))) # (\control_regs|zoom_level_reg [1] & (\processor|x_out_count [1] & ((!\control_regs|zoom_level_reg [0])))) ) ) )

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\processor|x_out_count [1]),
	.datac(!\processor|x_out_count [0]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\processor|x_out_count [3]),
	.dataf(!\processor|x_out_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~3 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~3 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \processor|u_ba|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N24
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~2 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~2_combout  = ( \processor|x_out_count [1] & ( \processor|x_out_count [0] & ( ((\processor|x_out_count [2] & !\control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [1]) ) ) ) # ( !\processor|x_out_count [1] & ( 
// \processor|x_out_count [0] & ( (!\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [2]) # (\control_regs|zoom_level_reg [1]))) ) ) ) # ( \processor|x_out_count [1] & ( !\processor|x_out_count [0] & ( (!\control_regs|zoom_level_reg [1] & 
// (\processor|x_out_count [2] & !\control_regs|zoom_level_reg [0])) # (\control_regs|zoom_level_reg [1] & ((\control_regs|zoom_level_reg [0]))) ) ) ) # ( !\processor|x_out_count [1] & ( !\processor|x_out_count [0] & ( (!\control_regs|zoom_level_reg [1] & 
// (\processor|x_out_count [2] & !\control_regs|zoom_level_reg [0])) ) ) )

	.dataa(gnd),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\processor|x_out_count [2]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\processor|x_out_count [1]),
	.dataf(!\processor|x_out_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~2 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~2 .lut_mask = 64'h0C000C333F003F33;
defparam \processor|u_ba|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N0
cyclonev_lcell_comb \processor|Add6~9 (
// Equation(s):
// \processor|Add6~9_sumout  = SUM(( (!\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [1] & \processor|x_out_count [0])) ) + ( VCC ) + ( !VCC ))
// \processor|Add6~10  = CARRY(( (!\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [1] & \processor|x_out_count [0])) ) + ( VCC ) + ( !VCC ))

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\processor|x_out_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~9_sumout ),
	.cout(\processor|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~9 .extended_lut = "off";
defparam \processor|Add6~9 .lut_mask = 64'h0000000000000808;
defparam \processor|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N3
cyclonev_lcell_comb \processor|Add6~13 (
// Equation(s):
// \processor|Add6~13_sumout  = SUM(( GND ) + ( (!\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [1] & (\processor|x_out_count [1]))) # (\control_regs|zoom_level_reg [0] & (\control_regs|zoom_level_reg [1] & ((\processor|x_out_count 
// [0])))) ) + ( \processor|Add6~10  ))
// \processor|Add6~14  = CARRY(( GND ) + ( (!\control_regs|zoom_level_reg [0] & (!\control_regs|zoom_level_reg [1] & (\processor|x_out_count [1]))) # (\control_regs|zoom_level_reg [0] & (\control_regs|zoom_level_reg [1] & ((\processor|x_out_count [0])))) ) + 
// ( \processor|Add6~10  ))

	.dataa(!\control_regs|zoom_level_reg [0]),
	.datab(!\control_regs|zoom_level_reg [1]),
	.datac(!\processor|x_out_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|x_out_count [0]),
	.datag(gnd),
	.cin(\processor|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~13_sumout ),
	.cout(\processor|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~13 .extended_lut = "off";
defparam \processor|Add6~13 .lut_mask = 64'h0000F7E600000000;
defparam \processor|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N6
cyclonev_lcell_comb \processor|Add6~17 (
// Equation(s):
// \processor|Add6~17_sumout  = SUM(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add6~14  ))
// \processor|Add6~18  = CARRY(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~17_sumout ),
	.cout(\processor|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~17 .extended_lut = "off";
defparam \processor|Add6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N9
cyclonev_lcell_comb \processor|Add6~21 (
// Equation(s):
// \processor|Add6~21_sumout  = SUM(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add6~18  ))
// \processor|Add6~22  = CARRY(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add6~18  ))

	.dataa(!\processor|u_ba|ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~21_sumout ),
	.cout(\processor|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~21 .extended_lut = "off";
defparam \processor|Add6~21 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N12
cyclonev_lcell_comb \processor|Add6~25 (
// Equation(s):
// \processor|Add6~25_sumout  = SUM(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add6~22  ))
// \processor|Add6~26  = CARRY(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~25_sumout ),
	.cout(\processor|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~25 .extended_lut = "off";
defparam \processor|Add6~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N15
cyclonev_lcell_comb \processor|Add6~29 (
// Equation(s):
// \processor|Add6~29_sumout  = SUM(( \processor|u_ba|Add5~9_sumout  ) + ( GND ) + ( \processor|Add6~26  ))
// \processor|Add6~30  = CARRY(( \processor|u_ba|Add5~9_sumout  ) + ( GND ) + ( \processor|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~29_sumout ),
	.cout(\processor|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~29 .extended_lut = "off";
defparam \processor|Add6~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N18
cyclonev_lcell_comb \processor|Add6~33 (
// Equation(s):
// \processor|Add6~33_sumout  = SUM(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add6~30  ))
// \processor|Add6~34  = CARRY(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~33_sumout ),
	.cout(\processor|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~33 .extended_lut = "off";
defparam \processor|Add6~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N21
cyclonev_lcell_comb \processor|Add6~37 (
// Equation(s):
// \processor|Add6~37_sumout  = SUM(( \processor|u_ba|Add5~17_sumout  ) + ( GND ) + ( \processor|Add6~34  ))
// \processor|Add6~38  = CARRY(( \processor|u_ba|Add5~17_sumout  ) + ( GND ) + ( \processor|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~37_sumout ),
	.cout(\processor|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~37 .extended_lut = "off";
defparam \processor|Add6~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N24
cyclonev_lcell_comb \processor|Add6~41 (
// Equation(s):
// \processor|Add6~41_sumout  = SUM(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add6~38  ))
// \processor|Add6~42  = CARRY(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~41_sumout ),
	.cout(\processor|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~41 .extended_lut = "off";
defparam \processor|Add6~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N27
cyclonev_lcell_comb \processor|Add6~45 (
// Equation(s):
// \processor|Add6~45_sumout  = SUM(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add6~42  ))
// \processor|Add6~46  = CARRY(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~45_sumout ),
	.cout(\processor|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~45 .extended_lut = "off";
defparam \processor|Add6~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N30
cyclonev_lcell_comb \processor|Add6~49 (
// Equation(s):
// \processor|Add6~49_sumout  = SUM(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add6~46  ))
// \processor|Add6~50  = CARRY(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~49_sumout ),
	.cout(\processor|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~49 .extended_lut = "off";
defparam \processor|Add6~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N33
cyclonev_lcell_comb \processor|Add6~53 (
// Equation(s):
// \processor|Add6~53_sumout  = SUM(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add6~50  ))
// \processor|Add6~54  = CARRY(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~53_sumout ),
	.cout(\processor|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~53 .extended_lut = "off";
defparam \processor|Add6~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N36
cyclonev_lcell_comb \processor|Add6~57 (
// Equation(s):
// \processor|Add6~57_sumout  = SUM(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add6~54  ))
// \processor|Add6~58  = CARRY(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~57_sumout ),
	.cout(\processor|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~57 .extended_lut = "off";
defparam \processor|Add6~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N39
cyclonev_lcell_comb \processor|Add6~5 (
// Equation(s):
// \processor|Add6~5_sumout  = SUM(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add6~58  ))
// \processor|Add6~6  = CARRY(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~5_sumout ),
	.cout(\processor|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~5 .extended_lut = "off";
defparam \processor|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N30
cyclonev_lcell_comb \processor|Add7~9 (
// Equation(s):
// \processor|Add7~9_sumout  = SUM(( \processor|u_ba|Add5~9_sumout  ) + ( VCC ) + ( !VCC ))
// \processor|Add7~10  = CARRY(( \processor|u_ba|Add5~9_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~9_sumout ),
	.cout(\processor|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~9 .extended_lut = "off";
defparam \processor|Add7~9 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N33
cyclonev_lcell_comb \processor|Add7~13 (
// Equation(s):
// \processor|Add7~13_sumout  = SUM(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add7~10  ))
// \processor|Add7~14  = CARRY(( \processor|u_ba|Add5~13_sumout  ) + ( GND ) + ( \processor|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~13_sumout ),
	.cout(\processor|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~13 .extended_lut = "off";
defparam \processor|Add7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N36
cyclonev_lcell_comb \processor|Add7~17 (
// Equation(s):
// \processor|Add7~17_sumout  = SUM(( \processor|u_ba|Add5~17_sumout  ) + ( VCC ) + ( \processor|Add7~14  ))
// \processor|Add7~18  = CARRY(( \processor|u_ba|Add5~17_sumout  ) + ( VCC ) + ( \processor|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~17_sumout ),
	.cout(\processor|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~17 .extended_lut = "off";
defparam \processor|Add7~17 .lut_mask = 64'h0000000000000F0F;
defparam \processor|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N39
cyclonev_lcell_comb \processor|Add7~21 (
// Equation(s):
// \processor|Add7~21_sumout  = SUM(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add7~18  ))
// \processor|Add7~22  = CARRY(( \processor|u_ba|Add5~21_sumout  ) + ( GND ) + ( \processor|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~21_sumout ),
	.cout(\processor|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~21 .extended_lut = "off";
defparam \processor|Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N42
cyclonev_lcell_comb \processor|Add7~25 (
// Equation(s):
// \processor|Add7~25_sumout  = SUM(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add7~22  ))
// \processor|Add7~26  = CARRY(( \processor|u_ba|Add5~25_sumout  ) + ( GND ) + ( \processor|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~25_sumout ),
	.cout(\processor|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~25 .extended_lut = "off";
defparam \processor|Add7~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N45
cyclonev_lcell_comb \processor|Add7~29 (
// Equation(s):
// \processor|Add7~29_sumout  = SUM(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add7~26  ))
// \processor|Add7~30  = CARRY(( \processor|u_ba|Add5~29_sumout  ) + ( GND ) + ( \processor|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~29_sumout ),
	.cout(\processor|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~29 .extended_lut = "off";
defparam \processor|Add7~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N48
cyclonev_lcell_comb \processor|Add7~33 (
// Equation(s):
// \processor|Add7~33_sumout  = SUM(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add7~30  ))
// \processor|Add7~34  = CARRY(( \processor|u_ba|Add5~33_sumout  ) + ( GND ) + ( \processor|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~33_sumout ),
	.cout(\processor|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~33 .extended_lut = "off";
defparam \processor|Add7~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N51
cyclonev_lcell_comb \processor|Add7~37 (
// Equation(s):
// \processor|Add7~37_sumout  = SUM(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add7~34  ))
// \processor|Add7~38  = CARRY(( \processor|u_ba|Add5~37_sumout  ) + ( GND ) + ( \processor|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~37_sumout ),
	.cout(\processor|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~37 .extended_lut = "off";
defparam \processor|Add7~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N54
cyclonev_lcell_comb \processor|Add7~5 (
// Equation(s):
// \processor|Add7~5_sumout  = SUM(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add7~38  ))
// \processor|Add7~6  = CARRY(( \processor|u_ba|Add5~5_sumout  ) + ( GND ) + ( \processor|Add7~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|u_ba|Add5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~5_sumout ),
	.cout(\processor|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~5 .extended_lut = "off";
defparam \processor|Add7~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N0
cyclonev_lcell_comb \processor|Add8~9 (
// Equation(s):
// \processor|Add8~9_sumout  = SUM(( (!\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] & \processor|x_out_count [0])) ) + ( VCC ) + ( !VCC ))
// \processor|Add8~10  = CARRY(( (!\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] & \processor|x_out_count [0])) ) + ( VCC ) + ( !VCC ))

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~9_sumout ),
	.cout(\processor|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~9 .extended_lut = "off";
defparam \processor|Add8~9 .lut_mask = 64'h0000000000000808;
defparam \processor|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N3
cyclonev_lcell_comb \processor|Add8~13 (
// Equation(s):
// \processor|Add8~13_sumout  = SUM(( GND ) + ( (!\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [1])))) # (\control_regs|zoom_level_reg [1] & (\control_regs|zoom_level_reg [0] & (\processor|x_out_count 
// [0]))) ) + ( \processor|Add8~10  ))
// \processor|Add8~14  = CARRY(( GND ) + ( (!\control_regs|zoom_level_reg [1] & (!\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [1])))) # (\control_regs|zoom_level_reg [1] & (\control_regs|zoom_level_reg [0] & (\processor|x_out_count [0]))) ) + 
// ( \processor|Add8~10  ))

	.dataa(!\control_regs|zoom_level_reg [1]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|x_out_count [1]),
	.datag(gnd),
	.cin(\processor|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~13_sumout ),
	.cout(\processor|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~13 .extended_lut = "off";
defparam \processor|Add8~13 .lut_mask = 64'h0000FE7600000000;
defparam \processor|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N6
cyclonev_lcell_comb \processor|Add8~17 (
// Equation(s):
// \processor|Add8~17_sumout  = SUM(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add8~14  ))
// \processor|Add8~18  = CARRY(( \processor|u_ba|ShiftLeft0~2_combout  ) + ( GND ) + ( \processor|Add8~14  ))

	.dataa(gnd),
	.datab(!\processor|u_ba|ShiftLeft0~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~17_sumout ),
	.cout(\processor|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~17 .extended_lut = "off";
defparam \processor|Add8~17 .lut_mask = 64'h0000FFFF00003333;
defparam \processor|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N9
cyclonev_lcell_comb \processor|Add8~21 (
// Equation(s):
// \processor|Add8~21_sumout  = SUM(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add8~18  ))
// \processor|Add8~22  = CARRY(( \processor|u_ba|ShiftLeft0~3_combout  ) + ( GND ) + ( \processor|Add8~18  ))

	.dataa(!\processor|u_ba|ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~21_sumout ),
	.cout(\processor|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~21 .extended_lut = "off";
defparam \processor|Add8~21 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N12
cyclonev_lcell_comb \processor|Add8~25 (
// Equation(s):
// \processor|Add8~25_sumout  = SUM(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add8~22  ))
// \processor|Add8~26  = CARRY(( \processor|u_ba|ShiftLeft0~4_combout  ) + ( GND ) + ( \processor|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~25_sumout ),
	.cout(\processor|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~25 .extended_lut = "off";
defparam \processor|Add8~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N15
cyclonev_lcell_comb \processor|Add8~29 (
// Equation(s):
// \processor|Add8~29_sumout  = SUM(( \processor|Add7~9_sumout  ) + ( GND ) + ( \processor|Add8~26  ))
// \processor|Add8~30  = CARRY(( \processor|Add7~9_sumout  ) + ( GND ) + ( \processor|Add8~26  ))

	.dataa(!\processor|Add7~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~29_sumout ),
	.cout(\processor|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~29 .extended_lut = "off";
defparam \processor|Add8~29 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N18
cyclonev_lcell_comb \processor|Add8~33 (
// Equation(s):
// \processor|Add8~33_sumout  = SUM(( \processor|Add7~13_sumout  ) + ( GND ) + ( \processor|Add8~30  ))
// \processor|Add8~34  = CARRY(( \processor|Add7~13_sumout  ) + ( GND ) + ( \processor|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Add7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~33_sumout ),
	.cout(\processor|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~33 .extended_lut = "off";
defparam \processor|Add8~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N21
cyclonev_lcell_comb \processor|Add8~37 (
// Equation(s):
// \processor|Add8~37_sumout  = SUM(( \processor|Add7~17_sumout  ) + ( GND ) + ( \processor|Add8~34  ))
// \processor|Add8~38  = CARRY(( \processor|Add7~17_sumout  ) + ( GND ) + ( \processor|Add8~34  ))

	.dataa(!\processor|Add7~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~37_sumout ),
	.cout(\processor|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~37 .extended_lut = "off";
defparam \processor|Add8~37 .lut_mask = 64'h0000FFFF00005555;
defparam \processor|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N24
cyclonev_lcell_comb \processor|Add8~41 (
// Equation(s):
// \processor|Add8~41_sumout  = SUM(( \processor|Add7~21_sumout  ) + ( GND ) + ( \processor|Add8~38  ))
// \processor|Add8~42  = CARRY(( \processor|Add7~21_sumout  ) + ( GND ) + ( \processor|Add8~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~41_sumout ),
	.cout(\processor|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~41 .extended_lut = "off";
defparam \processor|Add8~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N27
cyclonev_lcell_comb \processor|Add8~45 (
// Equation(s):
// \processor|Add8~45_sumout  = SUM(( \processor|Add7~25_sumout  ) + ( GND ) + ( \processor|Add8~42  ))
// \processor|Add8~46  = CARRY(( \processor|Add7~25_sumout  ) + ( GND ) + ( \processor|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~45_sumout ),
	.cout(\processor|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~45 .extended_lut = "off";
defparam \processor|Add8~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N30
cyclonev_lcell_comb \processor|Add8~49 (
// Equation(s):
// \processor|Add8~49_sumout  = SUM(( \processor|Add7~29_sumout  ) + ( GND ) + ( \processor|Add8~46  ))
// \processor|Add8~50  = CARRY(( \processor|Add7~29_sumout  ) + ( GND ) + ( \processor|Add8~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~49_sumout ),
	.cout(\processor|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~49 .extended_lut = "off";
defparam \processor|Add8~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N33
cyclonev_lcell_comb \processor|Add8~53 (
// Equation(s):
// \processor|Add8~53_sumout  = SUM(( \processor|Add7~33_sumout  ) + ( GND ) + ( \processor|Add8~50  ))
// \processor|Add8~54  = CARRY(( \processor|Add7~33_sumout  ) + ( GND ) + ( \processor|Add8~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Add7~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~53_sumout ),
	.cout(\processor|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~53 .extended_lut = "off";
defparam \processor|Add8~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N36
cyclonev_lcell_comb \processor|Add8~57 (
// Equation(s):
// \processor|Add8~57_sumout  = SUM(( \processor|Add7~37_sumout  ) + ( GND ) + ( \processor|Add8~54  ))
// \processor|Add8~58  = CARRY(( \processor|Add7~37_sumout  ) + ( GND ) + ( \processor|Add8~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~57_sumout ),
	.cout(\processor|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~57 .extended_lut = "off";
defparam \processor|Add8~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N39
cyclonev_lcell_comb \processor|Add8~5 (
// Equation(s):
// \processor|Add8~5_sumout  = SUM(( \processor|Add7~5_sumout  ) + ( GND ) + ( \processor|Add8~58  ))
// \processor|Add8~6  = CARRY(( \processor|Add7~5_sumout  ) + ( GND ) + ( \processor|Add8~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|Add7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~5_sumout ),
	.cout(\processor|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~5 .extended_lut = "off";
defparam \processor|Add8~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \processor|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N48
cyclonev_lcell_comb \processor|Mux16~0 (
// Equation(s):
// \processor|Mux16~0_combout  = ( \processor|Add7~5_sumout  & ( \processor|Add8~5_sumout  & ( ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~5_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~5_sumout ))) # (\processor|fetch_state [1]) ) 
// ) ) # ( !\processor|Add7~5_sumout  & ( \processor|Add8~5_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~5_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~5_sumout )))) # 
// (\processor|fetch_state [1] & (((\processor|fetch_state [0])))) ) ) ) # ( \processor|Add7~5_sumout  & ( !\processor|Add8~5_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~5_sumout ))) # 
// (\processor|fetch_state [0] & (\processor|Add6~5_sumout )))) # (\processor|fetch_state [1] & (((!\processor|fetch_state [0])))) ) ) ) # ( !\processor|Add7~5_sumout  & ( !\processor|Add8~5_sumout  & ( (!\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & ((\processor|u_ba|Add5~5_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~5_sumout )))) ) ) )

	.dataa(!\processor|Add6~5_sumout ),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|fetch_state [0]),
	.datad(!\processor|u_ba|Add5~5_sumout ),
	.datae(!\processor|Add7~5_sumout ),
	.dataf(!\processor|Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux16~0 .extended_lut = "off";
defparam \processor|Mux16~0 .lut_mask = 64'h04C434F407C737F7;
defparam \processor|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N51
cyclonev_lcell_comb \processor|Mux16~1 (
// Equation(s):
// \processor|Mux16~1_combout  = ( \processor|u_nn|Add2~5_sumout  & ( \processor|Mux16~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & (((!\control_regs|algorithm_select_reg [1]) # (\processor|u_dec|Add2~5_sumout )))) # 
// (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1])) # (\processor|u_pr|Add2~5_sumout ))) ) ) ) # ( !\processor|u_nn|Add2~5_sumout  & ( \processor|Mux16~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & 
// (((\processor|u_dec|Add2~5_sumout  & \control_regs|algorithm_select_reg [1])))) # (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1])) # (\processor|u_pr|Add2~5_sumout ))) ) ) ) # ( \processor|u_nn|Add2~5_sumout  & ( 
// !\processor|Mux16~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & (((!\control_regs|algorithm_select_reg [1]) # (\processor|u_dec|Add2~5_sumout )))) # (\control_regs|algorithm_select_reg [0] & (\processor|u_pr|Add2~5_sumout  & 
// ((!\control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\processor|u_nn|Add2~5_sumout  & ( !\processor|Mux16~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & (((\processor|u_dec|Add2~5_sumout  & \control_regs|algorithm_select_reg [1])))) # 
// (\control_regs|algorithm_select_reg [0] & (\processor|u_pr|Add2~5_sumout  & ((!\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\processor|u_pr|Add2~5_sumout ),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\processor|u_dec|Add2~5_sumout ),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\processor|u_nn|Add2~5_sumout ),
	.dataf(!\processor|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux16~1 .extended_lut = "off";
defparam \processor|Mux16~1 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \processor|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N57
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( \processor|Mux16~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N59
dffeas \processing_ram|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processing_ram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \processing_ram|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(!\processing_ram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N56
dffeas \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N27
cyclonev_lcell_comb \processor|u_nn|Add2~1 (
// Equation(s):
// \processor|u_nn|Add2~1_sumout  = SUM(( \processor|u_nn|ShiftRight1~0_combout  ) + ( \processor|u_nn|Add2~7  ) + ( \processor|u_nn|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_nn|Add2~6 ),
	.sharein(\processor|u_nn|Add2~7 ),
	.combout(),
	.sumout(\processor|u_nn|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_nn|Add2~1 .extended_lut = "off";
defparam \processor|u_nn|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \processor|u_nn|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N57
cyclonev_lcell_comb \processor|u_dec|Add2~1 (
// Equation(s):
// \processor|u_dec|Add2~1_sumout  = SUM(( \processor|u_ba|ShiftLeft1~0_combout  ) + ( \processor|u_dec|Add2~7  ) + ( \processor|u_dec|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_dec|Add2~6 ),
	.sharein(\processor|u_dec|Add2~7 ),
	.combout(),
	.sumout(\processor|u_dec|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_dec|Add2~1 .extended_lut = "off";
defparam \processor|u_dec|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \processor|u_dec|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N57
cyclonev_lcell_comb \processor|u_pr|Add2~1 (
// Equation(s):
// \processor|u_pr|Add2~1_sumout  = SUM(( \processor|u_nn|ShiftRight1~0_combout  ) + ( \processor|u_pr|Add2~7  ) + ( \processor|u_pr|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_nn|ShiftRight1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_pr|Add2~6 ),
	.sharein(\processor|u_pr|Add2~7 ),
	.combout(),
	.sumout(\processor|u_pr|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_pr|Add2~1 .extended_lut = "off";
defparam \processor|u_pr|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \processor|u_pr|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N27
cyclonev_lcell_comb \processor|u_ba|Add5~1 (
// Equation(s):
// \processor|u_ba|Add5~1_sumout  = SUM(( \processor|u_ba|ShiftLeft1~0_combout  ) + ( \processor|u_ba|Add5~7  ) + ( \processor|u_ba|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|ShiftLeft1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add5~6 ),
	.sharein(\processor|u_ba|Add5~7 ),
	.combout(),
	.sumout(\processor|u_ba|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add5~1 .extended_lut = "off";
defparam \processor|u_ba|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \processor|u_ba|Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N57
cyclonev_lcell_comb \processor|Add7~1 (
// Equation(s):
// \processor|Add7~1_sumout  = SUM(( \processor|u_ba|Add5~1_sumout  ) + ( GND ) + ( \processor|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add7~1 .extended_lut = "off";
defparam \processor|Add7~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N42
cyclonev_lcell_comb \processor|Add8~1 (
// Equation(s):
// \processor|Add8~1_sumout  = SUM(( \processor|Add7~1_sumout  ) + ( GND ) + ( \processor|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|Add7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add8~1 .extended_lut = "off";
defparam \processor|Add8~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N42
cyclonev_lcell_comb \processor|Add6~1 (
// Equation(s):
// \processor|Add6~1_sumout  = SUM(( \processor|u_ba|Add5~1_sumout  ) + ( GND ) + ( \processor|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Add6~1 .extended_lut = "off";
defparam \processor|Add6~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N12
cyclonev_lcell_comb \processor|Mux15~0 (
// Equation(s):
// \processor|Mux15~0_combout  = ( \processor|Add8~1_sumout  & ( \processor|Add6~1_sumout  & ( ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~1_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~1_sumout )))) # (\processor|fetch_state [0]) ) 
// ) ) # ( !\processor|Add8~1_sumout  & ( \processor|Add6~1_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~1_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~1_sumout ))))) # 
// (\processor|fetch_state [0] & (((!\processor|fetch_state [1])))) ) ) ) # ( \processor|Add8~1_sumout  & ( !\processor|Add6~1_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~1_sumout )) # 
// (\processor|fetch_state [1] & ((\processor|Add7~1_sumout ))))) # (\processor|fetch_state [0] & (((\processor|fetch_state [1])))) ) ) ) # ( !\processor|Add8~1_sumout  & ( !\processor|Add6~1_sumout  & ( (!\processor|fetch_state [0] & 
// ((!\processor|fetch_state [1] & (\processor|u_ba|Add5~1_sumout )) # (\processor|fetch_state [1] & ((\processor|Add7~1_sumout ))))) ) ) )

	.dataa(!\processor|u_ba|Add5~1_sumout ),
	.datab(!\processor|fetch_state [0]),
	.datac(!\processor|fetch_state [1]),
	.datad(!\processor|Add7~1_sumout ),
	.datae(!\processor|Add8~1_sumout ),
	.dataf(!\processor|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux15~0 .extended_lut = "off";
defparam \processor|Mux15~0 .lut_mask = 64'h404C434F707C737F;
defparam \processor|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N30
cyclonev_lcell_comb \processor|Mux15~1 (
// Equation(s):
// \processor|Mux15~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( \processor|Mux15~0_combout  & ( (\control_regs|algorithm_select_reg [0]) # (\processor|u_dec|Add2~1_sumout ) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( 
// \processor|Mux15~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & (\processor|u_nn|Add2~1_sumout )) # (\control_regs|algorithm_select_reg [0] & ((\processor|u_pr|Add2~1_sumout ))) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( 
// !\processor|Mux15~0_combout  & ( (\processor|u_dec|Add2~1_sumout  & !\control_regs|algorithm_select_reg [0]) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( !\processor|Mux15~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & 
// (\processor|u_nn|Add2~1_sumout )) # (\control_regs|algorithm_select_reg [0] & ((\processor|u_pr|Add2~1_sumout ))) ) ) )

	.dataa(!\processor|u_nn|Add2~1_sumout ),
	.datab(!\processor|u_dec|Add2~1_sumout ),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\processor|u_pr|Add2~1_sumout ),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\processor|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux15~1 .extended_lut = "off";
defparam \processor|Mux15~1 .lut_mask = 64'h505F3030505F3F3F;
defparam \processor|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = ( \processor|Mux15~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N49
dffeas \processing_ram|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processing_ram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \processing_ram|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N29
dffeas \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \processing_ram|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \hps_address_img[13]~input (
	.i(hps_address_img[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[13]~input_o ));
// synopsys translate_off
defparam \hps_address_img[13]~input .bus_hold = "false";
defparam \hps_address_img[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \hps_address_img[14]~input (
	.i(hps_address_img[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[14]~input_o ));
// synopsys translate_off
defparam \hps_address_img[14]~input .bus_hold = "false";
defparam \hps_address_img[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w[2] (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2] = ( \hps_chipselect_img~input_o  & ( !\hps_address_img[14]~input_o  & ( (\hps_write_img~input_o  & !\hps_address_img[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\hps_write_img~input_o ),
	.datac(!\hps_address_img[13]~input_o ),
	.datad(gnd),
	.datae(!\hps_chipselect_img~input_o ),
	.dataf(!\hps_address_img[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w[2] .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w[2] .lut_mask = 64'h0000303000000000;
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N24
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w[2] (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2] = ( !\processor|Mux15~1_combout  & ( !\processor|Mux16~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|Mux15~1_combout ),
	.dataf(!\processor|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w[2] .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w[2] .lut_mask = 64'hFFFF000000000000;
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \hps_writedata_img[2]~input (
	.i(hps_writedata_img[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[2]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[2]~input .bus_hold = "false";
defparam \hps_writedata_img[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \hps_address_img[0]~input (
	.i(hps_address_img[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[0]~input_o ));
// synopsys translate_off
defparam \hps_address_img[0]~input .bus_hold = "false";
defparam \hps_address_img[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \hps_address_img[1]~input (
	.i(hps_address_img[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[1]~input_o ));
// synopsys translate_off
defparam \hps_address_img[1]~input .bus_hold = "false";
defparam \hps_address_img[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \hps_address_img[2]~input (
	.i(hps_address_img[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[2]~input_o ));
// synopsys translate_off
defparam \hps_address_img[2]~input .bus_hold = "false";
defparam \hps_address_img[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \hps_address_img[3]~input (
	.i(hps_address_img[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[3]~input_o ));
// synopsys translate_off
defparam \hps_address_img[3]~input .bus_hold = "false";
defparam \hps_address_img[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \hps_address_img[4]~input (
	.i(hps_address_img[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[4]~input_o ));
// synopsys translate_off
defparam \hps_address_img[4]~input .bus_hold = "false";
defparam \hps_address_img[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \hps_address_img[5]~input (
	.i(hps_address_img[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[5]~input_o ));
// synopsys translate_off
defparam \hps_address_img[5]~input .bus_hold = "false";
defparam \hps_address_img[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \hps_address_img[6]~input (
	.i(hps_address_img[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[6]~input_o ));
// synopsys translate_off
defparam \hps_address_img[6]~input .bus_hold = "false";
defparam \hps_address_img[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \hps_address_img[7]~input (
	.i(hps_address_img[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[7]~input_o ));
// synopsys translate_off
defparam \hps_address_img[7]~input .bus_hold = "false";
defparam \hps_address_img[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \hps_address_img[8]~input (
	.i(hps_address_img[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[8]~input_o ));
// synopsys translate_off
defparam \hps_address_img[8]~input .bus_hold = "false";
defparam \hps_address_img[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \hps_address_img[9]~input (
	.i(hps_address_img[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[9]~input_o ));
// synopsys translate_off
defparam \hps_address_img[9]~input .bus_hold = "false";
defparam \hps_address_img[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \hps_address_img[10]~input (
	.i(hps_address_img[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[10]~input_o ));
// synopsys translate_off
defparam \hps_address_img[10]~input .bus_hold = "false";
defparam \hps_address_img[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \hps_address_img[11]~input (
	.i(hps_address_img[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[11]~input_o ));
// synopsys translate_off
defparam \hps_address_img[11]~input .bus_hold = "false";
defparam \hps_address_img[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \hps_address_img[12]~input (
	.i(hps_address_img[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_address_img[12]~input_o ));
// synopsys translate_off
defparam \hps_address_img[12]~input .bus_hold = "false";
defparam \hps_address_img[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N36
cyclonev_lcell_comb \processor|Mux29~0 (
// Equation(s):
// \processor|Mux29~0_combout  = ( \processor|x_out_count [3] & ( \processor|x_out_count [0] & ( (!\control_regs|zoom_level_reg [0] & (((!\control_regs|zoom_level_reg [1])) # (\processor|x_out_count [2]))) # (\control_regs|zoom_level_reg [0] & 
// (((\control_regs|zoom_level_reg [1]) # (\processor|x_out_count [1])))) ) ) ) # ( !\processor|x_out_count [3] & ( \processor|x_out_count [0] & ( (!\control_regs|zoom_level_reg [0] & (((!\control_regs|zoom_level_reg [1])) # (\processor|x_out_count [2]))) # 
// (\control_regs|zoom_level_reg [0] & (((\processor|x_out_count [1] & !\control_regs|zoom_level_reg [1])))) ) ) ) # ( \processor|x_out_count [3] & ( !\processor|x_out_count [0] & ( (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [2] & 
// ((\control_regs|zoom_level_reg [1])))) # (\control_regs|zoom_level_reg [0] & (((\control_regs|zoom_level_reg [1]) # (\processor|x_out_count [1])))) ) ) ) # ( !\processor|x_out_count [3] & ( !\processor|x_out_count [0] & ( (!\control_regs|zoom_level_reg 
// [0] & (\processor|x_out_count [2] & ((\control_regs|zoom_level_reg [1])))) # (\control_regs|zoom_level_reg [0] & (((\processor|x_out_count [1] & !\control_regs|zoom_level_reg [1])))) ) ) )

	.dataa(!\processor|x_out_count [2]),
	.datab(!\control_regs|zoom_level_reg [0]),
	.datac(!\processor|x_out_count [1]),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(!\processor|x_out_count [3]),
	.dataf(!\processor|x_out_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux29~0 .extended_lut = "off";
defparam \processor|Mux29~0 .lut_mask = 64'h03440377CF44CF77;
defparam \processor|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N39
cyclonev_lcell_comb \processor|Decoder0~3 (
// Equation(s):
// \processor|Decoder0~3_combout  = ( \processor|fetch_state [0] & ( !\processor|fetch_state [1] ) )

	.dataa(!\processor|fetch_state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|fetch_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~3 .extended_lut = "off";
defparam \processor|Decoder0~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \processor|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N36
cyclonev_lcell_comb \processor|Mux26~0 (
// Equation(s):
// \processor|Mux26~0_combout  = ( \processor|Decoder0~3_combout  & ( (\control_regs|algorithm_select_reg [1] & !\control_regs|algorithm_select_reg [0]) ) ) # ( !\processor|Decoder0~3_combout  & ( \control_regs|algorithm_select_reg [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\control_regs|algorithm_select_reg [0]),
	.datae(gnd),
	.dataf(!\processor|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux26~0 .extended_lut = "off";
defparam \processor|Mux26~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \processor|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N21
cyclonev_lcell_comb \processor|Mux26~1 (
// Equation(s):
// \processor|Mux26~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( (\control_regs|algorithm_select_reg [0] & \processor|fetch_state [0]) ) )

	.dataa(!\control_regs|algorithm_select_reg [0]),
	.datab(gnd),
	.datac(!\processor|fetch_state [0]),
	.datad(gnd),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux26~1 .extended_lut = "off";
defparam \processor|Mux26~1 .lut_mask = 64'h0000050500000505;
defparam \processor|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N21
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~0 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~0_combout  = ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [0] & ( !\control_regs|zoom_level_reg [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\processor|x_out_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~0 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~0 .lut_mask = 64'h00000000F0F00000;
defparam \processor|u_ba|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N12
cyclonev_lcell_comb \processor|Mux29~1 (
// Equation(s):
// \processor|Mux29~1_combout  = ( \processor|u_ba|ShiftLeft0~0_combout  & ( \processor|Add6~9_sumout  & ( (!\processor|Mux26~0_combout  & (((\processor|Mux26~1_combout )) # (\processor|Mux29~0_combout ))) # (\processor|Mux26~0_combout  & 
// (((!\processor|Mux26~1_combout ) # (\processor|Add8~9_sumout )))) ) ) ) # ( !\processor|u_ba|ShiftLeft0~0_combout  & ( \processor|Add6~9_sumout  & ( (!\processor|Mux26~0_combout  & (((\processor|Mux26~1_combout )) # (\processor|Mux29~0_combout ))) # 
// (\processor|Mux26~0_combout  & (((\processor|Mux26~1_combout  & \processor|Add8~9_sumout )))) ) ) ) # ( \processor|u_ba|ShiftLeft0~0_combout  & ( !\processor|Add6~9_sumout  & ( (!\processor|Mux26~0_combout  & (\processor|Mux29~0_combout  & 
// (!\processor|Mux26~1_combout ))) # (\processor|Mux26~0_combout  & (((!\processor|Mux26~1_combout ) # (\processor|Add8~9_sumout )))) ) ) ) # ( !\processor|u_ba|ShiftLeft0~0_combout  & ( !\processor|Add6~9_sumout  & ( (!\processor|Mux26~0_combout  & 
// (\processor|Mux29~0_combout  & (!\processor|Mux26~1_combout ))) # (\processor|Mux26~0_combout  & (((\processor|Mux26~1_combout  & \processor|Add8~9_sumout )))) ) ) )

	.dataa(!\processor|Mux29~0_combout ),
	.datab(!\processor|Mux26~0_combout ),
	.datac(!\processor|Mux26~1_combout ),
	.datad(!\processor|Add8~9_sumout ),
	.datae(!\processor|u_ba|ShiftLeft0~0_combout ),
	.dataf(!\processor|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux29~1 .extended_lut = "off";
defparam \processor|Mux29~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \processor|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N15
cyclonev_lcell_comb \processor|Mux28~0 (
// Equation(s):
// \processor|Mux28~0_combout  = ( \control_regs|zoom_level_reg [1] & ( \processor|x_out_count [3] & ( (!\control_regs|zoom_level_reg [0]) # (\processor|x_out_count [4]) ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( \processor|x_out_count [3] & ( 
// (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [1])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [2]))) ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\processor|x_out_count [3] & ( (\control_regs|zoom_level_reg [0] & 
// \processor|x_out_count [4]) ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\processor|x_out_count [3] & ( (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [1])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [2]))) ) ) )

	.dataa(!\processor|x_out_count [1]),
	.datab(!\processor|x_out_count [2]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(!\processor|x_out_count [4]),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\processor|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux28~0 .extended_lut = "off";
defparam \processor|Mux28~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \processor|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N6
cyclonev_lcell_comb \processor|u_ba|ShiftLeft0~1 (
// Equation(s):
// \processor|u_ba|ShiftLeft0~1_combout  = ( \control_regs|zoom_level_reg [0] & ( \processor|x_out_count [0] & ( \control_regs|zoom_level_reg [1] ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( \processor|x_out_count [0] & ( (\processor|x_out_count [1] & 
// !\control_regs|zoom_level_reg [1]) ) ) ) # ( !\control_regs|zoom_level_reg [0] & ( !\processor|x_out_count [0] & ( (\processor|x_out_count [1] & !\control_regs|zoom_level_reg [1]) ) ) )

	.dataa(gnd),
	.datab(!\processor|x_out_count [1]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(gnd),
	.datae(!\control_regs|zoom_level_reg [0]),
	.dataf(!\processor|x_out_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|u_ba|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|ShiftLeft0~1 .extended_lut = "off";
defparam \processor|u_ba|ShiftLeft0~1 .lut_mask = 64'h3030000030300F0F;
defparam \processor|u_ba|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N0
cyclonev_lcell_comb \processor|Mux28~1 (
// Equation(s):
// \processor|Mux28~1_combout  = ( \processor|Mux26~0_combout  & ( \processor|Add8~13_sumout  & ( (\processor|u_ba|ShiftLeft0~1_combout ) # (\processor|Mux26~1_combout ) ) ) ) # ( !\processor|Mux26~0_combout  & ( \processor|Add8~13_sumout  & ( 
// (!\processor|Mux26~1_combout  & (\processor|Mux28~0_combout )) # (\processor|Mux26~1_combout  & ((\processor|Add6~13_sumout ))) ) ) ) # ( \processor|Mux26~0_combout  & ( !\processor|Add8~13_sumout  & ( (!\processor|Mux26~1_combout  & 
// \processor|u_ba|ShiftLeft0~1_combout ) ) ) ) # ( !\processor|Mux26~0_combout  & ( !\processor|Add8~13_sumout  & ( (!\processor|Mux26~1_combout  & (\processor|Mux28~0_combout )) # (\processor|Mux26~1_combout  & ((\processor|Add6~13_sumout ))) ) ) )

	.dataa(!\processor|Mux28~0_combout ),
	.datab(!\processor|Add6~13_sumout ),
	.datac(!\processor|Mux26~1_combout ),
	.datad(!\processor|u_ba|ShiftLeft0~1_combout ),
	.datae(!\processor|Mux26~0_combout ),
	.dataf(!\processor|Add8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux28~1 .extended_lut = "off";
defparam \processor|Mux28~1 .lut_mask = 64'h535300F053530FFF;
defparam \processor|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N45
cyclonev_lcell_comb \processor|Mux27~0 (
// Equation(s):
// \processor|Mux27~0_combout  = ( \control_regs|zoom_level_reg [1] & ( \processor|x_out_count [3] & ( (!\control_regs|zoom_level_reg [0] & (\processor|x_out_count [4])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [5]))) ) ) ) # ( 
// !\control_regs|zoom_level_reg [1] & ( \processor|x_out_count [3] & ( (\control_regs|zoom_level_reg [0]) # (\processor|x_out_count [2]) ) ) ) # ( \control_regs|zoom_level_reg [1] & ( !\processor|x_out_count [3] & ( (!\control_regs|zoom_level_reg [0] & 
// (\processor|x_out_count [4])) # (\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [5]))) ) ) ) # ( !\control_regs|zoom_level_reg [1] & ( !\processor|x_out_count [3] & ( (\processor|x_out_count [2] & !\control_regs|zoom_level_reg [0]) ) ) )

	.dataa(!\processor|x_out_count [4]),
	.datab(!\processor|x_out_count [2]),
	.datac(!\processor|x_out_count [5]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\control_regs|zoom_level_reg [1]),
	.dataf(!\processor|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux27~0 .extended_lut = "off";
defparam \processor|Mux27~0 .lut_mask = 64'h3300550F33FF550F;
defparam \processor|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \processor|Mux27~1 (
// Equation(s):
// \processor|Mux27~1_combout  = ( \processor|Mux26~1_combout  & ( \processor|u_ba|ShiftLeft0~2_combout  & ( (!\processor|Mux26~0_combout  & ((\processor|Add6~17_sumout ))) # (\processor|Mux26~0_combout  & (\processor|Add8~17_sumout )) ) ) ) # ( 
// !\processor|Mux26~1_combout  & ( \processor|u_ba|ShiftLeft0~2_combout  & ( (\processor|Mux27~0_combout ) # (\processor|Mux26~0_combout ) ) ) ) # ( \processor|Mux26~1_combout  & ( !\processor|u_ba|ShiftLeft0~2_combout  & ( (!\processor|Mux26~0_combout  & 
// ((\processor|Add6~17_sumout ))) # (\processor|Mux26~0_combout  & (\processor|Add8~17_sumout )) ) ) ) # ( !\processor|Mux26~1_combout  & ( !\processor|u_ba|ShiftLeft0~2_combout  & ( (!\processor|Mux26~0_combout  & \processor|Mux27~0_combout ) ) ) )

	.dataa(!\processor|Mux26~0_combout ),
	.datab(!\processor|Add8~17_sumout ),
	.datac(!\processor|Mux27~0_combout ),
	.datad(!\processor|Add6~17_sumout ),
	.datae(!\processor|Mux26~1_combout ),
	.dataf(!\processor|u_ba|ShiftLeft0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux27~1 .extended_lut = "off";
defparam \processor|Mux27~1 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \processor|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N3
cyclonev_lcell_comb \processor|Mux26~2 (
// Equation(s):
// \processor|Mux26~2_combout  = ( \processor|x_out_count [4] & ( \control_regs|zoom_level_reg [0] & ( (!\control_regs|zoom_level_reg [1]) # (\processor|x_out_count [6]) ) ) ) # ( !\processor|x_out_count [4] & ( \control_regs|zoom_level_reg [0] & ( 
// (\processor|x_out_count [6] & \control_regs|zoom_level_reg [1]) ) ) ) # ( \processor|x_out_count [4] & ( !\control_regs|zoom_level_reg [0] & ( (!\control_regs|zoom_level_reg [1] & (\processor|x_out_count [3])) # (\control_regs|zoom_level_reg [1] & 
// ((\processor|x_out_count [5]))) ) ) ) # ( !\processor|x_out_count [4] & ( !\control_regs|zoom_level_reg [0] & ( (!\control_regs|zoom_level_reg [1] & (\processor|x_out_count [3])) # (\control_regs|zoom_level_reg [1] & ((\processor|x_out_count [5]))) ) ) )

	.dataa(!\processor|x_out_count [3]),
	.datab(!\processor|x_out_count [5]),
	.datac(!\processor|x_out_count [6]),
	.datad(!\control_regs|zoom_level_reg [1]),
	.datae(!\processor|x_out_count [4]),
	.dataf(!\control_regs|zoom_level_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux26~2 .extended_lut = "off";
defparam \processor|Mux26~2 .lut_mask = 64'h55335533000FFF0F;
defparam \processor|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N48
cyclonev_lcell_comb \processor|Mux26~3 (
// Equation(s):
// \processor|Mux26~3_combout  = ( \processor|Mux26~1_combout  & ( \processor|Mux26~0_combout  & ( \processor|Add8~21_sumout  ) ) ) # ( !\processor|Mux26~1_combout  & ( \processor|Mux26~0_combout  & ( \processor|u_ba|ShiftLeft0~3_combout  ) ) ) # ( 
// \processor|Mux26~1_combout  & ( !\processor|Mux26~0_combout  & ( \processor|Add6~21_sumout  ) ) ) # ( !\processor|Mux26~1_combout  & ( !\processor|Mux26~0_combout  & ( \processor|Mux26~2_combout  ) ) )

	.dataa(!\processor|u_ba|ShiftLeft0~3_combout ),
	.datab(!\processor|Add6~21_sumout ),
	.datac(!\processor|Add8~21_sumout ),
	.datad(!\processor|Mux26~2_combout ),
	.datae(!\processor|Mux26~1_combout ),
	.dataf(!\processor|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux26~3 .extended_lut = "off";
defparam \processor|Mux26~3 .lut_mask = 64'h00FF333355550F0F;
defparam \processor|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N33
cyclonev_lcell_comb \processor|Mux25~0 (
// Equation(s):
// \processor|Mux25~0_combout  = ( \processor|x_out_count [5] & ( \processor|x_out_count [4] & ( (!\control_regs|zoom_level_reg [1]) # ((!\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [6]))) # (\control_regs|zoom_level_reg [0] & 
// (\processor|x_out_count [7]))) ) ) ) # ( !\processor|x_out_count [5] & ( \processor|x_out_count [4] & ( (!\control_regs|zoom_level_reg [1] & (((!\control_regs|zoom_level_reg [0])))) # (\control_regs|zoom_level_reg [1] & ((!\control_regs|zoom_level_reg [0] 
// & ((\processor|x_out_count [6]))) # (\control_regs|zoom_level_reg [0] & (\processor|x_out_count [7])))) ) ) ) # ( \processor|x_out_count [5] & ( !\processor|x_out_count [4] & ( (!\control_regs|zoom_level_reg [1] & (((\control_regs|zoom_level_reg [0])))) # 
// (\control_regs|zoom_level_reg [1] & ((!\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [6]))) # (\control_regs|zoom_level_reg [0] & (\processor|x_out_count [7])))) ) ) ) # ( !\processor|x_out_count [5] & ( !\processor|x_out_count [4] & ( 
// (\control_regs|zoom_level_reg [1] & ((!\control_regs|zoom_level_reg [0] & ((\processor|x_out_count [6]))) # (\control_regs|zoom_level_reg [0] & (\processor|x_out_count [7])))) ) ) )

	.dataa(!\processor|x_out_count [7]),
	.datab(!\processor|x_out_count [6]),
	.datac(!\control_regs|zoom_level_reg [1]),
	.datad(!\control_regs|zoom_level_reg [0]),
	.datae(!\processor|x_out_count [5]),
	.dataf(!\processor|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux25~0 .extended_lut = "off";
defparam \processor|Mux25~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \processor|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N54
cyclonev_lcell_comb \processor|Mux25~1 (
// Equation(s):
// \processor|Mux25~1_combout  = ( \processor|Mux26~1_combout  & ( \processor|Add6~25_sumout  & ( (!\processor|Mux26~0_combout ) # (\processor|Add8~25_sumout ) ) ) ) # ( !\processor|Mux26~1_combout  & ( \processor|Add6~25_sumout  & ( 
// (!\processor|Mux26~0_combout  & (\processor|Mux25~0_combout )) # (\processor|Mux26~0_combout  & ((\processor|u_ba|ShiftLeft0~4_combout ))) ) ) ) # ( \processor|Mux26~1_combout  & ( !\processor|Add6~25_sumout  & ( (\processor|Mux26~0_combout  & 
// \processor|Add8~25_sumout ) ) ) ) # ( !\processor|Mux26~1_combout  & ( !\processor|Add6~25_sumout  & ( (!\processor|Mux26~0_combout  & (\processor|Mux25~0_combout )) # (\processor|Mux26~0_combout  & ((\processor|u_ba|ShiftLeft0~4_combout ))) ) ) )

	.dataa(!\processor|Mux25~0_combout ),
	.datab(!\processor|u_ba|ShiftLeft0~4_combout ),
	.datac(!\processor|Mux26~0_combout ),
	.datad(!\processor|Add8~25_sumout ),
	.datae(!\processor|Mux26~1_combout ),
	.dataf(!\processor|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux25~1 .extended_lut = "off";
defparam \processor|Mux25~1 .lut_mask = 64'h5353000F5353F0FF;
defparam \processor|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \processor|Mux24~0 (
// Equation(s):
// \processor|Mux24~0_combout  = ( \processor|Add7~9_sumout  & ( \processor|Add8~29_sumout  & ( ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~9_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~29_sumout )))) # (\processor|fetch_state [1]) 
// ) ) ) # ( !\processor|Add7~9_sumout  & ( \processor|Add8~29_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~9_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~29_sumout ))))) # 
// (\processor|fetch_state [1] & (\processor|fetch_state [0])) ) ) ) # ( \processor|Add7~9_sumout  & ( !\processor|Add8~29_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~9_sumout )) # (\processor|fetch_state 
// [0] & ((\processor|Add6~29_sumout ))))) # (\processor|fetch_state [1] & (!\processor|fetch_state [0])) ) ) ) # ( !\processor|Add7~9_sumout  & ( !\processor|Add8~29_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & 
// (\processor|u_ba|Add5~9_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~29_sumout ))))) ) ) )

	.dataa(!\processor|fetch_state [1]),
	.datab(!\processor|fetch_state [0]),
	.datac(!\processor|u_ba|Add5~9_sumout ),
	.datad(!\processor|Add6~29_sumout ),
	.datae(!\processor|Add7~9_sumout ),
	.dataf(!\processor|Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux24~0 .extended_lut = "off";
defparam \processor|Mux24~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \processor|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N3
cyclonev_lcell_comb \processor|Mux24~1 (
// Equation(s):
// \processor|Mux24~1_combout  = ( \processor|u_nn|Add2~9_sumout  & ( \processor|Mux24~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & (((!\control_regs|algorithm_select_reg [0]) # (\processor|u_pr|Add2~9_sumout )))) # 
// (\control_regs|algorithm_select_reg [1] & (((\control_regs|algorithm_select_reg [0])) # (\processor|u_dec|Add2~9_sumout ))) ) ) ) # ( !\processor|u_nn|Add2~9_sumout  & ( \processor|Mux24~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & 
// (((\control_regs|algorithm_select_reg [0] & \processor|u_pr|Add2~9_sumout )))) # (\control_regs|algorithm_select_reg [1] & (((\control_regs|algorithm_select_reg [0])) # (\processor|u_dec|Add2~9_sumout ))) ) ) ) # ( \processor|u_nn|Add2~9_sumout  & ( 
// !\processor|Mux24~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & (((!\control_regs|algorithm_select_reg [0]) # (\processor|u_pr|Add2~9_sumout )))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~9_sumout  & 
// (!\control_regs|algorithm_select_reg [0]))) ) ) ) # ( !\processor|u_nn|Add2~9_sumout  & ( !\processor|Mux24~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & (((\control_regs|algorithm_select_reg [0] & \processor|u_pr|Add2~9_sumout )))) # 
// (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~9_sumout  & (!\control_regs|algorithm_select_reg [0]))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\processor|u_dec|Add2~9_sumout ),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\processor|u_pr|Add2~9_sumout ),
	.datae(!\processor|u_nn|Add2~9_sumout ),
	.dataf(!\processor|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux24~1 .extended_lut = "off";
defparam \processor|Mux24~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \processor|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N0
cyclonev_lcell_comb \processor|Mux23~0 (
// Equation(s):
// \processor|Mux23~0_combout  = ( \processor|fetch_state [1] & ( \processor|Add8~33_sumout  & ( (\processor|Add7~13_sumout ) # (\processor|fetch_state [0]) ) ) ) # ( !\processor|fetch_state [1] & ( \processor|Add8~33_sumout  & ( (!\processor|fetch_state [0] 
// & ((\processor|u_ba|Add5~13_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~33_sumout )) ) ) ) # ( \processor|fetch_state [1] & ( !\processor|Add8~33_sumout  & ( (!\processor|fetch_state [0] & \processor|Add7~13_sumout ) ) ) ) # ( 
// !\processor|fetch_state [1] & ( !\processor|Add8~33_sumout  & ( (!\processor|fetch_state [0] & ((\processor|u_ba|Add5~13_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~33_sumout )) ) ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|Add6~33_sumout ),
	.datac(!\processor|Add7~13_sumout ),
	.datad(!\processor|u_ba|Add5~13_sumout ),
	.datae(!\processor|fetch_state [1]),
	.dataf(!\processor|Add8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux23~0 .extended_lut = "off";
defparam \processor|Mux23~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \processor|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N48
cyclonev_lcell_comb \processor|Mux23~1 (
// Equation(s):
// \processor|Mux23~1_combout  = ( \processor|Mux23~0_combout  & ( \processor|u_nn|Add2~13_sumout  & ( (!\control_regs|algorithm_select_reg [0] & (((!\control_regs|algorithm_select_reg [1])) # (\processor|u_dec|Add2~13_sumout ))) # 
// (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1]) # (\processor|u_pr|Add2~13_sumout )))) ) ) ) # ( !\processor|Mux23~0_combout  & ( \processor|u_nn|Add2~13_sumout  & ( (!\control_regs|algorithm_select_reg [0] & 
// (((!\control_regs|algorithm_select_reg [1])) # (\processor|u_dec|Add2~13_sumout ))) # (\control_regs|algorithm_select_reg [0] & (((\processor|u_pr|Add2~13_sumout  & !\control_regs|algorithm_select_reg [1])))) ) ) ) # ( \processor|Mux23~0_combout  & ( 
// !\processor|u_nn|Add2~13_sumout  & ( (!\control_regs|algorithm_select_reg [0] & (\processor|u_dec|Add2~13_sumout  & ((\control_regs|algorithm_select_reg [1])))) # (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1]) # 
// (\processor|u_pr|Add2~13_sumout )))) ) ) ) # ( !\processor|Mux23~0_combout  & ( !\processor|u_nn|Add2~13_sumout  & ( (!\control_regs|algorithm_select_reg [0] & (\processor|u_dec|Add2~13_sumout  & ((\control_regs|algorithm_select_reg [1])))) # 
// (\control_regs|algorithm_select_reg [0] & (((\processor|u_pr|Add2~13_sumout  & !\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\processor|u_dec|Add2~13_sumout ),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\processor|u_pr|Add2~13_sumout ),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\processor|Mux23~0_combout ),
	.dataf(!\processor|u_nn|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux23~1 .extended_lut = "off";
defparam \processor|Mux23~1 .lut_mask = 64'h03440377CF44CF77;
defparam \processor|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N0
cyclonev_lcell_comb \processor|Mux22~0 (
// Equation(s):
// \processor|Mux22~0_combout  = ( \processor|Add8~37_sumout  & ( \processor|Add7~17_sumout  & ( ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~17_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~37_sumout )))) # (\processor|fetch_state 
// [1]) ) ) ) # ( !\processor|Add8~37_sumout  & ( \processor|Add7~17_sumout  & ( (!\processor|fetch_state [0] & (((\processor|fetch_state [1])) # (\processor|u_ba|Add5~17_sumout ))) # (\processor|fetch_state [0] & (((!\processor|fetch_state [1] & 
// \processor|Add6~37_sumout )))) ) ) ) # ( \processor|Add8~37_sumout  & ( !\processor|Add7~17_sumout  & ( (!\processor|fetch_state [0] & (\processor|u_ba|Add5~17_sumout  & (!\processor|fetch_state [1]))) # (\processor|fetch_state [0] & 
// (((\processor|Add6~37_sumout ) # (\processor|fetch_state [1])))) ) ) ) # ( !\processor|Add8~37_sumout  & ( !\processor|Add7~17_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~17_sumout )) # 
// (\processor|fetch_state [0] & ((\processor|Add6~37_sumout ))))) ) ) )

	.dataa(!\processor|u_ba|Add5~17_sumout ),
	.datab(!\processor|fetch_state [0]),
	.datac(!\processor|fetch_state [1]),
	.datad(!\processor|Add6~37_sumout ),
	.datae(!\processor|Add8~37_sumout ),
	.dataf(!\processor|Add7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux22~0 .extended_lut = "off";
defparam \processor|Mux22~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \processor|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N6
cyclonev_lcell_comb \processor|Mux22~1 (
// Equation(s):
// \processor|Mux22~1_combout  = ( \processor|u_nn|Add2~17_sumout  & ( \processor|Mux22~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & (((!\control_regs|algorithm_select_reg [1]) # (\processor|u_dec|Add2~17_sumout )))) # 
// (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1])) # (\processor|u_pr|Add2~17_sumout ))) ) ) ) # ( !\processor|u_nn|Add2~17_sumout  & ( \processor|Mux22~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & 
// (((\control_regs|algorithm_select_reg [1] & \processor|u_dec|Add2~17_sumout )))) # (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1])) # (\processor|u_pr|Add2~17_sumout ))) ) ) ) # ( \processor|u_nn|Add2~17_sumout  & ( 
// !\processor|Mux22~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & (((!\control_regs|algorithm_select_reg [1]) # (\processor|u_dec|Add2~17_sumout )))) # (\control_regs|algorithm_select_reg [0] & (\processor|u_pr|Add2~17_sumout  & 
// (!\control_regs|algorithm_select_reg [1]))) ) ) ) # ( !\processor|u_nn|Add2~17_sumout  & ( !\processor|Mux22~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1] & \processor|u_dec|Add2~17_sumout )))) # 
// (\control_regs|algorithm_select_reg [0] & (\processor|u_pr|Add2~17_sumout  & (!\control_regs|algorithm_select_reg [1]))) ) ) )

	.dataa(!\processor|u_pr|Add2~17_sumout ),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\processor|u_dec|Add2~17_sumout ),
	.datae(!\processor|u_nn|Add2~17_sumout ),
	.dataf(!\processor|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux22~1 .extended_lut = "off";
defparam \processor|Mux22~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \processor|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N6
cyclonev_lcell_comb \processor|Mux21~0 (
// Equation(s):
// \processor|Mux21~0_combout  = ( \processor|u_ba|Add5~21_sumout  & ( \processor|Add6~41_sumout  & ( (!\processor|fetch_state [1]) # ((!\processor|fetch_state [0] & (\processor|Add7~21_sumout )) # (\processor|fetch_state [0] & ((\processor|Add8~41_sumout 
// )))) ) ) ) # ( !\processor|u_ba|Add5~21_sumout  & ( \processor|Add6~41_sumout  & ( (!\processor|fetch_state [1] & (\processor|fetch_state [0])) # (\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|Add7~21_sumout )) # 
// (\processor|fetch_state [0] & ((\processor|Add8~41_sumout ))))) ) ) ) # ( \processor|u_ba|Add5~21_sumout  & ( !\processor|Add6~41_sumout  & ( (!\processor|fetch_state [1] & (!\processor|fetch_state [0])) # (\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & (\processor|Add7~21_sumout )) # (\processor|fetch_state [0] & ((\processor|Add8~41_sumout ))))) ) ) ) # ( !\processor|u_ba|Add5~21_sumout  & ( !\processor|Add6~41_sumout  & ( (\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & (\processor|Add7~21_sumout )) # (\processor|fetch_state [0] & ((\processor|Add8~41_sumout ))))) ) ) )

	.dataa(!\processor|fetch_state [1]),
	.datab(!\processor|fetch_state [0]),
	.datac(!\processor|Add7~21_sumout ),
	.datad(!\processor|Add8~41_sumout ),
	.datae(!\processor|u_ba|Add5~21_sumout ),
	.dataf(!\processor|Add6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux21~0 .extended_lut = "off";
defparam \processor|Mux21~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \processor|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N24
cyclonev_lcell_comb \processor|Mux21~1 (
// Equation(s):
// \processor|Mux21~1_combout  = ( \processor|Mux21~0_combout  & ( \processor|u_pr|Add2~21_sumout  & ( ((!\control_regs|algorithm_select_reg [1] & ((\processor|u_nn|Add2~21_sumout ))) # (\control_regs|algorithm_select_reg [1] & 
// (\processor|u_dec|Add2~21_sumout ))) # (\control_regs|algorithm_select_reg [0]) ) ) ) # ( !\processor|Mux21~0_combout  & ( \processor|u_pr|Add2~21_sumout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & 
// ((\processor|u_nn|Add2~21_sumout ))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~21_sumout )))) # (\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg [1])) ) ) ) # ( \processor|Mux21~0_combout  & ( 
// !\processor|u_pr|Add2~21_sumout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & ((\processor|u_nn|Add2~21_sumout ))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~21_sumout )))) # 
// (\control_regs|algorithm_select_reg [0] & (\control_regs|algorithm_select_reg [1])) ) ) ) # ( !\processor|Mux21~0_combout  & ( !\processor|u_pr|Add2~21_sumout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & 
// ((\processor|u_nn|Add2~21_sumout ))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~21_sumout )))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [0]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\processor|u_dec|Add2~21_sumout ),
	.datad(!\processor|u_nn|Add2~21_sumout ),
	.datae(!\processor|Mux21~0_combout ),
	.dataf(!\processor|u_pr|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux21~1 .extended_lut = "off";
defparam \processor|Mux21~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \processor|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N6
cyclonev_lcell_comb \processor|Mux20~0 (
// Equation(s):
// \processor|Mux20~0_combout  = ( \processor|Add8~45_sumout  & ( \processor|Add7~25_sumout  & ( ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~45_sumout )))) # (\processor|fetch_state 
// [1]) ) ) ) # ( !\processor|Add8~45_sumout  & ( \processor|Add7~25_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~45_sumout ))))) # 
// (\processor|fetch_state [1] & (((!\processor|fetch_state [0])))) ) ) ) # ( \processor|Add8~45_sumout  & ( !\processor|Add7~25_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # 
// (\processor|fetch_state [0] & ((\processor|Add6~45_sumout ))))) # (\processor|fetch_state [1] & (((\processor|fetch_state [0])))) ) ) ) # ( !\processor|Add8~45_sumout  & ( !\processor|Add7~25_sumout  & ( (!\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~25_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~45_sumout ))))) ) ) )

	.dataa(!\processor|u_ba|Add5~25_sumout ),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|Add6~45_sumout ),
	.datad(!\processor|fetch_state [0]),
	.datae(!\processor|Add8~45_sumout ),
	.dataf(!\processor|Add7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux20~0 .extended_lut = "off";
defparam \processor|Mux20~0 .lut_mask = 64'h440C443F770C773F;
defparam \processor|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N54
cyclonev_lcell_comb \processor|Mux20~1 (
// Equation(s):
// \processor|Mux20~1_combout  = ( \processor|u_pr|Add2~25_sumout  & ( \processor|Mux20~0_combout  & ( ((!\control_regs|algorithm_select_reg [1] & (\processor|u_nn|Add2~25_sumout )) # (\control_regs|algorithm_select_reg [1] & 
// ((\processor|u_dec|Add2~25_sumout )))) # (\control_regs|algorithm_select_reg [0]) ) ) ) # ( !\processor|u_pr|Add2~25_sumout  & ( \processor|Mux20~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & 
// (\processor|u_nn|Add2~25_sumout )) # (\control_regs|algorithm_select_reg [1] & ((\processor|u_dec|Add2~25_sumout ))))) # (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1])))) ) ) ) # ( \processor|u_pr|Add2~25_sumout  & ( 
// !\processor|Mux20~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & (\processor|u_nn|Add2~25_sumout )) # (\control_regs|algorithm_select_reg [1] & ((\processor|u_dec|Add2~25_sumout ))))) # 
// (\control_regs|algorithm_select_reg [0] & (((!\control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\processor|u_pr|Add2~25_sumout  & ( !\processor|Mux20~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & 
// (\processor|u_nn|Add2~25_sumout )) # (\control_regs|algorithm_select_reg [1] & ((\processor|u_dec|Add2~25_sumout ))))) ) ) )

	.dataa(!\processor|u_nn|Add2~25_sumout ),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\processor|u_dec|Add2~25_sumout ),
	.datae(!\processor|u_pr|Add2~25_sumout ),
	.dataf(!\processor|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux20~1 .extended_lut = "off";
defparam \processor|Mux20~1 .lut_mask = 64'h404C707C434F737F;
defparam \processor|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N12
cyclonev_lcell_comb \processor|Mux19~0 (
// Equation(s):
// \processor|Mux19~0_combout  = ( \processor|fetch_state [1] & ( \processor|Add8~49_sumout  & ( (\processor|Add7~29_sumout ) # (\processor|fetch_state [0]) ) ) ) # ( !\processor|fetch_state [1] & ( \processor|Add8~49_sumout  & ( (!\processor|fetch_state [0] 
// & ((\processor|u_ba|Add5~29_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~49_sumout )) ) ) ) # ( \processor|fetch_state [1] & ( !\processor|Add8~49_sumout  & ( (!\processor|fetch_state [0] & \processor|Add7~29_sumout ) ) ) ) # ( 
// !\processor|fetch_state [1] & ( !\processor|Add8~49_sumout  & ( (!\processor|fetch_state [0] & ((\processor|u_ba|Add5~29_sumout ))) # (\processor|fetch_state [0] & (\processor|Add6~49_sumout )) ) ) )

	.dataa(!\processor|Add6~49_sumout ),
	.datab(!\processor|u_ba|Add5~29_sumout ),
	.datac(!\processor|fetch_state [0]),
	.datad(!\processor|Add7~29_sumout ),
	.datae(!\processor|fetch_state [1]),
	.dataf(!\processor|Add8~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux19~0 .extended_lut = "off";
defparam \processor|Mux19~0 .lut_mask = 64'h353500F035350FFF;
defparam \processor|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N27
cyclonev_lcell_comb \processor|Mux19~1 (
// Equation(s):
// \processor|Mux19~1_combout  = ( \processor|u_nn|Add2~29_sumout  & ( \processor|Mux19~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & (((!\control_regs|algorithm_select_reg [0]) # (\processor|u_pr|Add2~29_sumout )))) # 
// (\control_regs|algorithm_select_reg [1] & (((\control_regs|algorithm_select_reg [0])) # (\processor|u_dec|Add2~29_sumout ))) ) ) ) # ( !\processor|u_nn|Add2~29_sumout  & ( \processor|Mux19~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & 
// (((\control_regs|algorithm_select_reg [0] & \processor|u_pr|Add2~29_sumout )))) # (\control_regs|algorithm_select_reg [1] & (((\control_regs|algorithm_select_reg [0])) # (\processor|u_dec|Add2~29_sumout ))) ) ) ) # ( \processor|u_nn|Add2~29_sumout  & ( 
// !\processor|Mux19~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & (((!\control_regs|algorithm_select_reg [0]) # (\processor|u_pr|Add2~29_sumout )))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~29_sumout  & 
// (!\control_regs|algorithm_select_reg [0]))) ) ) ) # ( !\processor|u_nn|Add2~29_sumout  & ( !\processor|Mux19~0_combout  & ( (!\control_regs|algorithm_select_reg [1] & (((\control_regs|algorithm_select_reg [0] & \processor|u_pr|Add2~29_sumout )))) # 
// (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~29_sumout  & (!\control_regs|algorithm_select_reg [0]))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\processor|u_dec|Add2~29_sumout ),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\processor|u_pr|Add2~29_sumout ),
	.datae(!\processor|u_nn|Add2~29_sumout ),
	.dataf(!\processor|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux19~1 .extended_lut = "off";
defparam \processor|Mux19~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \processor|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N18
cyclonev_lcell_comb \processor|Mux18~0 (
// Equation(s):
// \processor|Mux18~0_combout  = ( \processor|Add6~53_sumout  & ( \processor|Add8~53_sumout  & ( ((!\processor|fetch_state [1] & ((\processor|u_ba|Add5~33_sumout ))) # (\processor|fetch_state [1] & (\processor|Add7~33_sumout ))) # (\processor|fetch_state 
// [0]) ) ) ) # ( !\processor|Add6~53_sumout  & ( \processor|Add8~53_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & ((\processor|u_ba|Add5~33_sumout ))) # (\processor|fetch_state [1] & (\processor|Add7~33_sumout )))) # 
// (\processor|fetch_state [0] & (\processor|fetch_state [1])) ) ) ) # ( \processor|Add6~53_sumout  & ( !\processor|Add8~53_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state [1] & ((\processor|u_ba|Add5~33_sumout ))) # 
// (\processor|fetch_state [1] & (\processor|Add7~33_sumout )))) # (\processor|fetch_state [0] & (!\processor|fetch_state [1])) ) ) ) # ( !\processor|Add6~53_sumout  & ( !\processor|Add8~53_sumout  & ( (!\processor|fetch_state [0] & ((!\processor|fetch_state 
// [1] & ((\processor|u_ba|Add5~33_sumout ))) # (\processor|fetch_state [1] & (\processor|Add7~33_sumout )))) ) ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|Add7~33_sumout ),
	.datad(!\processor|u_ba|Add5~33_sumout ),
	.datae(!\processor|Add6~53_sumout ),
	.dataf(!\processor|Add8~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux18~0 .extended_lut = "off";
defparam \processor|Mux18~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \processor|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N24
cyclonev_lcell_comb \processor|Mux18~1 (
// Equation(s):
// \processor|Mux18~1_combout  = ( \processor|u_pr|Add2~33_sumout  & ( \processor|Mux18~0_combout  & ( ((!\control_regs|algorithm_select_reg [1] & ((\processor|u_nn|Add2~33_sumout ))) # (\control_regs|algorithm_select_reg [1] & 
// (\processor|u_dec|Add2~33_sumout ))) # (\control_regs|algorithm_select_reg [0]) ) ) ) # ( !\processor|u_pr|Add2~33_sumout  & ( \processor|Mux18~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & 
// ((\processor|u_nn|Add2~33_sumout ))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~33_sumout )))) # (\control_regs|algorithm_select_reg [0] & (((\control_regs|algorithm_select_reg [1])))) ) ) ) # ( \processor|u_pr|Add2~33_sumout  & ( 
// !\processor|Mux18~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & ((\processor|u_nn|Add2~33_sumout ))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~33_sumout )))) # 
// (\control_regs|algorithm_select_reg [0] & (((!\control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\processor|u_pr|Add2~33_sumout  & ( !\processor|Mux18~0_combout  & ( (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1] & 
// ((\processor|u_nn|Add2~33_sumout ))) # (\control_regs|algorithm_select_reg [1] & (\processor|u_dec|Add2~33_sumout )))) ) ) )

	.dataa(!\processor|u_dec|Add2~33_sumout ),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\processor|u_nn|Add2~33_sumout ),
	.datae(!\processor|u_pr|Add2~33_sumout ),
	.dataf(!\processor|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux18~1 .extended_lut = "off";
defparam \processor|Mux18~1 .lut_mask = 64'h04C434F407C737F7;
defparam \processor|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N24
cyclonev_lcell_comb \processor|Mux17~0 (
// Equation(s):
// \processor|Mux17~0_combout  = ( \processor|Add8~57_sumout  & ( \processor|Add7~37_sumout  & ( ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~37_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~57_sumout )))) # (\processor|fetch_state 
// [1]) ) ) ) # ( !\processor|Add8~57_sumout  & ( \processor|Add7~37_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~37_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~57_sumout ))))) # 
// (\processor|fetch_state [1] & (((!\processor|fetch_state [0])))) ) ) ) # ( \processor|Add8~57_sumout  & ( !\processor|Add7~37_sumout  & ( (!\processor|fetch_state [1] & ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~37_sumout )) # 
// (\processor|fetch_state [0] & ((\processor|Add6~57_sumout ))))) # (\processor|fetch_state [1] & (((\processor|fetch_state [0])))) ) ) ) # ( !\processor|Add8~57_sumout  & ( !\processor|Add7~37_sumout  & ( (!\processor|fetch_state [1] & 
// ((!\processor|fetch_state [0] & (\processor|u_ba|Add5~37_sumout )) # (\processor|fetch_state [0] & ((\processor|Add6~57_sumout ))))) ) ) )

	.dataa(!\processor|u_ba|Add5~37_sumout ),
	.datab(!\processor|fetch_state [1]),
	.datac(!\processor|Add6~57_sumout ),
	.datad(!\processor|fetch_state [0]),
	.datae(!\processor|Add8~57_sumout ),
	.dataf(!\processor|Add7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux17~0 .extended_lut = "off";
defparam \processor|Mux17~0 .lut_mask = 64'h440C443F770C773F;
defparam \processor|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N27
cyclonev_lcell_comb \processor|Mux17~1 (
// Equation(s):
// \processor|Mux17~1_combout  = ( \processor|Mux17~0_combout  & ( \processor|u_nn|Add2~37_sumout  & ( (!\control_regs|algorithm_select_reg [1] & ((!\control_regs|algorithm_select_reg [0]) # ((\processor|u_pr|Add2~37_sumout )))) # 
// (\control_regs|algorithm_select_reg [1] & (((\processor|u_dec|Add2~37_sumout )) # (\control_regs|algorithm_select_reg [0]))) ) ) ) # ( !\processor|Mux17~0_combout  & ( \processor|u_nn|Add2~37_sumout  & ( (!\control_regs|algorithm_select_reg [1] & 
// ((!\control_regs|algorithm_select_reg [0]) # ((\processor|u_pr|Add2~37_sumout )))) # (\control_regs|algorithm_select_reg [1] & (!\control_regs|algorithm_select_reg [0] & (\processor|u_dec|Add2~37_sumout ))) ) ) ) # ( \processor|Mux17~0_combout  & ( 
// !\processor|u_nn|Add2~37_sumout  & ( (!\control_regs|algorithm_select_reg [1] & (\control_regs|algorithm_select_reg [0] & ((\processor|u_pr|Add2~37_sumout )))) # (\control_regs|algorithm_select_reg [1] & (((\processor|u_dec|Add2~37_sumout )) # 
// (\control_regs|algorithm_select_reg [0]))) ) ) ) # ( !\processor|Mux17~0_combout  & ( !\processor|u_nn|Add2~37_sumout  & ( (!\control_regs|algorithm_select_reg [1] & (\control_regs|algorithm_select_reg [0] & ((\processor|u_pr|Add2~37_sumout )))) # 
// (\control_regs|algorithm_select_reg [1] & (!\control_regs|algorithm_select_reg [0] & (\processor|u_dec|Add2~37_sumout ))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\processor|u_dec|Add2~37_sumout ),
	.datad(!\processor|u_pr|Add2~37_sumout ),
	.datae(!\processor|Mux17~0_combout ),
	.dataf(!\processor|u_nn|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Mux17~1 .extended_lut = "off";
defparam \processor|Mux17~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \processor|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[2]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N15
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout  = ( \hps_chipselect_img~input_o  & ( !\hps_address_img[13]~input_o  & ( (\hps_address_img[14]~input_o  & \hps_write_img~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\hps_address_img[14]~input_o ),
	.datac(!\hps_write_img~input_o ),
	.datad(gnd),
	.datae(!\hps_chipselect_img~input_o ),
	.dataf(!\hps_address_img[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0 .lut_mask = 64'h0000030300000000;
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w[2] (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w [2] = ( !\processor|Mux16~1_combout  & ( \processor|Mux15~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|Mux16~1_combout ),
	.dataf(!\processor|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w[2] .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \hps_writedata_img[3]~input (
	.i(hps_writedata_img[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[3]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[3]~input .bus_hold = "false";
defparam \hps_writedata_img[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[3]~input_o ,\hps_writedata_img[2]~input_o }),
	.portaaddr({\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,\hps_address_img[3]~input_o ,
\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~3_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w[2] (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2] = ( \hps_chipselect_img~input_o  & ( !\hps_address_img[14]~input_o  & ( (\hps_write_img~input_o  & \hps_address_img[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\hps_write_img~input_o ),
	.datac(!\hps_address_img[13]~input_o ),
	.datad(gnd),
	.datae(!\hps_chipselect_img~input_o ),
	.dataf(!\hps_address_img[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w[2] .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w[2] .lut_mask = 64'h0000030300000000;
defparam \processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N33
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w[2] (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2] = ( \processor|Mux16~1_combout  & ( !\processor|Mux15~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|Mux16~1_combout ),
	.dataf(!\processor|Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w[2] .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w[2] .lut_mask = 64'h0000FFFF00000000;
defparam \processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[2]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N15
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2_combout  = ( \processing_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\processing_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\processing_ram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\processing_ram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datae(gnd),
	.dataf(!\processing_ram|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N42
cyclonev_lcell_comb \processor|Decoder0~2 (
// Equation(s):
// \processor|Decoder0~2_combout  = ( !\processor|fetch_state [1] & ( (!\processor|fetch_state [0] & (\main_fsm|next_state.S_PROCESS~1_combout  & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) )

	.dataa(!\processor|fetch_state [0]),
	.datab(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datac(!\hps_chipselect_img~input_o ),
	.datad(!\hps_write_img~input_o ),
	.datae(gnd),
	.dataf(!\processor|fetch_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~2 .extended_lut = "off";
defparam \processor|Decoder0~2 .lut_mask = 64'h2220222000000000;
defparam \processor|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N40
dffeas \processor|p0[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[2] .is_wysiwyg = "true";
defparam \processor|p0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N57
cyclonev_lcell_comb \processor|Decoder0~6 (
// Equation(s):
// \processor|Decoder0~6_combout  = ( \hps_write_img~input_o  & ( \processor|fetch_state [1] & ( (!\hps_chipselect_img~input_o  & (\main_fsm|next_state.S_PROCESS~1_combout  & !\processor|fetch_state [0])) ) ) ) # ( !\hps_write_img~input_o  & ( 
// \processor|fetch_state [1] & ( (\main_fsm|next_state.S_PROCESS~1_combout  & !\processor|fetch_state [0]) ) ) )

	.dataa(!\hps_chipselect_img~input_o ),
	.datab(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datac(!\processor|fetch_state [0]),
	.datad(gnd),
	.datae(!\hps_write_img~input_o ),
	.dataf(!\processor|fetch_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~6 .extended_lut = "off";
defparam \processor|Decoder0~6 .lut_mask = 64'h0000000030302020;
defparam \processor|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N44
dffeas \processor|p2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[2] .is_wysiwyg = "true";
defparam \processor|p2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N33
cyclonev_lcell_comb \processor|Decoder0~5 (
// Equation(s):
// \processor|Decoder0~5_combout  = ( \main_fsm|next_state.S_PROCESS~2_combout  & ( \hps_write_img~input_o  & ( (!\hps_chipselect_img~input_o  & \processor|Decoder0~3_combout ) ) ) ) # ( !\main_fsm|next_state.S_PROCESS~2_combout  & ( \hps_write_img~input_o  
// & ( (!\main_fsm|current_state.S_IDLE~q  & (!\hps_chipselect_img~input_o  & (\processor|Decoder0~3_combout  & \control_regs|start_process_reg~q ))) ) ) ) # ( \main_fsm|next_state.S_PROCESS~2_combout  & ( !\hps_write_img~input_o  & ( 
// \processor|Decoder0~3_combout  ) ) ) # ( !\main_fsm|next_state.S_PROCESS~2_combout  & ( !\hps_write_img~input_o  & ( (!\main_fsm|current_state.S_IDLE~q  & (\processor|Decoder0~3_combout  & \control_regs|start_process_reg~q )) ) ) )

	.dataa(!\main_fsm|current_state.S_IDLE~q ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|Decoder0~3_combout ),
	.datad(!\control_regs|start_process_reg~q ),
	.datae(!\main_fsm|next_state.S_PROCESS~2_combout ),
	.dataf(!\hps_write_img~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~5 .extended_lut = "off";
defparam \processor|Decoder0~5 .lut_mask = 64'h000A0F0F00080C0C;
defparam \processor|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N38
dffeas \processor|p1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[2] .is_wysiwyg = "true";
defparam \processor|p1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \hps_writedata_img[0]~input (
	.i(hps_writedata_img[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[0]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[0]~input .bus_hold = "false";
defparam \hps_writedata_img[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \hps_writedata_img[1]~input (
	.i(hps_writedata_img[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[1]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[1]~input .bus_hold = "false";
defparam \hps_writedata_img[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[1]~input_o ,\hps_writedata_img[0]~input_o }),
	.portaaddr({\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,\hps_address_img[3]~input_o ,
\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~3_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[1]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[1]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N30
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout  = ( \processing_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a17 )))) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\processing_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a17 )))) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\processing_ram|altsyncram_component|auto_generated|ram_block1a17 ),
	.datad(!\processing_ram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datae(gnd),
	.dataf(!\processing_ram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h038B038B47CF47CF;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N22
dffeas \processor|p0[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[1] .is_wysiwyg = "true";
defparam \processor|p0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N7
dffeas \processor|p2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[1] .is_wysiwyg = "true";
defparam \processor|p2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N35
dffeas \processor|p1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[1] .is_wysiwyg = "true";
defparam \processor|p1[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[0]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[0]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout  = ( \processing_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\processing_ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\processing_ram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\processing_ram|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datae(gnd),
	.dataf(!\processing_ram|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N49
dffeas \processor|p0[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[0] .is_wysiwyg = "true";
defparam \processor|p0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N38
dffeas \processor|p2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[0] .is_wysiwyg = "true";
defparam \processor|p2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N32
dffeas \processor|p1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[0] .is_wysiwyg = "true";
defparam \processor|p1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \processor|u_ba|Add2~77 (
// Equation(s):
// \processor|u_ba|Add2~77_sumout  = SUM(( !\processor|p0 [0] $ (!\processor|p2 [0] $ (\processor|p1 [0])) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add2~78  = CARRY(( !\processor|p0 [0] $ (!\processor|p2 [0] $ (\processor|p1 [0])) ) + ( !VCC ) + ( !VCC ))
// \processor|u_ba|Add2~79  = SHARE((!\processor|p0 [0] & (\processor|p2 [0] & \processor|p1 [0])) # (\processor|p0 [0] & ((\processor|p1 [0]) # (\processor|p2 [0]))))

	.dataa(gnd),
	.datab(!\processor|p0 [0]),
	.datac(!\processor|p2 [0]),
	.datad(!\processor|p1 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~77_sumout ),
	.cout(\processor|u_ba|Add2~78 ),
	.shareout(\processor|u_ba|Add2~79 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~77 .extended_lut = "off";
defparam \processor|u_ba|Add2~77 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \processor|u_ba|Add2~69 (
// Equation(s):
// \processor|u_ba|Add2~69_sumout  = SUM(( !\processor|p0 [1] $ (!\processor|p2 [1] $ (\processor|p1 [1])) ) + ( \processor|u_ba|Add2~79  ) + ( \processor|u_ba|Add2~78  ))
// \processor|u_ba|Add2~70  = CARRY(( !\processor|p0 [1] $ (!\processor|p2 [1] $ (\processor|p1 [1])) ) + ( \processor|u_ba|Add2~79  ) + ( \processor|u_ba|Add2~78  ))
// \processor|u_ba|Add2~71  = SHARE((!\processor|p0 [1] & (\processor|p2 [1] & \processor|p1 [1])) # (\processor|p0 [1] & ((\processor|p1 [1]) # (\processor|p2 [1]))))

	.dataa(!\processor|p0 [1]),
	.datab(gnd),
	.datac(!\processor|p2 [1]),
	.datad(!\processor|p1 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~78 ),
	.sharein(\processor|u_ba|Add2~79 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~69_sumout ),
	.cout(\processor|u_ba|Add2~70 ),
	.shareout(\processor|u_ba|Add2~71 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~69 .extended_lut = "off";
defparam \processor|u_ba|Add2~69 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \processor|u_ba|Add2~33 (
// Equation(s):
// \processor|u_ba|Add2~33_sumout  = SUM(( !\processor|p0 [2] $ (!\processor|p2 [2] $ (\processor|p1 [2])) ) + ( \processor|u_ba|Add2~71  ) + ( \processor|u_ba|Add2~70  ))
// \processor|u_ba|Add2~34  = CARRY(( !\processor|p0 [2] $ (!\processor|p2 [2] $ (\processor|p1 [2])) ) + ( \processor|u_ba|Add2~71  ) + ( \processor|u_ba|Add2~70  ))
// \processor|u_ba|Add2~35  = SHARE((!\processor|p0 [2] & (\processor|p2 [2] & \processor|p1 [2])) # (\processor|p0 [2] & ((\processor|p1 [2]) # (\processor|p2 [2]))))

	.dataa(!\processor|p0 [2]),
	.datab(gnd),
	.datac(!\processor|p2 [2]),
	.datad(!\processor|p1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~70 ),
	.sharein(\processor|u_ba|Add2~71 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~33_sumout ),
	.cout(\processor|u_ba|Add2~34 ),
	.shareout(\processor|u_ba|Add2~35 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~33 .extended_lut = "off";
defparam \processor|u_ba|Add2~33 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N12
cyclonev_lcell_comb \processor|Decoder0~4 (
// Equation(s):
// \processor|Decoder0~4_combout  = ( \main_fsm|next_state.S_PROCESS~2_combout  & ( \control_regs|start_process_reg~q  & ( (\processor|Decoder0~0_combout  & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o ))) ) ) ) # ( 
// !\main_fsm|next_state.S_PROCESS~2_combout  & ( \control_regs|start_process_reg~q  & ( (\processor|Decoder0~0_combout  & (!\main_fsm|current_state.S_IDLE~q  & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) ) # ( 
// \main_fsm|next_state.S_PROCESS~2_combout  & ( !\control_regs|start_process_reg~q  & ( (\processor|Decoder0~0_combout  & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o ))) ) ) )

	.dataa(!\processor|Decoder0~0_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\main_fsm|current_state.S_IDLE~q ),
	.datad(!\hps_write_img~input_o ),
	.datae(!\main_fsm|next_state.S_PROCESS~2_combout ),
	.dataf(!\control_regs|start_process_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|Decoder0~4 .extended_lut = "off";
defparam \processor|Decoder0~4 .lut_mask = 64'h0000554450405544;
defparam \processor|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N8
dffeas \processor|p3[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[2] .is_wysiwyg = "true";
defparam \processor|p3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \processor|p3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[1] .is_wysiwyg = "true";
defparam \processor|p3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N2
dffeas \processor|p3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[0] .is_wysiwyg = "true";
defparam \processor|p3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \processor|u_ba|Add2~74 (
// Equation(s):
// \processor|u_ba|Add2~74_cout  = CARRY(( \processor|p3 [0] ) + ( \processor|u_ba|Add2~77_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\processor|u_ba|Add2~77_sumout ),
	.datac(gnd),
	.datad(!\processor|p3 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processor|u_ba|Add2~74_cout ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~74 .extended_lut = "off";
defparam \processor|u_ba|Add2~74 .lut_mask = 64'h0000CCCC000000FF;
defparam \processor|u_ba|Add2~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \processor|u_ba|Add2~38 (
// Equation(s):
// \processor|u_ba|Add2~38_cout  = CARRY(( \processor|p3 [1] ) + ( \processor|u_ba|Add2~69_sumout  ) + ( \processor|u_ba|Add2~74_cout  ))

	.dataa(!\processor|u_ba|Add2~69_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|p3 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\processor|u_ba|Add2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~38 .extended_lut = "off";
defparam \processor|u_ba|Add2~38 .lut_mask = 64'h0000AAAA000000FF;
defparam \processor|u_ba|Add2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \processor|u_ba|Add2~1 (
// Equation(s):
// \processor|u_ba|Add2~1_sumout  = SUM(( \processor|p3 [2] ) + ( \processor|u_ba|Add2~33_sumout  ) + ( \processor|u_ba|Add2~38_cout  ))
// \processor|u_ba|Add2~2  = CARRY(( \processor|p3 [2] ) + ( \processor|u_ba|Add2~33_sumout  ) + ( \processor|u_ba|Add2~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~33_sumout ),
	.datad(!\processor|p3 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~1_sumout ),
	.cout(\processor|u_ba|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~1 .extended_lut = "off";
defparam \processor|u_ba|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y14_N24
cyclonev_lcell_comb \processor|pixel_out_to_ram[7]~1 (
// Equation(s):
// \processor|pixel_out_to_ram[7]~1_combout  = ( \processor|pixel_out_to_ram[7]~0_combout  & ( \control_regs|algorithm_select_reg [1] & ( (\control_regs|algorithm_select_reg [0] & \control_regs|zoom_level_reg [0]) ) ) )

	.dataa(gnd),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\control_regs|zoom_level_reg [0]),
	.datad(gnd),
	.datae(!\processor|pixel_out_to_ram[7]~0_combout ),
	.dataf(!\control_regs|algorithm_select_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[7]~1 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[7]~1 .lut_mask = 64'h0000000000000303;
defparam \processor|pixel_out_to_ram[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \processor|pixel_out_to_ram[0]~2 (
// Equation(s):
// \processor|pixel_out_to_ram[0]~2_combout  = ( \processor|p0 [0] & ( \processor|pixel_out_to_ram[7]~1_combout  & ( \processor|u_ba|Add2~1_sumout  ) ) ) # ( !\processor|p0 [0] & ( \processor|pixel_out_to_ram[7]~1_combout  & ( \processor|u_ba|Add2~1_sumout  
// ) ) ) # ( \processor|p0 [0] & ( !\processor|pixel_out_to_ram[7]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~1_sumout ),
	.datad(gnd),
	.datae(!\processor|p0 [0]),
	.dataf(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[0]~2 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[0]~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \processor|pixel_out_to_ram[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N9
cyclonev_lcell_comb \vga_logic_inst|read_addr[0]~0 (
// Equation(s):
// \vga_logic_inst|read_addr[0]~0_combout  = ( \vga_logic_inst|Add6~25_sumout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~18_combout ),
	.datad(!\vga_logic_inst|LessThan3~10_combout ),
	.datae(!\vga_logic_inst|Add6~25_sumout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[0]~0 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[0]~0 .lut_mask = 64'h0000000000002202;
defparam \vga_logic_inst|read_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \vga_logic_inst|read_addr[1]~1 (
// Equation(s):
// \vga_logic_inst|read_addr[1]~1_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( \vga_logic_inst|Add6~29_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan3~18_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|LessThan3~10_combout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[1]~1 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[1]~1 .lut_mask = 64'h0000000000000A02;
defparam \vga_logic_inst|read_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N15
cyclonev_lcell_comb \vga_logic_inst|read_addr[2]~2 (
// Equation(s):
// \vga_logic_inst|read_addr[2]~2_combout  = ( \vga_logic_inst|Add6~33_sumout  & ( \vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|LessThan3~18_combout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) ) # ( \vga_logic_inst|Add6~33_sumout  & ( !\vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// \vga_logic_inst|is_image_area~6_combout )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|LessThan3~18_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|Add6~33_sumout ),
	.dataf(!\vga_logic_inst|LessThan3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[2]~2 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[2]~2 .lut_mask = 64'h0000002200000002;
defparam \vga_logic_inst|read_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N57
cyclonev_lcell_comb \vga_logic_inst|read_addr[3]~3 (
// Equation(s):
// \vga_logic_inst|read_addr[3]~3_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( \vga_logic_inst|Add6~37_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~18_combout ),
	.datad(!\vga_logic_inst|LessThan3~10_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[3]~3 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[3]~3 .lut_mask = 64'h0000000000002202;
defparam \vga_logic_inst|read_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \vga_logic_inst|read_addr[4]~4 (
// Equation(s):
// \vga_logic_inst|read_addr[4]~4_combout  = ( \vga_logic_inst|Add6~41_sumout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan3~10_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~18_combout ),
	.datae(!\vga_logic_inst|Add6~41_sumout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[4]~4 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[4]~4 .lut_mask = 64'h000000000000080A;
defparam \vga_logic_inst|read_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|read_addr[5]~5 (
// Equation(s):
// \vga_logic_inst|read_addr[5]~5_combout  = ( \vga_logic_inst|Add6~45_sumout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~10_combout ),
	.datad(!\vga_logic_inst|LessThan3~18_combout ),
	.datae(!\vga_logic_inst|Add6~45_sumout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[5]~5 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[5]~5 .lut_mask = 64'h0000000000002022;
defparam \vga_logic_inst|read_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \vga_logic_inst|read_addr[6]~6 (
// Equation(s):
// \vga_logic_inst|read_addr[6]~6_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( \vga_logic_inst|Add6~49_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan3~10_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~18_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|Add6~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[6]~6 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[6]~6 .lut_mask = 64'h000000000000080A;
defparam \vga_logic_inst|read_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \vga_logic_inst|read_addr[7]~7 (
// Equation(s):
// \vga_logic_inst|read_addr[7]~7_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( \vga_logic_inst|Add6~53_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~10_combout ),
	.datad(!\vga_logic_inst|LessThan3~18_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|Add6~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[7]~7 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[7]~7 .lut_mask = 64'h0000000000002022;
defparam \vga_logic_inst|read_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \vga_logic_inst|read_addr[8]~8 (
// Equation(s):
// \vga_logic_inst|read_addr[8]~8_combout  = ( \vga_logic_inst|Add6~57_sumout  & ( \vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// \vga_logic_inst|LessThan3~18_combout ))) ) ) ) # ( \vga_logic_inst|Add6~57_sumout  & ( !\vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & \vga_logic_inst|is_image_area~6_combout 
// )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~18_combout ),
	.datae(!\vga_logic_inst|Add6~57_sumout ),
	.dataf(!\vga_logic_inst|LessThan3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[8]~8 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[8]~8 .lut_mask = 64'h0000020200000002;
defparam \vga_logic_inst|read_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N3
cyclonev_lcell_comb \vga_logic_inst|read_addr[9]~9 (
// Equation(s):
// \vga_logic_inst|read_addr[9]~9_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( \vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan3~10_combout ),
	.datac(!\vga_logic_inst|LessThan3~18_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[9]~9 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[9]~9 .lut_mask = 64'h000000000000008A;
defparam \vga_logic_inst|read_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \vga_logic_inst|read_addr[10]~10 (
// Equation(s):
// \vga_logic_inst|read_addr[10]~10_combout  = ( \vga_logic_inst|Add6~65_sumout  & ( \vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// \vga_logic_inst|LessThan3~18_combout ))) ) ) ) # ( \vga_logic_inst|Add6~65_sumout  & ( !\vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & \vga_logic_inst|is_image_area~6_combout 
// )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~18_combout ),
	.datae(!\vga_logic_inst|Add6~65_sumout ),
	.dataf(!\vga_logic_inst|LessThan3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[10]~10 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[10]~10 .lut_mask = 64'h0000020200000002;
defparam \vga_logic_inst|read_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N27
cyclonev_lcell_comb \vga_logic_inst|read_addr[11]~11 (
// Equation(s):
// \vga_logic_inst|read_addr[11]~11_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( \vga_logic_inst|Add6~69_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~18_combout )))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan3~10_combout ),
	.datac(!\vga_logic_inst|LessThan3~18_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|Add6~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[11]~11 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[11]~11 .lut_mask = 64'h000000000000008A;
defparam \vga_logic_inst|read_addr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \vga_logic_inst|read_addr[12]~12 (
// Equation(s):
// \vga_logic_inst|read_addr[12]~12_combout  = ( \vga_logic_inst|Add6~73_sumout  & ( \vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// \vga_logic_inst|LessThan3~18_combout ))) ) ) ) # ( \vga_logic_inst|Add6~73_sumout  & ( !\vga_logic_inst|LessThan3~10_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & \vga_logic_inst|is_image_area~6_combout 
// )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~18_combout ),
	.datae(!\vga_logic_inst|Add6~73_sumout ),
	.dataf(!\vga_logic_inst|LessThan3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[12]~12 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[12]~12 .lut_mask = 64'h0000020200000002;
defparam \vga_logic_inst|read_addr[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a288_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout  = ( !\processor|write_ptr [14] & ( \processor|write_ptr [13] & ( \processor|write_ptr [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(!\processor|write_ptr [14]),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0 .lut_mask = 64'h000000000F0F0000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\hps_write_img~input_o ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] .lut_mask = 64'h0000000000000504;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] .lut_mask = 64'h0000000000000005;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y1_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[3]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[3]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3_combout  = ( \processing_ram|altsyncram_component|auto_generated|ram_block1a19  & ( ((!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\processing_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\processing_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) # 
// (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|ram_block1a19  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\processing_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\processing_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))))) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\processing_ram|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\processing_ram|altsyncram_component|auto_generated|ram_block1a19 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3 .lut_mask = 64'h404C737F404C737F;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N58
dffeas \processor|p0[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[3] .is_wysiwyg = "true";
defparam \processor|p0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N4
dffeas \processor|p2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[3] .is_wysiwyg = "true";
defparam \processor|p2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N41
dffeas \processor|p1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[3] .is_wysiwyg = "true";
defparam \processor|p1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \processor|u_ba|Add2~41 (
// Equation(s):
// \processor|u_ba|Add2~41_sumout  = SUM(( !\processor|p0 [3] $ (!\processor|p2 [3] $ (\processor|p1 [3])) ) + ( \processor|u_ba|Add2~35  ) + ( \processor|u_ba|Add2~34  ))
// \processor|u_ba|Add2~42  = CARRY(( !\processor|p0 [3] $ (!\processor|p2 [3] $ (\processor|p1 [3])) ) + ( \processor|u_ba|Add2~35  ) + ( \processor|u_ba|Add2~34  ))
// \processor|u_ba|Add2~43  = SHARE((!\processor|p0 [3] & (\processor|p2 [3] & \processor|p1 [3])) # (\processor|p0 [3] & ((\processor|p1 [3]) # (\processor|p2 [3]))))

	.dataa(gnd),
	.datab(!\processor|p0 [3]),
	.datac(!\processor|p2 [3]),
	.datad(!\processor|p1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~34 ),
	.sharein(\processor|u_ba|Add2~35 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~41_sumout ),
	.cout(\processor|u_ba|Add2~42 ),
	.shareout(\processor|u_ba|Add2~43 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~41 .extended_lut = "off";
defparam \processor|u_ba|Add2~41 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \processor|p3[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[3] .is_wysiwyg = "true";
defparam \processor|p3[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \processor|u_ba|Add2~5 (
// Equation(s):
// \processor|u_ba|Add2~5_sumout  = SUM(( \processor|p3 [3] ) + ( \processor|u_ba|Add2~41_sumout  ) + ( \processor|u_ba|Add2~2  ))
// \processor|u_ba|Add2~6  = CARRY(( \processor|p3 [3] ) + ( \processor|u_ba|Add2~41_sumout  ) + ( \processor|u_ba|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~41_sumout ),
	.datad(!\processor|p3 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~5_sumout ),
	.cout(\processor|u_ba|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~5 .extended_lut = "off";
defparam \processor|u_ba|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N21
cyclonev_lcell_comb \processor|pixel_out_to_ram[1]~3 (
// Equation(s):
// \processor|pixel_out_to_ram[1]~3_combout  = ( \processor|p0 [1] & ( \processor|pixel_out_to_ram[7]~1_combout  & ( \processor|u_ba|Add2~5_sumout  ) ) ) # ( !\processor|p0 [1] & ( \processor|pixel_out_to_ram[7]~1_combout  & ( \processor|u_ba|Add2~5_sumout  
// ) ) ) # ( \processor|p0 [1] & ( !\processor|pixel_out_to_ram[7]~1_combout  ) )

	.dataa(!\processor|u_ba|Add2~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|p0 [1]),
	.dataf(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[1]~3 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[1]~3 .lut_mask = 64'h0000FFFF55555555;
defparam \processor|pixel_out_to_ram[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout ,\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a296_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X35_Y20_N22
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_logic_inst|read_addr[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N56
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout  = ( !\processor|write_ptr [13] & ( (\processor|write_ptr [14] & !\processor|write_ptr [15]) ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(gnd),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0 .lut_mask = 64'h5050505000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\hps_write_img~input_o ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] .lut_mask = 64'h0000000000000054;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  = ( \vga_logic_inst|Add6~21_sumout  & ( !\vga_logic_inst|Add6~13_sumout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// (!\vga_logic_inst|LessThan3~11_combout  & !\vga_logic_inst|is_image_area~5_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\vga_logic_inst|Add6~21_sumout ),
	.dataf(!\vga_logic_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 .lut_mask = 64'h0000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (!\vga_logic_inst|read_addr[13]~13_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] .lut_mask = 64'h0000000000000050;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a272_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout  = ( !\processor|write_ptr [13] & ( (!\processor|write_ptr [14] & !\processor|write_ptr [15]) ) )

	.dataa(gnd),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\hps_write_img~input_o ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] .lut_mask = 64'h0000000000000504;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  = ( \vga_logic_inst|Add6~13_sumout  & ( \vga_logic_inst|Add6~21_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|is_image_area~6_combout ))) ) ) ) # ( !\vga_logic_inst|Add6~13_sumout  & ( \vga_logic_inst|Add6~21_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|is_image_area~6_combout ))) ) ) ) # ( \vga_logic_inst|Add6~13_sumout  & ( !\vga_logic_inst|Add6~21_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|Add6~13_sumout ),
	.dataf(!\vga_logic_inst|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 .lut_mask = 64'h0000002000200020;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3] = ( !\vga_logic_inst|read_addr[13]~13_combout  & ( \vga_logic_inst|Add6~1_sumout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & (\vga_logic_inst|is_image_area~10_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.datae(!\vga_logic_inst|read_addr[13]~13_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] .lut_mask = 64'h00000000000C0000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a256_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout  = ( \processor|write_ptr [13] & ( (!\processor|write_ptr [15] & \processor|write_ptr [14]) ) )

	.dataa(gnd),
	.datab(!\processor|write_ptr [15]),
	.datac(!\processor|write_ptr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\hps_write_img~input_o ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] .lut_mask = 64'h0000000000000504;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|is_image_area~10_combout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] .lut_mask = 64'h0000000000000003;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a280_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout  = ( !\processor|write_ptr [15] & ( (\processor|write_ptr [13] & !\processor|write_ptr [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [13]),
	.datad(!\processor|write_ptr [14]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0 .lut_mask = 64'h0F000F0000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\hps_write_img~input_o ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] .lut_mask = 64'h0000000000000054;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( \vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] .lut_mask = 64'h0000000000000500;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a264_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout  & 
// ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a272~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a256~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a280~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a264~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout )) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout )) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout )) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout  
// & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout )) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a288~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a296~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1 .lut_mask = 64'h04040044AEAEAAEE;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~7 (
// Equation(s):
// \the_vga_driver|red_reg~7_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4] & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [5]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~7 .extended_lut = "off";
defparam \the_vga_driver|red_reg~7 .lut_mask = 64'h00000000FF00FF00;
defparam \the_vga_driver|red_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout  = ( \processor|write_ptr [13] & ( \processor|write_ptr [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processor|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3] = ( \processor|write_ptr [14] & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout  & ( (\processor|write_ptr [16] & (\processor|write_ptr [17] & 
// (!\processor|write_ptr [18] & \main_fsm|next_state.S_PROCESS~0_combout ))) ) ) )

	.dataa(!\processor|write_ptr [16]),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datae(!\processor|write_ptr [14]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] .lut_mask = 64'h0000000000000010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout  = ( \vga_logic_inst|Add6~17_sumout  & ( \vga_logic_inst|Add6~13_sumout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// (\vga_logic_inst|LessThan1~4_combout  & !\vga_logic_inst|is_image_area~5_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\vga_logic_inst|Add6~17_sumout ),
	.dataf(!\vga_logic_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3] = ( !\vga_logic_inst|Add6~1_sumout  & ( \vga_logic_inst|read_addr[14]~14_combout  & ( (\vga_logic_inst|is_image_area~10_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout  & (\vga_logic_inst|Add6~9_sumout  & \vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.datac(!\vga_logic_inst|Add6~9_sumout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\vga_logic_inst|Add6~1_sumout ),
	.dataf(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] .lut_mask = 64'h0000000000010000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (!\processor|write_ptr [18] & 
// (\processor|write_ptr [17] & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [18]),
	.datac(!\processor|write_ptr [17]),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] .lut_mask = 64'h0000000000040004;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & ( \vga_logic_inst|read_addr[13]~13_combout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~5_sumout  & (\vga_logic_inst|Add6~9_sumout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~9_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.dataf(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] .lut_mask = 64'h0000000000000100;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  = ( !\processor|write_ptr [16] & ( \processor|write_ptr [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|write_ptr [17]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (!\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\hps_write_img~input_o ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] .lut_mask = 64'h0000000000005040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3] = ( !\vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & 
// (\vga_logic_inst|Add6~9_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datac(!\vga_logic_inst|Add6~9_sumout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] .lut_mask = 64'h0001000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3] = ( \main_fsm|next_state.S_PROCESS~0_combout  & ( (\processor|write_ptr [14] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout  & 
// (!\processor|write_ptr [18] & \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ))) ) )

	.dataa(!\processor|write_ptr [14]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] .lut_mask = 64'h0000000000100010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout  & ( \vga_logic_inst|read_addr[14]~14_combout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (!\vga_logic_inst|Add6~5_sumout  & (\vga_logic_inst|Add6~9_sumout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~9_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.dataf(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] .lut_mask = 64'h0000000000000400;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~12 (
// Equation(s):
// \the_vga_driver|red_reg~12_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout 
//  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a248~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a216~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a152~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a184~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~12 .extended_lut = "off";
defparam \the_vga_driver|red_reg~12 .lut_mask = 64'h012389AB4567CDEF;
defparam \the_vga_driver|red_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3] = ( \main_fsm|next_state.S_PROCESS~1_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout  & ( (!\processor|write_ptr [18] & 
// (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  & ((!\hps_write_img~input_o ) # (!\hps_chipselect_img~input_o )))) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\processor|write_ptr [18]),
	.datac(!\hps_chipselect_img~input_o ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datae(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] .lut_mask = 64'h00000000000000C8;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3] = ( !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & ( \vga_logic_inst|read_addr[13]~13_combout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~9_sumout  & (!\vga_logic_inst|Add6~1_sumout  & !\vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~9_sumout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.dataf(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] .lut_mask = 64'h0000000010000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (!\processor|write_ptr [18] & ((!\hps_write_img~input_o ) # (!\hps_chipselect_img~input_o )))) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] .lut_mask = 64'h0000000000000E00;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & ( \vga_logic_inst|read_addr[13]~13_combout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (!\vga_logic_inst|Add6~5_sumout  & (!\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|Add6~9_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~9_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.dataf(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] .lut_mask = 64'h0000000000000040;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (\processor|write_ptr [17] & 
// (!\processor|write_ptr [18] & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] .lut_mask = 64'h0000000000100010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3] = ( \vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & \vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] .lut_mask = 64'h0000001000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout  & ( (\processor|write_ptr [16] & (\processor|write_ptr [17] & (!\processor|write_ptr [18] & 
// \main_fsm|next_state.S_PROCESS~0_combout ))) ) )

	.dataa(!\processor|write_ptr [16]),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] .lut_mask = 64'h0000000000100010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3] = ( \vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & \vga_logic_inst|Add6~9_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datad(!\vga_logic_inst|Add6~9_sumout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] .lut_mask = 64'h0000000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~10 (
// Equation(s):
// \the_vga_driver|red_reg~10_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a136~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a168~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a200~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a232~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~10 .extended_lut = "off";
defparam \the_vga_driver|red_reg~10 .lut_mask = 64'h220A770A225F775F;
defparam \the_vga_driver|red_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout  = (\processor|write_ptr [15] & !\processor|write_ptr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|write_ptr [15]),
	.datad(!\processor|write_ptr [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0 .lut_mask = 64'h0F000F000F000F00;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout  & ( \processor|write_ptr [14] & ( (\processor|write_ptr [16] & (\processor|write_ptr [17] & 
// (\main_fsm|next_state.S_PROCESS~0_combout  & !\processor|write_ptr [18]))) ) ) )

	.dataa(!\processor|write_ptr [16]),
	.datab(!\processor|write_ptr [17]),
	.datac(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.dataf(!\processor|write_ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] .lut_mask = 64'h0000000000000100;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout  = ( !\vga_logic_inst|Add6~17_sumout  & ( \vga_logic_inst|Add6~13_sumout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|Add6~17_sumout ),
	.dataf(!\vga_logic_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout  & ( \vga_logic_inst|read_addr[14]~14_combout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~5_sumout  & (!\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|Add6~9_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~9_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.dataf(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] .lut_mask = 64'h0000000000000010;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout  & 
// (\processor|write_ptr [14] & (!\processor|write_ptr [18] & \main_fsm|next_state.S_PROCESS~0_combout ))) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] .lut_mask = 64'h0000000000100010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3] = ( \vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~5_sumout  & ( (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout  & 
// (\vga_logic_inst|read_addr[14]~14_combout  & (!\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|is_image_area~10_combout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.datab(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|is_image_area~10_combout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] .lut_mask = 64'h0000001000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  & 
// ( (!\processor|write_ptr [18] & (\main_fsm|next_state.S_PROCESS~1_combout  & ((!\hps_write_img~input_o ) # (!\hps_chipselect_img~input_o )))) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] .lut_mask = 64'h00000000000000E0;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3] = ( !\vga_logic_inst|read_addr[13]~13_combout  & ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~9_sumout  & (!\vga_logic_inst|Add6~5_sumout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~9_sumout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|read_addr[13]~13_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] .lut_mask = 64'h0000000010000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3] = ( !\processor|write_ptr [18] & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (\processor|write_ptr [17] & 
// (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout  & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] .lut_mask = 64'h0001000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3] = ( !\vga_logic_inst|Add6~1_sumout  & ( !\vga_logic_inst|read_addr[13]~13_combout  & ( (\vga_logic_inst|Add6~9_sumout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & (\vga_logic_inst|is_image_area~10_combout  & \vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~9_sumout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\vga_logic_inst|Add6~1_sumout ),
	.dataf(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] .lut_mask = 64'h0001000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N57
cyclonev_lcell_comb \the_vga_driver|red_reg~11 (
// Equation(s):
// \the_vga_driver|red_reg~11_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a240~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a176~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a144~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a208~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~11 .extended_lut = "off";
defparam \the_vga_driver|red_reg~11 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \the_vga_driver|red_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3] = ( !\processor|write_ptr [18] & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (\processor|write_ptr [17] & 
// (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout  & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\processor|write_ptr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] .lut_mask = 64'h0001000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~5_sumout  & (!\vga_logic_inst|read_addr[13]~13_combout  & \vga_logic_inst|Add6~9_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\vga_logic_inst|Add6~9_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] .lut_mask = 64'h0000001000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  & 
// ( (!\processor|write_ptr [18] & (\main_fsm|next_state.S_PROCESS~1_combout  & ((!\hps_write_img~input_o ) # (!\hps_chipselect_img~input_o )))) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] .lut_mask = 64'h00000000000000E0;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3] = ( \vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~5_sumout  & ( (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & 
// (\vga_logic_inst|is_image_area~10_combout  & (!\vga_logic_inst|read_addr[13]~13_combout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~10_combout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] .lut_mask = 64'h0000200000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (\processor|write_ptr [17] & 
// (!\processor|write_ptr [18] & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] .lut_mask = 64'h0000000000100010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3] = ( !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & ( \vga_logic_inst|Add6~9_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~5_sumout  & (!\vga_logic_inst|read_addr[13]~13_combout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] .lut_mask = 64'h0000000010000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (!\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\hps_write_img~input_o ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2881w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] .lut_mask = 64'h0000000000005040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~9_sumout  & (!\vga_logic_inst|read_addr[13]~13_combout  & !\vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~9_sumout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] .lut_mask = 64'h0000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~9 (
// Equation(s):
// \the_vga_driver|red_reg~9_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout )) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout )) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout ) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a224~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a128~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a192~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a160~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~9 .extended_lut = "off";
defparam \the_vga_driver|red_reg~9 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \the_vga_driver|red_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N21
cyclonev_lcell_comb \the_vga_driver|red_reg~13 (
// Equation(s):
// \the_vga_driver|red_reg~13_combout  = ( \the_vga_driver|red_reg~11_combout  & ( \the_vga_driver|red_reg~9_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~10_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~12_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~11_combout  & ( \the_vga_driver|red_reg~9_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\the_vga_driver|red_reg~10_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\the_vga_driver|red_reg~12_combout ))) ) ) ) # ( 
// \the_vga_driver|red_reg~11_combout  & ( !\the_vga_driver|red_reg~9_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\the_vga_driver|red_reg~10_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\the_vga_driver|red_reg~12_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~11_combout  & ( !\the_vga_driver|red_reg~9_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\the_vga_driver|red_reg~10_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~12_combout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\the_vga_driver|red_reg~12_combout ),
	.datad(!\the_vga_driver|red_reg~10_combout ),
	.datae(!\the_vga_driver|red_reg~11_combout ),
	.dataf(!\the_vga_driver|red_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~13 .extended_lut = "off";
defparam \the_vga_driver|red_reg~13 .lut_mask = 64'h0123456789ABCDEF;
defparam \the_vga_driver|red_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3] = ( !\processor|write_ptr [18] & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (!\processor|write_ptr [17] & (\processor|write_ptr [16] & 
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [16]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\processor|write_ptr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] .lut_mask = 64'h0004000400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3] = ( !\vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|Add6~5_sumout  & (\vga_logic_inst|is_image_area~10_combout  & 
// (\vga_logic_inst|read_addr[13]~13_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~5_sumout ),
	.datab(!\vga_logic_inst|is_image_area~10_combout ),
	.datac(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] .lut_mask = 64'h0001000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & ( (!\processor|write_ptr [18] & (\processor|write_ptr [14] & 
// (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout  & \main_fsm|next_state.S_PROCESS~0_combout ))) ) )

	.dataa(!\processor|write_ptr [18]),
	.datab(!\processor|write_ptr [14]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.datad(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] .lut_mask = 64'h0000000000020002;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~17_sumout  & (\vga_logic_inst|read_addr[15]~15_combout  & \vga_logic_inst|read_addr[14]~14_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~17_sumout ),
	.datac(!\vga_logic_inst|read_addr[15]~15_combout ),
	.datad(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] .lut_mask = 64'h0000000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (!\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\hps_write_img~input_o ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] .lut_mask = 64'h0000000000005400;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|Add6~17_sumout  & 
// (\vga_logic_inst|is_image_area~10_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add6~17_sumout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] .lut_mask = 64'h0000000300000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3] = ( \processor|write_ptr [14] & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout  & ( (\processor|write_ptr [16] & (!\processor|write_ptr [17] 
// & (!\processor|write_ptr [18] & \main_fsm|next_state.S_PROCESS~0_combout ))) ) ) )

	.dataa(!\processor|write_ptr [16]),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datae(!\processor|write_ptr [14]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] .lut_mask = 64'h0000000000000040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3] = ( !\vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[14]~14_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout  & \vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3]~0_combout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] .lut_mask = 64'h0001000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~3 (
// Equation(s):
// \the_vga_driver|red_reg~3_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout 
//  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a120~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~3 .extended_lut = "off";
defparam \the_vga_driver|red_reg~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \the_vga_driver|red_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout  & 
// ( (!\processor|write_ptr [18] & (\main_fsm|next_state.S_PROCESS~1_combout  & ((!\hps_write_img~input_o ) # (!\hps_chipselect_img~input_o )))) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] .lut_mask = 64'h00000000000000E0;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~17_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add6~17_sumout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] .lut_mask = 64'h0000000500000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (!\processor|write_ptr [17] & 
// (!\processor|write_ptr [18] & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] .lut_mask = 64'h0000000000400040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3] = ( \vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|read_addr[13]~13_combout  & 
// (!\vga_logic_inst|Add6~9_sumout  & !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datac(!\vga_logic_inst|Add6~9_sumout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] .lut_mask = 64'h0000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3] = ( \hps_chipselect_img~input_o  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout  & ( (!\hps_write_img~input_o  & (!\processor|write_ptr 
// [18] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & \main_fsm|next_state.S_PROCESS~1_combout ))) ) ) ) # ( !\hps_chipselect_img~input_o  & ( 
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout  & ( (!\processor|write_ptr [18] & (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & \main_fsm|next_state.S_PROCESS~1_combout )) ) ) 
// )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\processor|write_ptr [18]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datad(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datae(!\hps_chipselect_img~input_o ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] .lut_mask = 64'h00000000000C0008;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3] = ( !\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~17_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout )) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~17_sumout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] .lut_mask = 64'h0101000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3] = ( !\processor|write_ptr [18] & ( \main_fsm|next_state.S_PROCESS~0_combout  & ( (\processor|write_ptr [16] & (!\processor|write_ptr [17] & 
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\processor|write_ptr [16]),
	.datac(!\processor|write_ptr [17]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w[3]~0_combout ),
	.datae(!\processor|write_ptr [18]),
	.dataf(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] .lut_mask = 64'h0000000000300000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3] = ( !\vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~5_sumout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & \vga_logic_inst|read_addr[13]~13_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] .lut_mask = 64'h0001000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~1 (
// Equation(s):
// \the_vga_driver|red_reg~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a104~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~1 .extended_lut = "off";
defparam \the_vga_driver|red_reg~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \the_vga_driver|red_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (!\processor|write_ptr [17] & 
// (!\processor|write_ptr [18] & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] .lut_mask = 64'h0000000000400040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3] = ( \vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~9_sumout  & ( (!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout  & 
// (\vga_logic_inst|is_image_area~10_combout  & (!\vga_logic_inst|Add6~1_sumout  & !\vga_logic_inst|read_addr[13]~13_combout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w[3]~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~10_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] .lut_mask = 64'h0000200000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (!\processor|write_ptr [18] & ((!\hps_write_img~input_o ) # (!\hps_chipselect_img~input_o )))) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] .lut_mask = 64'h0000000000000E00;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan2~7 (
// Equation(s):
// \vga_logic_inst|LessThan2~7_combout  = ( \the_vga_driver|next_y[7]~6_combout  & ( \vga_logic_inst|LessThan2~4_combout  & ( (!\vga_logic_inst|LessThan2~6_combout  & \vga_logic_inst|Add1~1_combout ) ) ) ) # ( !\the_vga_driver|next_y[7]~6_combout  & ( 
// \vga_logic_inst|LessThan2~4_combout  & ( !\vga_logic_inst|LessThan2~6_combout  ) ) ) # ( \the_vga_driver|next_y[7]~6_combout  & ( !\vga_logic_inst|LessThan2~4_combout  & ( (!\vga_logic_inst|LessThan2~6_combout  & (\vga_logic_inst|Add1~1_combout  & 
// !\vga_logic_inst|LessThan2~5_combout )) ) ) ) # ( !\the_vga_driver|next_y[7]~6_combout  & ( !\vga_logic_inst|LessThan2~4_combout  & ( (!\vga_logic_inst|LessThan2~6_combout  & ((!\vga_logic_inst|LessThan2~5_combout ) # (\vga_logic_inst|Add1~1_combout ))) ) 
// ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|LessThan2~6_combout ),
	.datac(!\vga_logic_inst|Add1~1_combout ),
	.datad(!\vga_logic_inst|LessThan2~5_combout ),
	.datae(!\the_vga_driver|next_y[7]~6_combout ),
	.dataf(!\vga_logic_inst|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~7 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~7 .lut_mask = 64'hCC0C0C00CCCC0C0C;
defparam \vga_logic_inst|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan3~12 (
// Equation(s):
// \vga_logic_inst|LessThan3~12_combout  = ( \vga_logic_inst|Add3~5_sumout  & ( \the_vga_driver|v_counter [6] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  ) ) ) # ( !\vga_logic_inst|Add3~5_sumout  & ( \the_vga_driver|v_counter [6] & ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  ) ) ) # ( \vga_logic_inst|Add3~5_sumout  & ( !\the_vga_driver|v_counter [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add3~5_sumout ),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~12 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~12 .lut_mask = 64'h0000FFFFF0F00F0F;
defparam \vga_logic_inst|LessThan3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \vga_logic_inst|LessThan3~13 (
// Equation(s):
// \vga_logic_inst|LessThan3~13_combout  = ( \the_vga_driver|v_counter [1] & ( \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q ) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) ) ) ) # ( !\the_vga_driver|v_counter 
// [1] & ( \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & ( ((\the_vga_driver|v_counter [0] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q )) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) ) ) ) # ( \the_vga_driver|v_counter [1] & ( 
// !\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((\the_vga_driver|v_counter [0]) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datac(!\the_vga_driver|v_counter [0]),
	.datad(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datae(!\the_vga_driver|v_counter [1]),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~13 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~13 .lut_mask = 64'h00003F003F33FF33;
defparam \vga_logic_inst|LessThan3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \vga_logic_inst|LessThan3~14 (
// Equation(s):
// \vga_logic_inst|LessThan3~14_combout  = ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( \vga_logic_inst|Equal0~0_combout  ) ) # ( !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( \vga_logic_inst|Equal0~0_combout  & ( 
// (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [4]) ) ) ) # ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( !\vga_logic_inst|Equal0~0_combout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((\the_vga_driver|v_counter [4]) # 
// (\the_vga_driver|v_counter [3]))) ) ) ) # ( !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ( !\vga_logic_inst|Equal0~0_combout  & ( (\the_vga_driver|v_counter [3] & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [4])) ) ) )

	.dataa(!\the_vga_driver|v_counter [3]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(gnd),
	.datae(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.dataf(!\vga_logic_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~14 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~14 .lut_mask = 64'h04044C4C0C0CFFFF;
defparam \vga_logic_inst|LessThan3~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \vga_logic_inst|LessThan3~15 (
// Equation(s):
// \vga_logic_inst|LessThan3~15_combout  = ( \vga_logic_inst|LessThan3~2_combout  & ( \the_vga_driver|next_y[2]~5_combout  & ( (\vga_logic_inst|LessThan3~14_combout  & (((\vga_logic_inst|LessThan3~1_combout ) # (\vga_logic_inst|LessThan3~13_combout )) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ))) ) ) ) # ( !\vga_logic_inst|LessThan3~2_combout  & ( \the_vga_driver|next_y[2]~5_combout  & ( \vga_logic_inst|LessThan3~14_combout  ) ) ) # ( \vga_logic_inst|LessThan3~2_combout  & ( 
// !\the_vga_driver|next_y[2]~5_combout  & ( (\vga_logic_inst|LessThan3~14_combout  & (((\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout  & \vga_logic_inst|LessThan3~13_combout )) # (\vga_logic_inst|LessThan3~1_combout ))) ) ) ) # ( 
// !\vga_logic_inst|LessThan3~2_combout  & ( !\the_vga_driver|next_y[2]~5_combout  & ( \vga_logic_inst|LessThan3~14_combout  ) ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[7]~0_combout ),
	.datab(!\vga_logic_inst|LessThan3~13_combout ),
	.datac(!\vga_logic_inst|LessThan3~14_combout ),
	.datad(!\vga_logic_inst|LessThan3~1_combout ),
	.datae(!\vga_logic_inst|LessThan3~2_combout ),
	.dataf(!\the_vga_driver|next_y[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~15 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~15 .lut_mask = 64'h0F0F010F0F0F070F;
defparam \vga_logic_inst|LessThan3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan3~16 (
// Equation(s):
// \vga_logic_inst|LessThan3~16_combout  = ( !\vga_logic_inst|LessThan3~15_combout  & ( \the_vga_driver|next_y[5]~1_combout  & ( (\vga_logic_inst|Add3~9_sumout  & (!\vga_logic_inst|LessThan3~12_combout  & (!\vga_logic_inst|Add3~1_sumout  $ 
// (\the_vga_driver|next_y[7]~6_combout )))) ) ) ) # ( \vga_logic_inst|LessThan3~15_combout  & ( !\the_vga_driver|next_y[5]~1_combout  & ( (\vga_logic_inst|Add3~9_sumout  & (!\vga_logic_inst|LessThan3~12_combout  & (!\vga_logic_inst|Add3~1_sumout  $ 
// (\the_vga_driver|next_y[7]~6_combout )))) ) ) ) # ( !\vga_logic_inst|LessThan3~15_combout  & ( !\the_vga_driver|next_y[5]~1_combout  & ( (!\vga_logic_inst|LessThan3~12_combout  & (!\vga_logic_inst|Add3~1_sumout  $ (\the_vga_driver|next_y[7]~6_combout ))) 
// ) ) )

	.dataa(!\vga_logic_inst|Add3~9_sumout ),
	.datab(!\vga_logic_inst|Add3~1_sumout ),
	.datac(!\vga_logic_inst|LessThan3~12_combout ),
	.datad(!\the_vga_driver|next_y[7]~6_combout ),
	.datae(!\vga_logic_inst|LessThan3~15_combout ),
	.dataf(!\the_vga_driver|next_y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~16 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~16 .lut_mask = 64'hC030401040100000;
defparam \vga_logic_inst|LessThan3~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \vga_logic_inst|is_image_area~7 (
// Equation(s):
// \vga_logic_inst|is_image_area~7_combout  = ( \vga_logic_inst|LessThan3~16_combout  & ( \vga_logic_inst|LessThan3~8_combout  & ( (!\vga_logic_inst|LessThan0~1_combout  & (!\vga_logic_inst|LessThan2~7_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~9_combout )))) ) ) ) # ( !\vga_logic_inst|LessThan3~16_combout  & ( \vga_logic_inst|LessThan3~8_combout  & ( (!\vga_logic_inst|LessThan3~10_combout  & (!\vga_logic_inst|LessThan0~1_combout  & !\vga_logic_inst|LessThan2~7_combout 
// )) ) ) ) # ( \vga_logic_inst|LessThan3~16_combout  & ( !\vga_logic_inst|LessThan3~8_combout  & ( (!\vga_logic_inst|LessThan0~1_combout  & (!\vga_logic_inst|LessThan2~7_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # 
// (\vga_logic_inst|LessThan3~9_combout )))) ) ) ) # ( !\vga_logic_inst|LessThan3~16_combout  & ( !\vga_logic_inst|LessThan3~8_combout  & ( (!\vga_logic_inst|LessThan0~1_combout  & (!\vga_logic_inst|LessThan2~7_combout  & 
// ((!\vga_logic_inst|LessThan3~10_combout ) # (\vga_logic_inst|LessThan3~9_combout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~10_combout ),
	.datab(!\vga_logic_inst|LessThan0~1_combout ),
	.datac(!\vga_logic_inst|LessThan2~7_combout ),
	.datad(!\vga_logic_inst|LessThan3~9_combout ),
	.datae(!\vga_logic_inst|LessThan3~16_combout ),
	.dataf(!\vga_logic_inst|LessThan3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~7 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~7 .lut_mask = 64'h80C080C0808080C0;
defparam \vga_logic_inst|is_image_area~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout  = ( !\vga_logic_inst|Add6~17_sumout  & ( !\vga_logic_inst|Add6~13_sumout  & ( !\vga_logic_inst|Add6~21_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add6~21_sumout ),
	.datae(!\vga_logic_inst|Add6~17_sumout ),
	.dataf(!\vga_logic_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 .lut_mask = 64'hFF00000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout  = ( \vga_logic_inst|Add6~9_sumout  & ( \vga_logic_inst|Add6~1_sumout  & ( (!\vga_logic_inst|is_image_area~7_combout ) # (!\vga_logic_inst|is_image_area~9_combout ) 
// ) ) ) # ( !\vga_logic_inst|Add6~9_sumout  & ( \vga_logic_inst|Add6~1_sumout  & ( (!\vga_logic_inst|is_image_area~7_combout ) # (!\vga_logic_inst|is_image_area~9_combout ) ) ) ) # ( \vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (!\vga_logic_inst|is_image_area~7_combout ) # (!\vga_logic_inst|is_image_area~9_combout ) ) ) ) # ( !\vga_logic_inst|Add6~9_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (!\vga_logic_inst|is_image_area~7_combout ) # 
// ((!\vga_logic_inst|is_image_area~9_combout ) # ((!\vga_logic_inst|Add6~5_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~5_sumout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~0_combout ),
	.datad(!\vga_logic_inst|is_image_area~9_combout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 .lut_mask = 64'hFFCEFFCCFFCCFFCC;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (!\processor|write_ptr [17] & 
// (!\processor|write_ptr [18] & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] .lut_mask = 64'h0000000000400040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3] = ( !\vga_logic_inst|Add6~9_sumout  & ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout  & ( 
// (\vga_logic_inst|is_image_area~10_combout  & (\vga_logic_inst|Add6~5_sumout  & (!\vga_logic_inst|Add6~1_sumout  & !\vga_logic_inst|read_addr[13]~13_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~10_combout ),
	.datab(!\vga_logic_inst|Add6~5_sumout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datae(!\vga_logic_inst|Add6~9_sumout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] .lut_mask = 64'h0000000010000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (!\processor|write_ptr [18] & ((!\hps_chipselect_img~input_o ) # (!\hps_write_img~input_o )))) ) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\hps_write_img~input_o ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] .lut_mask = 64'h0000000000005400;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout  = ( !\vga_logic_inst|Add6~21_sumout  & ( \vga_logic_inst|Add6~13_sumout  & ( !\vga_logic_inst|Add6~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add6~17_sumout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add6~21_sumout ),
	.dataf(!\vga_logic_inst|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3] = ( !\vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|is_image_area~9_combout  & 
// (!\vga_logic_inst|Add6~9_sumout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|is_image_area~9_combout ),
	.datac(!\vga_logic_inst|Add6~9_sumout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3]~0_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] .lut_mask = 64'h0010000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \the_vga_driver|red_reg~0 (
// Equation(s):
// \the_vga_driver|red_reg~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a96~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~0 .extended_lut = "off";
defparam \the_vga_driver|red_reg~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \the_vga_driver|red_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout  & 
// (\processor|write_ptr [14] & (!\processor|write_ptr [18] & \main_fsm|next_state.S_PROCESS~0_combout ))) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.datab(!\processor|write_ptr [14]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] .lut_mask = 64'h0000000000100010;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout  = ( \vga_logic_inst|Add6~21_sumout  & ( !\vga_logic_inst|Add6~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|is_image_area~7_combout  & (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout  & \vga_logic_inst|Add6~13_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.datad(!\vga_logic_inst|Add6~13_sumout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 .lut_mask = 64'h0000000100000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout  & ( (\main_fsm|next_state.S_PROCESS~0_combout  & (!\processor|write_ptr [17] & 
// (!\processor|write_ptr [18] & \processor|write_ptr [16]))) ) )

	.dataa(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datab(!\processor|write_ptr [17]),
	.datac(!\processor|write_ptr [18]),
	.datad(!\processor|write_ptr [16]),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] .lut_mask = 64'h0000000000400040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3] = ( \vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~1_sumout  & ( (!\vga_logic_inst|Add6~9_sumout  & (\vga_logic_inst|is_image_area~10_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout  & !\vga_logic_inst|read_addr[13]~13_combout ))) ) ) )

	.dataa(!\vga_logic_inst|Add6~9_sumout ),
	.datab(!\vga_logic_inst|is_image_area~10_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w[3]~0_combout ),
	.datad(!\vga_logic_inst|read_addr[13]~13_combout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] .lut_mask = 64'h0000020000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout  & ( \processor|write_ptr [14] & ( (\processor|write_ptr [16] & (!\processor|write_ptr [17] 
// & (\main_fsm|next_state.S_PROCESS~0_combout  & !\processor|write_ptr [18]))) ) ) )

	.dataa(!\processor|write_ptr [16]),
	.datab(!\processor|write_ptr [17]),
	.datac(!\main_fsm|next_state.S_PROCESS~0_combout ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w[3]~0_combout ),
	.dataf(!\processor|write_ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] .lut_mask = 64'h0000000000000400;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3] = ( \vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~9_sumout  & ( (\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout  & 
// (\vga_logic_inst|read_addr[14]~14_combout  & (\vga_logic_inst|is_image_area~10_combout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3]~0_combout ),
	.datab(!\vga_logic_inst|read_addr[14]~14_combout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] .lut_mask = 64'h0000010000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3] = ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout  & 
// ( (\main_fsm|next_state.S_PROCESS~1_combout  & (!\processor|write_ptr [18] & ((!\hps_write_img~input_o ) # (!\hps_chipselect_img~input_o )))) ) ) )

	.dataa(!\hps_write_img~input_o ),
	.datab(!\hps_chipselect_img~input_o ),
	.datac(!\main_fsm|next_state.S_PROCESS~1_combout ),
	.datad(!\processor|write_ptr [18]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w[3]~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3067w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] .lut_mask = 64'h0000000000000E00;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3] = ( \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout  & ( !\vga_logic_inst|Add6~1_sumout  & ( 
// (\vga_logic_inst|is_image_area~7_combout  & (!\vga_logic_inst|Add6~13_sumout  & (\vga_logic_inst|is_image_area~9_combout  & \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|Add6~13_sumout ),
	.datac(!\vga_logic_inst|is_image_area~9_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3831w[3]~0_combout ),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] .lut_mask = 64'h0000000400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[0]~2_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~2 (
// Equation(s):
// \the_vga_driver|red_reg~2_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a112~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~2 .extended_lut = "off";
defparam \the_vga_driver|red_reg~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \the_vga_driver|red_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~4 (
// Equation(s):
// \the_vga_driver|red_reg~4_combout  = ( \the_vga_driver|red_reg~0_combout  & ( \the_vga_driver|red_reg~2_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~1_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~3_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~0_combout  & ( \the_vga_driver|red_reg~2_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~1_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~3_combout )))) ) ) ) # ( \the_vga_driver|red_reg~0_combout  & ( !\the_vga_driver|red_reg~2_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~1_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~3_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~0_combout  & ( !\the_vga_driver|red_reg~2_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\the_vga_driver|red_reg~1_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~3_combout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\the_vga_driver|red_reg~3_combout ),
	.datad(!\the_vga_driver|red_reg~1_combout ),
	.datae(!\the_vga_driver|red_reg~0_combout ),
	.dataf(!\the_vga_driver|red_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~4 .extended_lut = "off";
defparam \the_vga_driver|red_reg~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \the_vga_driver|red_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~92 (
// Equation(s):
// \the_vga_driver|red_reg~92_combout  = ( \the_vga_driver|red_reg~13_combout  & ( \the_vga_driver|red_reg~4_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~8_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout )) # (\the_vga_driver|red_reg~7_combout ))) # (\the_vga_driver|red_reg~5_combout  & (((!\the_vga_driver|red_reg~7_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~13_combout  & ( \the_vga_driver|red_reg~4_combout  & ( (!\the_vga_driver|red_reg~7_combout  & (((\the_vga_driver|red_reg~8_combout  & \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout )) # 
// (\the_vga_driver|red_reg~5_combout ))) ) ) ) # ( \the_vga_driver|red_reg~13_combout  & ( !\the_vga_driver|red_reg~4_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~8_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout )) # (\the_vga_driver|red_reg~7_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~13_combout  & ( !\the_vga_driver|red_reg~4_combout  & ( 
// (!\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~8_combout  & (\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout  & !\the_vga_driver|red_reg~7_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~5_combout ),
	.datab(!\the_vga_driver|red_reg~8_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w0_n4_mux_dataout~1_combout ),
	.datad(!\the_vga_driver|red_reg~7_combout ),
	.datae(!\the_vga_driver|red_reg~13_combout ),
	.dataf(!\the_vga_driver|red_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~92 .extended_lut = "off";
defparam \the_vga_driver|red_reg~92 .lut_mask = 64'h020002AA570057AA;
defparam \the_vga_driver|red_reg~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \the_vga_driver|red_reg~6 (
// Equation(s):
// \the_vga_driver|red_reg~6_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~6 .extended_lut = "off";
defparam \the_vga_driver|red_reg~6 .lut_mask = 64'hAAAAAAAA00000000;
defparam \the_vga_driver|red_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~14 (
// Equation(s):
// \the_vga_driver|red_reg~14_combout  = ( \vga_logic_inst|is_image_area~6_combout  & ( !\vga_logic_inst|LessThan3~11_combout  & ( (\the_vga_driver|red_reg~92_combout  & (\the_vga_driver|red_reg~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// !\vga_logic_inst|is_image_area~5_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~92_combout ),
	.datab(!\the_vga_driver|red_reg~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\vga_logic_inst|is_image_area~6_combout ),
	.dataf(!\vga_logic_inst|LessThan3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~14 .extended_lut = "off";
defparam \the_vga_driver|red_reg~14 .lut_mask = 64'h0000010000000000;
defparam \the_vga_driver|red_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N40
dffeas \the_vga_driver|red_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~23 (
// Equation(s):
// \the_vga_driver|red_reg~23_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout 
//  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a233~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a241~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a225~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a249~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~23 .extended_lut = "off";
defparam \the_vga_driver|red_reg~23 .lut_mask = 64'h04268CAE15379DBF;
defparam \the_vga_driver|red_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~20 (
// Equation(s):
// \the_vga_driver|red_reg~20_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a153~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a137~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a145~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a129~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~20 .extended_lut = "off";
defparam \the_vga_driver|red_reg~20 .lut_mask = 64'h051105BBAF11AFBB;
defparam \the_vga_driver|red_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \the_vga_driver|red_reg~21 (
// Equation(s):
// \the_vga_driver|red_reg~21_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a169~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a161~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a185~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a177~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~21 .extended_lut = "off";
defparam \the_vga_driver|red_reg~21 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \the_vga_driver|red_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~22 (
// Equation(s):
// \the_vga_driver|red_reg~22_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a201~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a193~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a217~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a209~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~22 .extended_lut = "off";
defparam \the_vga_driver|red_reg~22 .lut_mask = 64'h048C159D26AE37BF;
defparam \the_vga_driver|red_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \the_vga_driver|red_reg~24 (
// Equation(s):
// \the_vga_driver|red_reg~24_combout  = ( \the_vga_driver|red_reg~21_combout  & ( \the_vga_driver|red_reg~22_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~20_combout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\the_vga_driver|red_reg~23_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~21_combout  & ( \the_vga_driver|red_reg~22_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~20_combout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~23_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( \the_vga_driver|red_reg~21_combout  & ( !\the_vga_driver|red_reg~22_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~20_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\the_vga_driver|red_reg~23_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~21_combout  & ( !\the_vga_driver|red_reg~22_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~20_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~23_combout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\the_vga_driver|red_reg~23_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\the_vga_driver|red_reg~20_combout ),
	.datae(!\the_vga_driver|red_reg~21_combout ),
	.dataf(!\the_vga_driver|red_reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~24 .extended_lut = "off";
defparam \the_vga_driver|red_reg~24 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \the_vga_driver|red_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a289_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a273_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a265_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a257_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a281_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a273~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a265~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a257~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a281~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0 .lut_mask = 64'h0344CF440377CF77;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a297  & ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a297  & ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a297  & ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a297  & ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a289~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a297 ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1 .lut_mask = 64'h04001500AEAABFAA;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~18 (
// Equation(s):
// \the_vga_driver|red_reg~18_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a121~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~18 .extended_lut = "off";
defparam \the_vga_driver|red_reg~18 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \the_vga_driver|red_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~16 (
// Equation(s):
// \the_vga_driver|red_reg~16_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a105~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~16 .extended_lut = "off";
defparam \the_vga_driver|red_reg~16 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \the_vga_driver|red_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~15 (
// Equation(s):
// \the_vga_driver|red_reg~15_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a97~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~15 .extended_lut = "off";
defparam \the_vga_driver|red_reg~15 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \the_vga_driver|red_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[1]~3_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~17 (
// Equation(s):
// \the_vga_driver|red_reg~17_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a113~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~17 .extended_lut = "off";
defparam \the_vga_driver|red_reg~17 .lut_mask = 64'h0252A2F20757A7F7;
defparam \the_vga_driver|red_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~19 (
// Equation(s):
// \the_vga_driver|red_reg~19_combout  = ( \the_vga_driver|red_reg~15_combout  & ( \the_vga_driver|red_reg~17_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~16_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~18_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~15_combout  & ( \the_vga_driver|red_reg~17_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~16_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~18_combout )))) ) ) ) # ( \the_vga_driver|red_reg~15_combout  & ( !\the_vga_driver|red_reg~17_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~16_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~18_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~15_combout  & ( !\the_vga_driver|red_reg~17_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\the_vga_driver|red_reg~16_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~18_combout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~18_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\the_vga_driver|red_reg~16_combout ),
	.datae(!\the_vga_driver|red_reg~15_combout ),
	.dataf(!\the_vga_driver|red_reg~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~19 .extended_lut = "off";
defparam \the_vga_driver|red_reg~19 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \the_vga_driver|red_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~93 (
// Equation(s):
// \the_vga_driver|red_reg~93_combout  = ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout  & ( \the_vga_driver|red_reg~19_combout  & ( (!\the_vga_driver|red_reg~7_combout  & (((\the_vga_driver|red_reg~5_combout )) # 
// (\the_vga_driver|red_reg~8_combout ))) # (\the_vga_driver|red_reg~7_combout  & (((!\the_vga_driver|red_reg~5_combout  & \the_vga_driver|red_reg~24_combout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout  & ( \the_vga_driver|red_reg~19_combout  & ( (!\the_vga_driver|red_reg~7_combout  & (\the_vga_driver|red_reg~5_combout )) # (\the_vga_driver|red_reg~7_combout  & 
// (!\the_vga_driver|red_reg~5_combout  & \the_vga_driver|red_reg~24_combout )) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout  & ( !\the_vga_driver|red_reg~19_combout  & ( (!\the_vga_driver|red_reg~5_combout  
// & ((!\the_vga_driver|red_reg~7_combout  & (\the_vga_driver|red_reg~8_combout )) # (\the_vga_driver|red_reg~7_combout  & ((\the_vga_driver|red_reg~24_combout ))))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout  & ( !\the_vga_driver|red_reg~19_combout  & ( (\the_vga_driver|red_reg~7_combout  & (!\the_vga_driver|red_reg~5_combout  & \the_vga_driver|red_reg~24_combout )) ) ) )

	.dataa(!\the_vga_driver|red_reg~7_combout ),
	.datab(!\the_vga_driver|red_reg~8_combout ),
	.datac(!\the_vga_driver|red_reg~5_combout ),
	.datad(!\the_vga_driver|red_reg~24_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w1_n4_mux_dataout~1_combout ),
	.dataf(!\the_vga_driver|red_reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~93 .extended_lut = "off";
defparam \the_vga_driver|red_reg~93 .lut_mask = 64'h005020700A5A2A7A;
defparam \the_vga_driver|red_reg~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~25 (
// Equation(s):
// \the_vga_driver|red_reg~25_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( !\vga_logic_inst|LessThan3~11_combout  & ( (\the_vga_driver|red_reg~6_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\the_vga_driver|red_reg~93_combout  & 
// \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~6_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\the_vga_driver|red_reg~93_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|LessThan3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~25 .extended_lut = "off";
defparam \the_vga_driver|red_reg~25 .lut_mask = 64'h0001000000000000;
defparam \the_vga_driver|red_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N50
dffeas \the_vga_driver|red_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \hps_writedata_img[4]~input (
	.i(hps_writedata_img[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[4]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[4]~input .bus_hold = "false";
defparam \hps_writedata_img[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \hps_writedata_img[5]~input (
	.i(hps_writedata_img[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[5]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[5]~input .bus_hold = "false";
defparam \hps_writedata_img[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[5]~input_o ,\hps_writedata_img[4]~input_o }),
	.portaaddr({\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,\hps_address_img[3]~input_o ,
\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~3_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[4]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[4]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout  = ( \processing_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\processing_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout )))) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\processing_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout )))) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\processing_ram|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\processing_ram|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datae(gnd),
	.dataf(!\processing_ram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4 .lut_mask = 64'h034703478BCF8BCF;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N28
dffeas \processor|p0[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[4] .is_wysiwyg = "true";
defparam \processor|p0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N48
cyclonev_lcell_comb \processor|p2[4]~feeder (
// Equation(s):
// \processor|p2[4]~feeder_combout  = ( \processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|p2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|p2[4]~feeder .extended_lut = "off";
defparam \processor|p2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \processor|p2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N49
dffeas \processor|p2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|p2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[4] .is_wysiwyg = "true";
defparam \processor|p2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N44
dffeas \processor|p1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[4] .is_wysiwyg = "true";
defparam \processor|p1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \processor|u_ba|Add2~45 (
// Equation(s):
// \processor|u_ba|Add2~45_sumout  = SUM(( !\processor|p0 [4] $ (!\processor|p2 [4] $ (\processor|p1 [4])) ) + ( \processor|u_ba|Add2~43  ) + ( \processor|u_ba|Add2~42  ))
// \processor|u_ba|Add2~46  = CARRY(( !\processor|p0 [4] $ (!\processor|p2 [4] $ (\processor|p1 [4])) ) + ( \processor|u_ba|Add2~43  ) + ( \processor|u_ba|Add2~42  ))
// \processor|u_ba|Add2~47  = SHARE((!\processor|p0 [4] & (\processor|p2 [4] & \processor|p1 [4])) # (\processor|p0 [4] & ((\processor|p1 [4]) # (\processor|p2 [4]))))

	.dataa(gnd),
	.datab(!\processor|p0 [4]),
	.datac(!\processor|p2 [4]),
	.datad(!\processor|p1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~42 ),
	.sharein(\processor|u_ba|Add2~43 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~45_sumout ),
	.cout(\processor|u_ba|Add2~46 ),
	.shareout(\processor|u_ba|Add2~47 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~45 .extended_lut = "off";
defparam \processor|u_ba|Add2~45 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X43_Y20_N14
dffeas \processor|p3[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[4] .is_wysiwyg = "true";
defparam \processor|p3[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \processor|u_ba|Add2~9 (
// Equation(s):
// \processor|u_ba|Add2~9_sumout  = SUM(( \processor|p3 [4] ) + ( \processor|u_ba|Add2~45_sumout  ) + ( \processor|u_ba|Add2~6  ))
// \processor|u_ba|Add2~10  = CARRY(( \processor|p3 [4] ) + ( \processor|u_ba|Add2~45_sumout  ) + ( \processor|u_ba|Add2~6  ))

	.dataa(gnd),
	.datab(!\processor|u_ba|Add2~45_sumout ),
	.datac(gnd),
	.datad(!\processor|p3 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~9_sumout ),
	.cout(\processor|u_ba|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~9 .extended_lut = "off";
defparam \processor|u_ba|Add2~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \processor|u_ba|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N39
cyclonev_lcell_comb \processor|pixel_out_to_ram[2]~4 (
// Equation(s):
// \processor|pixel_out_to_ram[2]~4_combout  = ( \processor|p0 [2] & ( \processor|u_ba|Add2~9_sumout  ) ) # ( !\processor|p0 [2] & ( \processor|u_ba|Add2~9_sumout  & ( \processor|pixel_out_to_ram[7]~1_combout  ) ) ) # ( \processor|p0 [2] & ( 
// !\processor|u_ba|Add2~9_sumout  & ( !\processor|pixel_out_to_ram[7]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datad(gnd),
	.datae(!\processor|p0 [2]),
	.dataf(!\processor|u_ba|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[2]~4 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[2]~4 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \processor|pixel_out_to_ram[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N9
cyclonev_lcell_comb \the_vga_driver|red_reg~29 (
// Equation(s):
// \the_vga_driver|red_reg~29_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout 
//  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a122~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~29 .extended_lut = "off";
defparam \the_vga_driver|red_reg~29 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \the_vga_driver|red_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~26 (
// Equation(s):
// \the_vga_driver|red_reg~26_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a98~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~26 .extended_lut = "off";
defparam \the_vga_driver|red_reg~26 .lut_mask = 64'h030503F5F305F3F5;
defparam \the_vga_driver|red_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~28 (
// Equation(s):
// \the_vga_driver|red_reg~28_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a114~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~28 .extended_lut = "off";
defparam \the_vga_driver|red_reg~28 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \the_vga_driver|red_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~27 (
// Equation(s):
// \the_vga_driver|red_reg~27_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a106~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~27 .extended_lut = "off";
defparam \the_vga_driver|red_reg~27 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \the_vga_driver|red_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~30 (
// Equation(s):
// \the_vga_driver|red_reg~30_combout  = ( \the_vga_driver|red_reg~28_combout  & ( \the_vga_driver|red_reg~27_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\the_vga_driver|red_reg~26_combout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\the_vga_driver|red_reg~29_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~28_combout  & ( \the_vga_driver|red_reg~27_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\the_vga_driver|red_reg~26_combout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~29_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \the_vga_driver|red_reg~28_combout  & ( !\the_vga_driver|red_reg~27_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \the_vga_driver|red_reg~26_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\the_vga_driver|red_reg~29_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~28_combout  & ( !\the_vga_driver|red_reg~27_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \the_vga_driver|red_reg~26_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~29_combout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\the_vga_driver|red_reg~29_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\the_vga_driver|red_reg~26_combout ),
	.datae(!\the_vga_driver|red_reg~28_combout ),
	.dataf(!\the_vga_driver|red_reg~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~30 .extended_lut = "off";
defparam \the_vga_driver|red_reg~30 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \the_vga_driver|red_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[5]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[5]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N9
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout  = ( \processing_ram|altsyncram_component|auto_generated|ram_block1a21  & ( ((!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\processing_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & (\processing_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # 
// (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|ram_block1a21  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\processing_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\processing_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\processing_ram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\processing_ram|altsyncram_component|auto_generated|ram_block1a21 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5 .lut_mask = 64'h30503F5F30503F5F;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N31
dffeas \processor|p0[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[5] .is_wysiwyg = "true";
defparam \processor|p0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N51
cyclonev_lcell_comb \processor|p2[5]~feeder (
// Equation(s):
// \processor|p2[5]~feeder_combout  = \processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|p2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|p2[5]~feeder .extended_lut = "off";
defparam \processor|p2[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \processor|p2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N53
dffeas \processor|p2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\processor|p2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[5] .is_wysiwyg = "true";
defparam \processor|p2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N47
dffeas \processor|p1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[5] .is_wysiwyg = "true";
defparam \processor|p1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \processor|u_ba|Add2~49 (
// Equation(s):
// \processor|u_ba|Add2~49_sumout  = SUM(( !\processor|p0 [5] $ (!\processor|p2 [5] $ (\processor|p1 [5])) ) + ( \processor|u_ba|Add2~47  ) + ( \processor|u_ba|Add2~46  ))
// \processor|u_ba|Add2~50  = CARRY(( !\processor|p0 [5] $ (!\processor|p2 [5] $ (\processor|p1 [5])) ) + ( \processor|u_ba|Add2~47  ) + ( \processor|u_ba|Add2~46  ))
// \processor|u_ba|Add2~51  = SHARE((!\processor|p0 [5] & (\processor|p2 [5] & \processor|p1 [5])) # (\processor|p0 [5] & ((\processor|p1 [5]) # (\processor|p2 [5]))))

	.dataa(!\processor|p0 [5]),
	.datab(gnd),
	.datac(!\processor|p2 [5]),
	.datad(!\processor|p1 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~46 ),
	.sharein(\processor|u_ba|Add2~47 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~49_sumout ),
	.cout(\processor|u_ba|Add2~50 ),
	.shareout(\processor|u_ba|Add2~51 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~49 .extended_lut = "off";
defparam \processor|u_ba|Add2~49 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \processor|p3[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[5] .is_wysiwyg = "true";
defparam \processor|p3[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \processor|u_ba|Add2~13 (
// Equation(s):
// \processor|u_ba|Add2~13_sumout  = SUM(( \processor|p3 [5] ) + ( \processor|u_ba|Add2~49_sumout  ) + ( \processor|u_ba|Add2~10  ))
// \processor|u_ba|Add2~14  = CARRY(( \processor|p3 [5] ) + ( \processor|u_ba|Add2~49_sumout  ) + ( \processor|u_ba|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~49_sumout ),
	.datad(!\processor|p3 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~13_sumout ),
	.cout(\processor|u_ba|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~13 .extended_lut = "off";
defparam \processor|u_ba|Add2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N57
cyclonev_lcell_comb \processor|pixel_out_to_ram[3]~5 (
// Equation(s):
// \processor|pixel_out_to_ram[3]~5_combout  = ( \processor|p0 [3] & ( \processor|pixel_out_to_ram[7]~1_combout  & ( \processor|u_ba|Add2~13_sumout  ) ) ) # ( !\processor|p0 [3] & ( \processor|pixel_out_to_ram[7]~1_combout  & ( \processor|u_ba|Add2~13_sumout 
//  ) ) ) # ( \processor|p0 [3] & ( !\processor|pixel_out_to_ram[7]~1_combout  ) )

	.dataa(!\processor|u_ba|Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|p0 [3]),
	.dataf(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[3]~5 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[3]~5 .lut_mask = 64'h0000FFFF55555555;
defparam \processor|pixel_out_to_ram[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout ,\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a298_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a290_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a258_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a266_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a282_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a274_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  & 
// ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a258~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a266~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a282~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a274~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a298~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a290~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1 .lut_mask = 64'h00044044AAAEEAEE;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~33 (
// Equation(s):
// \the_vga_driver|red_reg~33_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout 
//  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a218~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a194~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a210~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a202~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~33 .extended_lut = "off";
defparam \the_vga_driver|red_reg~33 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \the_vga_driver|red_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~31 (
// Equation(s):
// \the_vga_driver|red_reg~31_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a130~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a146~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a138~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a154~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~31 .extended_lut = "off";
defparam \the_vga_driver|red_reg~31 .lut_mask = 64'h202A707A252F757F;
defparam \the_vga_driver|red_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N21
cyclonev_lcell_comb \the_vga_driver|red_reg~34 (
// Equation(s):
// \the_vga_driver|red_reg~34_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a242~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a234~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a226~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a250~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~34 .extended_lut = "off";
defparam \the_vga_driver|red_reg~34 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \the_vga_driver|red_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[2]~4_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~32 (
// Equation(s):
// \the_vga_driver|red_reg~32_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a170~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a178~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a186~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~32 .extended_lut = "off";
defparam \the_vga_driver|red_reg~32 .lut_mask = 64'h202A707A252F757F;
defparam \the_vga_driver|red_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~35 (
// Equation(s):
// \the_vga_driver|red_reg~35_combout  = ( \the_vga_driver|red_reg~34_combout  & ( \the_vga_driver|red_reg~32_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~31_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~33_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\the_vga_driver|red_reg~34_combout  & ( 
// \the_vga_driver|red_reg~32_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~31_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~33_combout ))) ) ) ) # ( \the_vga_driver|red_reg~34_combout  & ( 
// !\the_vga_driver|red_reg~32_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~31_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~33_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\the_vga_driver|red_reg~34_combout  & ( 
// !\the_vga_driver|red_reg~32_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~31_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~33_combout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\the_vga_driver|red_reg~33_combout ),
	.datad(!\the_vga_driver|red_reg~31_combout ),
	.datae(!\the_vga_driver|red_reg~34_combout ),
	.dataf(!\the_vga_driver|red_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~35 .extended_lut = "off";
defparam \the_vga_driver|red_reg~35 .lut_mask = 64'h048C159D26AE37BF;
defparam \the_vga_driver|red_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~94 (
// Equation(s):
// \the_vga_driver|red_reg~94_combout  = ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout  & ( \the_vga_driver|red_reg~35_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~7_combout )) # 
// (\the_vga_driver|red_reg~8_combout ))) # (\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~30_combout  & !\the_vga_driver|red_reg~7_combout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout  & ( \the_vga_driver|red_reg~35_combout  & ( (!\the_vga_driver|red_reg~5_combout  & ((\the_vga_driver|red_reg~7_combout ))) # (\the_vga_driver|red_reg~5_combout  & 
// (\the_vga_driver|red_reg~30_combout  & !\the_vga_driver|red_reg~7_combout )) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout  & ( !\the_vga_driver|red_reg~35_combout  & ( (!\the_vga_driver|red_reg~7_combout  
// & ((!\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~8_combout )) # (\the_vga_driver|red_reg~5_combout  & ((\the_vga_driver|red_reg~30_combout ))))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout  & ( !\the_vga_driver|red_reg~35_combout  & ( (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~30_combout  & !\the_vga_driver|red_reg~7_combout )) ) ) )

	.dataa(!\the_vga_driver|red_reg~8_combout ),
	.datab(!\the_vga_driver|red_reg~5_combout ),
	.datac(!\the_vga_driver|red_reg~30_combout ),
	.datad(!\the_vga_driver|red_reg~7_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w2_n4_mux_dataout~1_combout ),
	.dataf(!\the_vga_driver|red_reg~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~94 .extended_lut = "off";
defparam \the_vga_driver|red_reg~94 .lut_mask = 64'h0300470003CC47CC;
defparam \the_vga_driver|red_reg~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~36 (
// Equation(s):
// \the_vga_driver|red_reg~36_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (\the_vga_driver|red_reg~94_combout  & (\the_vga_driver|red_reg~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~94_combout ),
	.datab(!\the_vga_driver|red_reg~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~36 .extended_lut = "off";
defparam \the_vga_driver|red_reg~36 .lut_mask = 64'h0000000000100000;
defparam \the_vga_driver|red_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N34
dffeas \the_vga_driver|red_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~37 (
// Equation(s):
// \the_vga_driver|red_reg~37_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a99~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~37 .extended_lut = "off";
defparam \the_vga_driver|red_reg~37 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \the_vga_driver|red_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~39 (
// Equation(s):
// \the_vga_driver|red_reg~39_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a115~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~39 .extended_lut = "off";
defparam \the_vga_driver|red_reg~39 .lut_mask = 64'h02520757A2F2A7F7;
defparam \the_vga_driver|red_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~40 (
// Equation(s):
// \the_vga_driver|red_reg~40_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a123~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~40 .extended_lut = "off";
defparam \the_vga_driver|red_reg~40 .lut_mask = 64'h44440C3F77770C3F;
defparam \the_vga_driver|red_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~38 (
// Equation(s):
// \the_vga_driver|red_reg~38_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a107~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~38 .extended_lut = "off";
defparam \the_vga_driver|red_reg~38 .lut_mask = 64'h02075257A2A7F2F7;
defparam \the_vga_driver|red_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~41 (
// Equation(s):
// \the_vga_driver|red_reg~41_combout  = ( \the_vga_driver|red_reg~40_combout  & ( \the_vga_driver|red_reg~38_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~37_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~39_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\the_vga_driver|red_reg~40_combout  & ( 
// \the_vga_driver|red_reg~38_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~37_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~39_combout ))))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \the_vga_driver|red_reg~40_combout  & ( !\the_vga_driver|red_reg~38_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~37_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~39_combout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\the_vga_driver|red_reg~40_combout  & ( !\the_vga_driver|red_reg~38_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~37_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~39_combout ))))) ) ) )

	.dataa(!\the_vga_driver|red_reg~37_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\the_vga_driver|red_reg~39_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\the_vga_driver|red_reg~40_combout ),
	.dataf(!\the_vga_driver|red_reg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~41 .extended_lut = "off";
defparam \the_vga_driver|red_reg~41 .lut_mask = 64'h440C443F770C773F;
defparam \the_vga_driver|red_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a291_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a283_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a275_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a267_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a259_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a283~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a275~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a267~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a259~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0 .lut_mask = 64'h0145236789CDABEF;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a299 )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a299  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a299 )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a299  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a299 ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a291~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1 .lut_mask = 64'h01000D00F1F0FDF0;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~43 (
// Equation(s):
// \the_vga_driver|red_reg~43_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a171~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a163~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a187~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a179~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~43 .extended_lut = "off";
defparam \the_vga_driver|red_reg~43 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \the_vga_driver|red_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~42 (
// Equation(s):
// \the_vga_driver|red_reg~42_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a131~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a155~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a139~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a147~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~42 .extended_lut = "off";
defparam \the_vga_driver|red_reg~42 .lut_mask = 64'h440344CF770377CF;
defparam \the_vga_driver|red_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~44 (
// Equation(s):
// \the_vga_driver|red_reg~44_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a195~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a219~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a203~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a211~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~44 .extended_lut = "off";
defparam \the_vga_driver|red_reg~44 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \the_vga_driver|red_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[3]~5_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~45 (
// Equation(s):
// \the_vga_driver|red_reg~45_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a227~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a235~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a251~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a243~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~45 .extended_lut = "off";
defparam \the_vga_driver|red_reg~45 .lut_mask = 64'h440C443F770C773F;
defparam \the_vga_driver|red_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~46 (
// Equation(s):
// \the_vga_driver|red_reg~46_combout  = ( \the_vga_driver|red_reg~44_combout  & ( \the_vga_driver|red_reg~45_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~42_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~43_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\the_vga_driver|red_reg~44_combout  & ( 
// \the_vga_driver|red_reg~45_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~42_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\the_vga_driver|red_reg~43_combout ))) ) ) ) # ( \the_vga_driver|red_reg~44_combout  & ( 
// !\the_vga_driver|red_reg~45_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\the_vga_driver|red_reg~42_combout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~43_combout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\the_vga_driver|red_reg~44_combout  & ( 
// !\the_vga_driver|red_reg~45_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~42_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~43_combout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\the_vga_driver|red_reg~43_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\the_vga_driver|red_reg~42_combout ),
	.datae(!\the_vga_driver|red_reg~44_combout ),
	.dataf(!\the_vga_driver|red_reg~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~46 .extended_lut = "off";
defparam \the_vga_driver|red_reg~46 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \the_vga_driver|red_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~95 (
// Equation(s):
// \the_vga_driver|red_reg~95_combout  = ( \the_vga_driver|red_reg~8_combout  & ( \the_vga_driver|red_reg~46_combout  & ( (!\the_vga_driver|red_reg~7_combout  & ((!\the_vga_driver|red_reg~5_combout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1_combout ))) # (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~41_combout )))) # (\the_vga_driver|red_reg~7_combout  & (((!\the_vga_driver|red_reg~5_combout )))) 
// ) ) ) # ( !\the_vga_driver|red_reg~8_combout  & ( \the_vga_driver|red_reg~46_combout  & ( (!\the_vga_driver|red_reg~7_combout  & (\the_vga_driver|red_reg~41_combout  & \the_vga_driver|red_reg~5_combout )) # (\the_vga_driver|red_reg~7_combout  & 
// ((!\the_vga_driver|red_reg~5_combout ))) ) ) ) # ( \the_vga_driver|red_reg~8_combout  & ( !\the_vga_driver|red_reg~46_combout  & ( (!\the_vga_driver|red_reg~7_combout  & ((!\the_vga_driver|red_reg~5_combout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1_combout ))) # (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~41_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~8_combout  & ( 
// !\the_vga_driver|red_reg~46_combout  & ( (\the_vga_driver|red_reg~41_combout  & (!\the_vga_driver|red_reg~7_combout  & \the_vga_driver|red_reg~5_combout )) ) ) )

	.dataa(!\the_vga_driver|red_reg~41_combout ),
	.datab(!\the_vga_driver|red_reg~7_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w3_n4_mux_dataout~1_combout ),
	.datad(!\the_vga_driver|red_reg~5_combout ),
	.datae(!\the_vga_driver|red_reg~8_combout ),
	.dataf(!\the_vga_driver|red_reg~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~95 .extended_lut = "off";
defparam \the_vga_driver|red_reg~95 .lut_mask = 64'h00440C4433443F44;
defparam \the_vga_driver|red_reg~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~47 (
// Equation(s):
// \the_vga_driver|red_reg~47_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\the_vga_driver|red_reg~6_combout  & (\the_vga_driver|red_reg~95_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~6_combout ),
	.datab(!\the_vga_driver|red_reg~95_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|is_image_area~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~47 .extended_lut = "off";
defparam \the_vga_driver|red_reg~47 .lut_mask = 64'h0000000000100000;
defparam \the_vga_driver|red_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N8
dffeas \the_vga_driver|red_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \hps_writedata_img[6]~input (
	.i(hps_writedata_img[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[6]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[6]~input .bus_hold = "false";
defparam \hps_writedata_img[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \hps_writedata_img[7]~input (
	.i(hps_writedata_img[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_img[7]~input_o ));
// synopsys translate_off
defparam \hps_writedata_img[7]~input .bus_hold = "false";
defparam \hps_writedata_img[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode251w[2]~0_combout ),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode132w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[7]~input_o ,\hps_writedata_img[6]~input_o }),
	.portaaddr({\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,\hps_address_img[3]~input_o ,
\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,\processor|Mux26~3_combout ,
\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 4095;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[6]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[6]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6_combout  = ( \processing_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\processing_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\processing_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\processing_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & \processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\processing_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\processing_ram|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\processing_ram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6 .lut_mask = 64'h111DDD1D111DDD1D;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N13
dffeas \processor|p0[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[6] .is_wysiwyg = "true";
defparam \processor|p0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N19
dffeas \processor|p2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[6] .is_wysiwyg = "true";
defparam \processor|p2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N50
dffeas \processor|p1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[6] .is_wysiwyg = "true";
defparam \processor|p1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \processor|u_ba|Add2~53 (
// Equation(s):
// \processor|u_ba|Add2~53_sumout  = SUM(( !\processor|p0 [6] $ (!\processor|p2 [6] $ (\processor|p1 [6])) ) + ( \processor|u_ba|Add2~51  ) + ( \processor|u_ba|Add2~50  ))
// \processor|u_ba|Add2~54  = CARRY(( !\processor|p0 [6] $ (!\processor|p2 [6] $ (\processor|p1 [6])) ) + ( \processor|u_ba|Add2~51  ) + ( \processor|u_ba|Add2~50  ))
// \processor|u_ba|Add2~55  = SHARE((!\processor|p0 [6] & (\processor|p2 [6] & \processor|p1 [6])) # (\processor|p0 [6] & ((\processor|p1 [6]) # (\processor|p2 [6]))))

	.dataa(!\processor|p0 [6]),
	.datab(gnd),
	.datac(!\processor|p2 [6]),
	.datad(!\processor|p1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~50 ),
	.sharein(\processor|u_ba|Add2~51 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~53_sumout ),
	.cout(\processor|u_ba|Add2~54 ),
	.shareout(\processor|u_ba|Add2~55 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~53 .extended_lut = "off";
defparam \processor|u_ba|Add2~53 .lut_mask = 64'h0000055F00005AA5;
defparam \processor|u_ba|Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X43_Y20_N20
dffeas \processor|p3[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[6] .is_wysiwyg = "true";
defparam \processor|p3[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \processor|u_ba|Add2~17 (
// Equation(s):
// \processor|u_ba|Add2~17_sumout  = SUM(( \processor|p3 [6] ) + ( \processor|u_ba|Add2~53_sumout  ) + ( \processor|u_ba|Add2~14  ))
// \processor|u_ba|Add2~18  = CARRY(( \processor|p3 [6] ) + ( \processor|u_ba|Add2~53_sumout  ) + ( \processor|u_ba|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~53_sumout ),
	.datad(!\processor|p3 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~17_sumout ),
	.cout(\processor|u_ba|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~17 .extended_lut = "off";
defparam \processor|u_ba|Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \processor|u_ba|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N27
cyclonev_lcell_comb \processor|pixel_out_to_ram[4]~6 (
// Equation(s):
// \processor|pixel_out_to_ram[4]~6_combout  = ( \processor|p0 [4] & ( \processor|u_ba|Add2~17_sumout  ) ) # ( !\processor|p0 [4] & ( \processor|u_ba|Add2~17_sumout  & ( \processor|pixel_out_to_ram[7]~1_combout  ) ) ) # ( \processor|p0 [4] & ( 
// !\processor|u_ba|Add2~17_sumout  & ( !\processor|pixel_out_to_ram[7]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datad(gnd),
	.datae(!\processor|p0 [4]),
	.dataf(!\processor|u_ba|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[4]~6 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[4]~6 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \processor|pixel_out_to_ram[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~51 (
// Equation(s):
// \the_vga_driver|red_reg~51_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a124~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~51 .extended_lut = "off";
defparam \the_vga_driver|red_reg~51 .lut_mask = 64'h0407C4C73437F4F7;
defparam \the_vga_driver|red_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~48 (
// Equation(s):
// \the_vga_driver|red_reg~48_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a100~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~48 .extended_lut = "off";
defparam \the_vga_driver|red_reg~48 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \the_vga_driver|red_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~50 (
// Equation(s):
// \the_vga_driver|red_reg~50_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout )) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout )) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout ) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a116~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~50 .extended_lut = "off";
defparam \the_vga_driver|red_reg~50 .lut_mask = 64'h000F3535F0FF3535;
defparam \the_vga_driver|red_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~49 (
// Equation(s):
// \the_vga_driver|red_reg~49_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a108~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~49 .extended_lut = "off";
defparam \the_vga_driver|red_reg~49 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \the_vga_driver|red_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~52 (
// Equation(s):
// \the_vga_driver|red_reg~52_combout  = ( \the_vga_driver|red_reg~50_combout  & ( \the_vga_driver|red_reg~49_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\the_vga_driver|red_reg~48_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// ((\the_vga_driver|red_reg~51_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~50_combout  & ( \the_vga_driver|red_reg~49_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~48_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\the_vga_driver|red_reg~51_combout )))) ) ) ) # ( \the_vga_driver|red_reg~50_combout  & ( !\the_vga_driver|red_reg~49_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\the_vga_driver|red_reg~48_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~51_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~50_combout  & ( 
// !\the_vga_driver|red_reg~49_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~48_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~51_combout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\the_vga_driver|red_reg~51_combout ),
	.datad(!\the_vga_driver|red_reg~48_combout ),
	.datae(!\the_vga_driver|red_reg~50_combout ),
	.dataf(!\the_vga_driver|red_reg~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~52 .extended_lut = "off";
defparam \the_vga_driver|red_reg~52 .lut_mask = 64'h018923AB45CD67EF;
defparam \the_vga_driver|red_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~53 (
// Equation(s):
// \the_vga_driver|red_reg~53_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a156~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a148~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a140~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a132~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~53 .extended_lut = "off";
defparam \the_vga_driver|red_reg~53 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \the_vga_driver|red_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~55 (
// Equation(s):
// \the_vga_driver|red_reg~55_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a196~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a204~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a212~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a220~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~55 .extended_lut = "off";
defparam \the_vga_driver|red_reg~55 .lut_mask = 64'h404C707C434F737F;
defparam \the_vga_driver|red_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~54 (
// Equation(s):
// \the_vga_driver|red_reg~54_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a164~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a172~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a180~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a188~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~54 .extended_lut = "off";
defparam \the_vga_driver|red_reg~54 .lut_mask = 64'h404C707C434F737F;
defparam \the_vga_driver|red_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \the_vga_driver|red_reg~56 (
// Equation(s):
// \the_vga_driver|red_reg~56_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a244~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a228~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a236~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a252~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~56 .extended_lut = "off";
defparam \the_vga_driver|red_reg~56 .lut_mask = 64'h028A46CE139B57DF;
defparam \the_vga_driver|red_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~57 (
// Equation(s):
// \the_vga_driver|red_reg~57_combout  = ( \the_vga_driver|red_reg~54_combout  & ( \the_vga_driver|red_reg~56_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~53_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~55_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) ) ) ) # ( !\the_vga_driver|red_reg~54_combout  & ( 
// \the_vga_driver|red_reg~56_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~53_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~55_combout ))))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \the_vga_driver|red_reg~54_combout  & ( !\the_vga_driver|red_reg~56_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~53_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~55_combout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\the_vga_driver|red_reg~54_combout  & ( !\the_vga_driver|red_reg~56_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~53_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~55_combout ))))) ) ) )

	.dataa(!\the_vga_driver|red_reg~53_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\the_vga_driver|red_reg~55_combout ),
	.datae(!\the_vga_driver|red_reg~54_combout ),
	.dataf(!\the_vga_driver|red_reg~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~57 .extended_lut = "off";
defparam \the_vga_driver|red_reg~57 .lut_mask = 64'h404C707C434F737F;
defparam \the_vga_driver|red_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode230w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode109w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[7]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \processing_ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\processing_ram|altsyncram_component|auto_generated|decode2|w_anode243w [2]),
	.ena1(\processing_ram|altsyncram_component|auto_generated|rden_decode_b|w_anode123w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\hps_writedata_img[7]~input_o }),
	.portaaddr({\hps_address_img[12]~input_o ,\hps_address_img[11]~input_o ,\hps_address_img[10]~input_o ,\hps_address_img[9]~input_o ,\hps_address_img[8]~input_o ,\hps_address_img[7]~input_o ,\hps_address_img[6]~input_o ,\hps_address_img[5]~input_o ,\hps_address_img[4]~input_o ,
\hps_address_img[3]~input_o ,\hps_address_img[2]~input_o ,\hps_address_img[1]~input_o ,\hps_address_img[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\processor|Mux17~1_combout ,\processor|Mux18~1_combout ,\processor|Mux19~1_combout ,\processor|Mux20~1_combout ,\processor|Mux21~1_combout ,\processor|Mux22~1_combout ,\processor|Mux23~1_combout ,\processor|Mux24~1_combout ,\processor|Mux25~1_combout ,
\processor|Mux26~3_combout ,\processor|Mux27~1_combout ,\processor|Mux28~1_combout ,\processor|Mux29~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\processing_ram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRam:processing_ram|altsyncram:altsyncram_component|altsyncram_8vt1:auto_generated|ALTSYNCRAM";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 19200;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \processing_ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N45
cyclonev_lcell_comb \processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7 (
// Equation(s):
// \processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7_combout  = ( \processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \processing_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// \processing_ram|altsyncram_component|auto_generated|ram_block1a23  ) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \processing_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// (\processing_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) # (\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( \processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\processing_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \processing_ram|altsyncram_component|auto_generated|ram_block1a23  ) ) ) # ( !\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\processing_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( (!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0] & \processing_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\processing_ram|altsyncram_component|auto_generated|ram_block1a23 ),
	.datad(!\processing_ram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\processing_ram|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\processing_ram|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7 .extended_lut = "off";
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7 .lut_mask = 64'h00AA0F0F55FF0F0F;
defparam \processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N43
dffeas \processor|p0[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p0[7] .is_wysiwyg = "true";
defparam \processor|p0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N22
dffeas \processor|p2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p2[7] .is_wysiwyg = "true";
defparam \processor|p2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N53
dffeas \processor|p1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p1[7] .is_wysiwyg = "true";
defparam \processor|p1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \processor|u_ba|Add2~57 (
// Equation(s):
// \processor|u_ba|Add2~57_sumout  = SUM(( !\processor|p0 [7] $ (!\processor|p2 [7] $ (\processor|p1 [7])) ) + ( \processor|u_ba|Add2~55  ) + ( \processor|u_ba|Add2~54  ))
// \processor|u_ba|Add2~58  = CARRY(( !\processor|p0 [7] $ (!\processor|p2 [7] $ (\processor|p1 [7])) ) + ( \processor|u_ba|Add2~55  ) + ( \processor|u_ba|Add2~54  ))
// \processor|u_ba|Add2~59  = SHARE((!\processor|p0 [7] & (\processor|p2 [7] & \processor|p1 [7])) # (\processor|p0 [7] & ((\processor|p1 [7]) # (\processor|p2 [7]))))

	.dataa(gnd),
	.datab(!\processor|p0 [7]),
	.datac(!\processor|p2 [7]),
	.datad(!\processor|p1 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~54 ),
	.sharein(\processor|u_ba|Add2~55 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~57_sumout ),
	.cout(\processor|u_ba|Add2~58 ),
	.shareout(\processor|u_ba|Add2~59 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~57 .extended_lut = "off";
defparam \processor|u_ba|Add2~57 .lut_mask = 64'h0000033F00003CC3;
defparam \processor|u_ba|Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \processor|p3[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\processing_ram|altsyncram_component|auto_generated|mux3|result_node[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|p3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|p3[7] .is_wysiwyg = "true";
defparam \processor|p3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \processor|u_ba|Add2~21 (
// Equation(s):
// \processor|u_ba|Add2~21_sumout  = SUM(( \processor|p3 [7] ) + ( \processor|u_ba|Add2~57_sumout  ) + ( \processor|u_ba|Add2~18  ))
// \processor|u_ba|Add2~22  = CARRY(( \processor|p3 [7] ) + ( \processor|u_ba|Add2~57_sumout  ) + ( \processor|u_ba|Add2~18  ))

	.dataa(!\processor|u_ba|Add2~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\processor|p3 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~21_sumout ),
	.cout(\processor|u_ba|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~21 .extended_lut = "off";
defparam \processor|u_ba|Add2~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \processor|u_ba|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \processor|pixel_out_to_ram[5]~7 (
// Equation(s):
// \processor|pixel_out_to_ram[5]~7_combout  = ( \processor|p0 [5] & ( (!\processor|pixel_out_to_ram[7]~1_combout ) # (\processor|u_ba|Add2~21_sumout ) ) ) # ( !\processor|p0 [5] & ( (\processor|pixel_out_to_ram[7]~1_combout  & \processor|u_ba|Add2~21_sumout 
// ) ) )

	.dataa(gnd),
	.datab(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datac(!\processor|u_ba|Add2~21_sumout ),
	.datad(gnd),
	.datae(!\processor|p0 [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[5]~7 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[5]~7 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \processor|pixel_out_to_ram[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout ,\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a300_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a292_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a284_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a260_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a268_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[4]~6_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a276_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout 
//  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a284~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a260~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a268~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a276~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a300~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a292~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1 .lut_mask = 64'h01003100CDCCFDCC;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~96 (
// Equation(s):
// \the_vga_driver|red_reg~96_combout  = ( \the_vga_driver|red_reg~57_combout  & ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout  & ( (!\the_vga_driver|red_reg~7_combout  & ((!\the_vga_driver|red_reg~5_combout  & 
// ((\the_vga_driver|red_reg~8_combout ))) # (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~52_combout )))) # (\the_vga_driver|red_reg~7_combout  & (((!\the_vga_driver|red_reg~5_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~57_combout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout  & ( (!\the_vga_driver|red_reg~7_combout  & ((!\the_vga_driver|red_reg~5_combout  & ((\the_vga_driver|red_reg~8_combout ))) # (\the_vga_driver|red_reg~5_combout  & 
// (\the_vga_driver|red_reg~52_combout )))) ) ) ) # ( \the_vga_driver|red_reg~57_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout  & ( (!\the_vga_driver|red_reg~7_combout  & 
// (\the_vga_driver|red_reg~52_combout  & \the_vga_driver|red_reg~5_combout )) # (\the_vga_driver|red_reg~7_combout  & ((!\the_vga_driver|red_reg~5_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~57_combout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout  & ( (\the_vga_driver|red_reg~52_combout  & (!\the_vga_driver|red_reg~7_combout  & \the_vga_driver|red_reg~5_combout )) ) ) )

	.dataa(!\the_vga_driver|red_reg~52_combout ),
	.datab(!\the_vga_driver|red_reg~8_combout ),
	.datac(!\the_vga_driver|red_reg~7_combout ),
	.datad(!\the_vga_driver|red_reg~5_combout ),
	.datae(!\the_vga_driver|red_reg~57_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w4_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~96 .extended_lut = "off";
defparam \the_vga_driver|red_reg~96 .lut_mask = 64'h00500F5030503F50;
defparam \the_vga_driver|red_reg~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~58 (
// Equation(s):
// \the_vga_driver|red_reg~58_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( !\vga_logic_inst|LessThan3~11_combout  & ( (\the_vga_driver|red_reg~96_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\the_vga_driver|red_reg~6_combout  & 
// \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~96_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\the_vga_driver|red_reg~6_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|LessThan3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~58 .extended_lut = "off";
defparam \the_vga_driver|red_reg~58 .lut_mask = 64'h0001000000000000;
defparam \the_vga_driver|red_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N35
dffeas \the_vga_driver|red_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~60 (
// Equation(s):
// \the_vga_driver|red_reg~60_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a109~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~60 .extended_lut = "off";
defparam \the_vga_driver|red_reg~60 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \the_vga_driver|red_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N15
cyclonev_lcell_comb \the_vga_driver|red_reg~62 (
// Equation(s):
// \the_vga_driver|red_reg~62_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a125~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~62 .extended_lut = "off";
defparam \the_vga_driver|red_reg~62 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \the_vga_driver|red_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~59 (
// Equation(s):
// \the_vga_driver|red_reg~59_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a101~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~59 .extended_lut = "off";
defparam \the_vga_driver|red_reg~59 .lut_mask = 64'h048C159D26AE37BF;
defparam \the_vga_driver|red_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~61 (
// Equation(s):
// \the_vga_driver|red_reg~61_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~61 .extended_lut = "off";
defparam \the_vga_driver|red_reg~61 .lut_mask = 64'h40434C4F70737C7F;
defparam \the_vga_driver|red_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~63 (
// Equation(s):
// \the_vga_driver|red_reg~63_combout  = ( \the_vga_driver|red_reg~59_combout  & ( \the_vga_driver|red_reg~61_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~60_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~62_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~59_combout  & ( \the_vga_driver|red_reg~61_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~60_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~62_combout ))))) ) ) ) # ( \the_vga_driver|red_reg~59_combout  & ( !\the_vga_driver|red_reg~61_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~60_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~62_combout ))))) ) ) ) # ( 
// !\the_vga_driver|red_reg~59_combout  & ( !\the_vga_driver|red_reg~61_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\the_vga_driver|red_reg~60_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~62_combout ))))) ) ) )

	.dataa(!\the_vga_driver|red_reg~60_combout ),
	.datab(!\the_vga_driver|red_reg~62_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\the_vga_driver|red_reg~59_combout ),
	.dataf(!\the_vga_driver|red_reg~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~63 .extended_lut = "off";
defparam \the_vga_driver|red_reg~63 .lut_mask = 64'h0503F50305F3F5F3;
defparam \the_vga_driver|red_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~66 (
// Equation(s):
// \the_vga_driver|red_reg~66_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a205~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a197~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a213~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a221~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~66 .extended_lut = "off";
defparam \the_vga_driver|red_reg~66 .lut_mask = 64'h0C3F44440C3F7777;
defparam \the_vga_driver|red_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~65 (
// Equation(s):
// \the_vga_driver|red_reg~65_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a173~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a189~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a181~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a165~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~65 .extended_lut = "off";
defparam \the_vga_driver|red_reg~65 .lut_mask = 64'h041526378C9DAEBF;
defparam \the_vga_driver|red_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~64 (
// Equation(s):
// \the_vga_driver|red_reg~64_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a133~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a141~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a157~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a149~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~64 .extended_lut = "off";
defparam \the_vga_driver|red_reg~64 .lut_mask = 64'h440C443F770C773F;
defparam \the_vga_driver|red_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~67 (
// Equation(s):
// \the_vga_driver|red_reg~67_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout  & 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a229~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a253~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a245~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a237~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~67 .extended_lut = "off";
defparam \the_vga_driver|red_reg~67 .lut_mask = 64'h4403770344CF77CF;
defparam \the_vga_driver|red_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~68 (
// Equation(s):
// \the_vga_driver|red_reg~68_combout  = ( \the_vga_driver|red_reg~64_combout  & ( \the_vga_driver|red_reg~67_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\the_vga_driver|red_reg~65_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\the_vga_driver|red_reg~66_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~64_combout  & ( \the_vga_driver|red_reg~67_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~65_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\the_vga_driver|red_reg~66_combout ))) ) ) ) # ( \the_vga_driver|red_reg~64_combout  & ( 
// !\the_vga_driver|red_reg~67_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\the_vga_driver|red_reg~65_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~66_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\the_vga_driver|red_reg~64_combout  & ( 
// !\the_vga_driver|red_reg~67_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\the_vga_driver|red_reg~65_combout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\the_vga_driver|red_reg~66_combout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\the_vga_driver|red_reg~66_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\the_vga_driver|red_reg~65_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\the_vga_driver|red_reg~64_combout ),
	.dataf(!\the_vga_driver|red_reg~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~68 .extended_lut = "off";
defparam \the_vga_driver|red_reg~68 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \the_vga_driver|red_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a293_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a285_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a269_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a277_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[5]~7_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a261_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a285~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a269~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a277~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a261~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a301  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a301  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a301  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a301  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a293~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a301 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1 .lut_mask = 64'h0040AAEA0444AEEE;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~97 (
// Equation(s):
// \the_vga_driver|red_reg~97_combout  = ( \the_vga_driver|red_reg~8_combout  & ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((!\the_vga_driver|red_reg~7_combout ) # 
// (\the_vga_driver|red_reg~68_combout )))) # (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~63_combout  & ((!\the_vga_driver|red_reg~7_combout )))) ) ) ) # ( !\the_vga_driver|red_reg~8_combout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~68_combout  & \the_vga_driver|red_reg~7_combout )))) # (\the_vga_driver|red_reg~5_combout  & 
// (\the_vga_driver|red_reg~63_combout  & ((!\the_vga_driver|red_reg~7_combout )))) ) ) ) # ( \the_vga_driver|red_reg~8_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout  & ( 
// (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~68_combout  & \the_vga_driver|red_reg~7_combout )))) # (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~63_combout  & ((!\the_vga_driver|red_reg~7_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~8_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~68_combout  & \the_vga_driver|red_reg~7_combout )))) # 
// (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~63_combout  & ((!\the_vga_driver|red_reg~7_combout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~63_combout ),
	.datab(!\the_vga_driver|red_reg~68_combout ),
	.datac(!\the_vga_driver|red_reg~5_combout ),
	.datad(!\the_vga_driver|red_reg~7_combout ),
	.datae(!\the_vga_driver|red_reg~8_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w5_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~97 .extended_lut = "off";
defparam \the_vga_driver|red_reg~97 .lut_mask = 64'h053005300530F530;
defparam \the_vga_driver|red_reg~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N21
cyclonev_lcell_comb \the_vga_driver|red_reg~69 (
// Equation(s):
// \the_vga_driver|red_reg~69_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\the_vga_driver|red_reg~97_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// \the_vga_driver|red_reg~6_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\the_vga_driver|red_reg~97_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\the_vga_driver|red_reg~6_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~69 .extended_lut = "off";
defparam \the_vga_driver|red_reg~69 .lut_mask = 64'h0000000000020000;
defparam \the_vga_driver|red_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \the_vga_driver|red_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \processor|u_ba|Add2~61 (
// Equation(s):
// \processor|u_ba|Add2~61_sumout  = SUM(( GND ) + ( \processor|u_ba|Add2~59  ) + ( \processor|u_ba|Add2~58  ))
// \processor|u_ba|Add2~62  = CARRY(( GND ) + ( \processor|u_ba|Add2~59  ) + ( \processor|u_ba|Add2~58  ))
// \processor|u_ba|Add2~63  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~58 ),
	.sharein(\processor|u_ba|Add2~59 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~61_sumout ),
	.cout(\processor|u_ba|Add2~62 ),
	.shareout(\processor|u_ba|Add2~63 ));
// synopsys translate_off
defparam \processor|u_ba|Add2~61 .extended_lut = "off";
defparam \processor|u_ba|Add2~61 .lut_mask = 64'h0000000000000000;
defparam \processor|u_ba|Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \processor|u_ba|Add2~25 (
// Equation(s):
// \processor|u_ba|Add2~25_sumout  = SUM(( \processor|u_ba|Add2~61_sumout  ) + ( GND ) + ( \processor|u_ba|Add2~22  ))
// \processor|u_ba|Add2~26  = CARRY(( \processor|u_ba|Add2~61_sumout  ) + ( GND ) + ( \processor|u_ba|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~25_sumout ),
	.cout(\processor|u_ba|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~25 .extended_lut = "off";
defparam \processor|u_ba|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|u_ba|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \processor|pixel_out_to_ram[6]~8 (
// Equation(s):
// \processor|pixel_out_to_ram[6]~8_combout  = ( \processor|p0 [6] & ( \processor|u_ba|Add2~25_sumout  ) ) # ( !\processor|p0 [6] & ( \processor|u_ba|Add2~25_sumout  & ( \processor|pixel_out_to_ram[7]~1_combout  ) ) ) # ( \processor|p0 [6] & ( 
// !\processor|u_ba|Add2~25_sumout  & ( !\processor|pixel_out_to_ram[7]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|p0 [6]),
	.dataf(!\processor|u_ba|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[6]~8 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[6]~8 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \processor|pixel_out_to_ram[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~76 (
// Equation(s):
// \the_vga_driver|red_reg~76_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a166~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a190~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a174~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a182~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~76 .extended_lut = "off";
defparam \the_vga_driver|red_reg~76 .lut_mask = 64'h220522AF770577AF;
defparam \the_vga_driver|red_reg~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~75 (
// Equation(s):
// \the_vga_driver|red_reg~75_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a158~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a134~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a142~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a150~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~75 .extended_lut = "off";
defparam \the_vga_driver|red_reg~75 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \the_vga_driver|red_reg~75 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N3
cyclonev_lcell_comb \the_vga_driver|red_reg~77 (
// Equation(s):
// \the_vga_driver|red_reg~77_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a214~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a198~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a206~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a222~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~77 .extended_lut = "off";
defparam \the_vga_driver|red_reg~77 .lut_mask = 64'h0A225F220A775F77;
defparam \the_vga_driver|red_reg~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~78 (
// Equation(s):
// \the_vga_driver|red_reg~78_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a246~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a238~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a230~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a254~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~78 .extended_lut = "off";
defparam \the_vga_driver|red_reg~78 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \the_vga_driver|red_reg~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~79 (
// Equation(s):
// \the_vga_driver|red_reg~79_combout  = ( \the_vga_driver|red_reg~77_combout  & ( \the_vga_driver|red_reg~78_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~75_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~76_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\the_vga_driver|red_reg~77_combout  & ( 
// \the_vga_driver|red_reg~78_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~75_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~76_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \the_vga_driver|red_reg~77_combout  & ( !\the_vga_driver|red_reg~78_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~75_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~76_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\the_vga_driver|red_reg~77_combout  & ( !\the_vga_driver|red_reg~78_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~75_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~76_combout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\the_vga_driver|red_reg~76_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\the_vga_driver|red_reg~75_combout ),
	.datae(!\the_vga_driver|red_reg~77_combout ),
	.dataf(!\the_vga_driver|red_reg~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~79 .extended_lut = "off";
defparam \the_vga_driver|red_reg~79 .lut_mask = 64'h02A252F207A757F7;
defparam \the_vga_driver|red_reg~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N57
cyclonev_lcell_comb \processor|u_ba|Add2~65 (
// Equation(s):
// \processor|u_ba|Add2~65_sumout  = SUM(( GND ) + ( \processor|u_ba|Add2~63  ) + ( \processor|u_ba|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~62 ),
	.sharein(\processor|u_ba|Add2~63 ),
	.combout(),
	.sumout(\processor|u_ba|Add2~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~65 .extended_lut = "off";
defparam \processor|u_ba|Add2~65 .lut_mask = 64'h0000000000000000;
defparam \processor|u_ba|Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \processor|u_ba|Add2~29 (
// Equation(s):
// \processor|u_ba|Add2~29_sumout  = SUM(( \processor|u_ba|Add2~65_sumout  ) + ( GND ) + ( \processor|u_ba|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\processor|u_ba|Add2~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\processor|u_ba|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\processor|u_ba|Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|u_ba|Add2~29 .extended_lut = "off";
defparam \processor|u_ba|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \processor|u_ba|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \processor|pixel_out_to_ram[7]~9 (
// Equation(s):
// \processor|pixel_out_to_ram[7]~9_combout  = ( \processor|p0 [7] & ( \processor|u_ba|Add2~29_sumout  ) ) # ( !\processor|p0 [7] & ( \processor|u_ba|Add2~29_sumout  & ( \processor|pixel_out_to_ram[7]~1_combout  ) ) ) # ( \processor|p0 [7] & ( 
// !\processor|u_ba|Add2~29_sumout  & ( !\processor|pixel_out_to_ram[7]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\processor|pixel_out_to_ram[7]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\processor|p0 [7]),
	.dataf(!\processor|u_ba|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\processor|pixel_out_to_ram[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \processor|pixel_out_to_ram[7]~9 .extended_lut = "off";
defparam \processor|pixel_out_to_ram[7]~9 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \processor|pixel_out_to_ram[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3129w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3894w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout ,\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a302_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a294_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a278_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a270_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a262_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a286_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a278~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a270~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a262~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a286~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0 .lut_mask = 64'h0344CF440377CF77;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a302~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a294~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1 .lut_mask = 64'h0002080AF0F2F8FA;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~72 (
// Equation(s):
// \the_vga_driver|red_reg~72_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a118~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~72 .extended_lut = "off";
defparam \the_vga_driver|red_reg~72 .lut_mask = 64'h0C443F440C773F77;
defparam \the_vga_driver|red_reg~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~70 (
// Equation(s):
// \the_vga_driver|red_reg~70_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a102~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~70 .extended_lut = "off";
defparam \the_vga_driver|red_reg~70 .lut_mask = 64'h404C707C434F737F;
defparam \the_vga_driver|red_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~71 (
// Equation(s):
// \the_vga_driver|red_reg~71_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a110~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~71 .extended_lut = "off";
defparam \the_vga_driver|red_reg~71 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \the_vga_driver|red_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[6]~8_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~73 (
// Equation(s):
// \the_vga_driver|red_reg~73_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a126~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~73 .extended_lut = "off";
defparam \the_vga_driver|red_reg~73 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \the_vga_driver|red_reg~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N9
cyclonev_lcell_comb \the_vga_driver|red_reg~74 (
// Equation(s):
// \the_vga_driver|red_reg~74_combout  = ( \the_vga_driver|red_reg~71_combout  & ( \the_vga_driver|red_reg~73_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~70_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~72_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\the_vga_driver|red_reg~71_combout  & ( 
// \the_vga_driver|red_reg~73_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~70_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~72_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \the_vga_driver|red_reg~71_combout  & ( !\the_vga_driver|red_reg~73_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~70_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~72_combout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\the_vga_driver|red_reg~71_combout  & ( !\the_vga_driver|red_reg~73_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~70_combout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~72_combout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~72_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\the_vga_driver|red_reg~70_combout ),
	.datae(!\the_vga_driver|red_reg~71_combout ),
	.dataf(!\the_vga_driver|red_reg~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~74 .extended_lut = "off";
defparam \the_vga_driver|red_reg~74 .lut_mask = 64'h04C434F407C737F7;
defparam \the_vga_driver|red_reg~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~98 (
// Equation(s):
// \the_vga_driver|red_reg~98_combout  = ( \the_vga_driver|red_reg~8_combout  & ( \the_vga_driver|red_reg~7_combout  & ( (\the_vga_driver|red_reg~79_combout  & !\the_vga_driver|red_reg~5_combout ) ) ) ) # ( !\the_vga_driver|red_reg~8_combout  & ( 
// \the_vga_driver|red_reg~7_combout  & ( (\the_vga_driver|red_reg~79_combout  & !\the_vga_driver|red_reg~5_combout ) ) ) ) # ( \the_vga_driver|red_reg~8_combout  & ( !\the_vga_driver|red_reg~7_combout  & ( (!\the_vga_driver|red_reg~5_combout  & 
// (\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1_combout )) # (\the_vga_driver|red_reg~5_combout  & ((\the_vga_driver|red_reg~74_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~8_combout  & ( !\the_vga_driver|red_reg~7_combout 
//  & ( (\the_vga_driver|red_reg~74_combout  & \the_vga_driver|red_reg~5_combout ) ) ) )

	.dataa(!\the_vga_driver|red_reg~79_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w6_n4_mux_dataout~1_combout ),
	.datac(!\the_vga_driver|red_reg~74_combout ),
	.datad(!\the_vga_driver|red_reg~5_combout ),
	.datae(!\the_vga_driver|red_reg~8_combout ),
	.dataf(!\the_vga_driver|red_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~98 .extended_lut = "off";
defparam \the_vga_driver|red_reg~98 .lut_mask = 64'h000F330F55005500;
defparam \the_vga_driver|red_reg~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~80 (
// Equation(s):
// \the_vga_driver|red_reg~80_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\the_vga_driver|red_reg~98_combout  & (\the_vga_driver|red_reg~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~98_combout ),
	.datab(!\the_vga_driver|red_reg~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~80 .extended_lut = "off";
defparam \the_vga_driver|red_reg~80 .lut_mask = 64'h0001000000000000;
defparam \the_vga_driver|red_reg~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N10
dffeas \the_vga_driver|red_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3119w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3884w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a295_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3109w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3874w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a287_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3078w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3843w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a263_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3089w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3854w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a271_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3099w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3864w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a279_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout 
//  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a287~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a263~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a271~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a279~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0_combout  & 
// ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a303 )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0_combout  ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a303 )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a303 ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a295~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1 .lut_mask = 64'h00000C44FFFF0C44;
defparam \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2892w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3655w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2903w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3666w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2923w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3686w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2913w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3676w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~86 (
// Equation(s):
// \the_vga_driver|red_reg~86_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a135~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a143~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a159~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a151~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~86 .extended_lut = "off";
defparam \the_vga_driver|red_reg~86 .lut_mask = 64'h4700473347CC47FF;
defparam \the_vga_driver|red_reg~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2933w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3696w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2963w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3726w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2943w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2953w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3716w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~87 (
// Equation(s):
// \the_vga_driver|red_reg~87_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a167~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a191~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a175~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a183~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~87 .extended_lut = "off";
defparam \the_vga_driver|red_reg~87 .lut_mask = 64'h550F0033550FFF33;
defparam \the_vga_driver|red_reg~87 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3036w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3800w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3056w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3820w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3046w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3810w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3026w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3790w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~89 (
// Equation(s):
// \the_vga_driver|red_reg~89_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a239~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a255~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a247~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a231~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~89 .extended_lut = "off";
defparam \the_vga_driver|red_reg~89 .lut_mask = 64'h02075257A2A7F2F7;
defparam \the_vga_driver|red_reg~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3006w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3770w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2985w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3749w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2996w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3760w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode3016w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3780w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~88 (
// Equation(s):
// \the_vga_driver|red_reg~88_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a215~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a199~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a207~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a223~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~88 .extended_lut = "off";
defparam \the_vga_driver|red_reg~88 .lut_mask = 64'h0C3F44440C3F7777;
defparam \the_vga_driver|red_reg~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~90 (
// Equation(s):
// \the_vga_driver|red_reg~90_combout  = ( \the_vga_driver|red_reg~89_combout  & ( \the_vga_driver|red_reg~88_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~86_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~87_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\the_vga_driver|red_reg~89_combout  & ( 
// \the_vga_driver|red_reg~88_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~86_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~87_combout ))))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \the_vga_driver|red_reg~89_combout  & ( !\the_vga_driver|red_reg~88_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~86_combout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~87_combout ))))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\the_vga_driver|red_reg~89_combout  & ( !\the_vga_driver|red_reg~88_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~86_combout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~87_combout ))))) ) ) )

	.dataa(!\the_vga_driver|red_reg~86_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\the_vga_driver|red_reg~87_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\the_vga_driver|red_reg~89_combout ),
	.dataf(!\the_vga_driver|red_reg~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~90 .extended_lut = "off";
defparam \the_vga_driver|red_reg~90 .lut_mask = 64'h440C443F770C773F;
defparam \the_vga_driver|red_reg~90 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2870w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3632w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2736w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3497w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2776w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3537w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2830w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3592w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~84 (
// Equation(s):
// \the_vga_driver|red_reg~84_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & 
// ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a127~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~84 .extended_lut = "off";
defparam \the_vga_driver|red_reg~84 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \the_vga_driver|red_reg~84 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2756w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3517w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2810w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3572w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2716w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3477w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2850w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3612w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~82 (
// Equation(s):
// \the_vga_driver|red_reg~82_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a111~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~82 .extended_lut = "off";
defparam \the_vga_driver|red_reg~82 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \the_vga_driver|red_reg~82 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2746w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3507w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2840w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3602w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2799w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3561w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2699w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3460w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~81 (
// Equation(s):
// \the_vga_driver|red_reg~81_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout  & 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a103~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~81 .extended_lut = "off";
defparam \the_vga_driver|red_reg~81 .lut_mask = 64'h00473347CC47FF47;
defparam \the_vga_driver|red_reg~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2726w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3487w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2766w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3527w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2860w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3622w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode2820w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode3582w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\processor|pixel_out_to_ram[7]~9_combout }),
	.portaaddr({\processor|write_ptr [12],\processor|write_ptr [11],\processor|write_ptr [10],\processor|write_ptr [9],\processor|write_ptr [8],\processor|write_ptr [7],\processor|write_ptr [6],\processor|write_ptr [5],\processor|write_ptr [4],\processor|write_ptr [3],\processor|write_ptr [2],\processor|write_ptr [1],
\processor|write_ptr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_g2u1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N57
cyclonev_lcell_comb \the_vga_driver|red_reg~83 (
// Equation(s):
// \the_vga_driver|red_reg~83_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout  
// & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a119~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~83 .extended_lut = "off";
defparam \the_vga_driver|red_reg~83 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \the_vga_driver|red_reg~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~85 (
// Equation(s):
// \the_vga_driver|red_reg~85_combout  = ( \the_vga_driver|red_reg~81_combout  & ( \the_vga_driver|red_reg~83_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\the_vga_driver|red_reg~82_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~84_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~81_combout  & ( \the_vga_driver|red_reg~83_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \the_vga_driver|red_reg~82_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\the_vga_driver|red_reg~84_combout ))) ) ) ) # ( 
// \the_vga_driver|red_reg~81_combout  & ( !\the_vga_driver|red_reg~83_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\the_vga_driver|red_reg~82_combout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~84_combout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// !\the_vga_driver|red_reg~81_combout  & ( !\the_vga_driver|red_reg~83_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\the_vga_driver|red_reg~82_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\the_vga_driver|red_reg~84_combout )))) ) ) )

	.dataa(!\the_vga_driver|red_reg~84_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\the_vga_driver|red_reg~82_combout ),
	.datae(!\the_vga_driver|red_reg~81_combout ),
	.dataf(!\the_vga_driver|red_reg~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~85 .extended_lut = "off";
defparam \the_vga_driver|red_reg~85 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \the_vga_driver|red_reg~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~99 (
// Equation(s):
// \the_vga_driver|red_reg~99_combout  = ( \the_vga_driver|red_reg~90_combout  & ( \the_vga_driver|red_reg~85_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~8_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout )) # (\the_vga_driver|red_reg~7_combout ))) # (\the_vga_driver|red_reg~5_combout  & (((!\the_vga_driver|red_reg~7_combout )))) ) ) ) # ( 
// !\the_vga_driver|red_reg~90_combout  & ( \the_vga_driver|red_reg~85_combout  & ( (!\the_vga_driver|red_reg~7_combout  & (((\the_vga_driver|red_reg~8_combout  & \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout )) # 
// (\the_vga_driver|red_reg~5_combout ))) ) ) ) # ( \the_vga_driver|red_reg~90_combout  & ( !\the_vga_driver|red_reg~85_combout  & ( (!\the_vga_driver|red_reg~5_combout  & (((\the_vga_driver|red_reg~8_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout )) # (\the_vga_driver|red_reg~7_combout ))) ) ) ) # ( !\the_vga_driver|red_reg~90_combout  & ( !\the_vga_driver|red_reg~85_combout  & ( 
// (\the_vga_driver|red_reg~8_combout  & (!\the_vga_driver|red_reg~5_combout  & (\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout  & !\the_vga_driver|red_reg~7_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~8_combout ),
	.datab(!\the_vga_driver|red_reg~5_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|mux3|l3_w7_n4_mux_dataout~1_combout ),
	.datad(!\the_vga_driver|red_reg~7_combout ),
	.datae(!\the_vga_driver|red_reg~90_combout ),
	.dataf(!\the_vga_driver|red_reg~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~99 .extended_lut = "off";
defparam \the_vga_driver|red_reg~99 .lut_mask = 64'h040004CC370037CC;
defparam \the_vga_driver|red_reg~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \the_vga_driver|red_reg~91 (
// Equation(s):
// \the_vga_driver|red_reg~91_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\the_vga_driver|red_reg~6_combout  & (\the_vga_driver|red_reg~99_combout  & 
// \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\the_vga_driver|red_reg~6_combout ),
	.datac(!\the_vga_driver|red_reg~99_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~91 .extended_lut = "off";
defparam \the_vga_driver|red_reg~91 .lut_mask = 64'h0001000000000000;
defparam \the_vga_driver|red_reg~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N46
dffeas \the_vga_driver|red_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N46
dffeas \the_vga_driver|green_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N46
dffeas \the_vga_driver|green_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N41
dffeas \the_vga_driver|green_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N41
dffeas \the_vga_driver|green_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N58
dffeas \the_vga_driver|green_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N44
dffeas \the_vga_driver|green_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N4
dffeas \the_vga_driver|green_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N44
dffeas \the_vga_driver|green_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N37
dffeas \the_vga_driver|blue_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N44
dffeas \the_vga_driver|blue_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N37
dffeas \the_vga_driver|blue_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N38
dffeas \the_vga_driver|blue_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N56
dffeas \the_vga_driver|blue_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \the_vga_driver|blue_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N8
dffeas \the_vga_driver|blue_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N41
dffeas \the_vga_driver|blue_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\hps_reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N53
dffeas \scrolling_display|last_algorithm_select[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_regs|algorithm_select_reg [0]),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_algorithm_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_algorithm_select[0] .is_wysiwyg = "true";
defparam \scrolling_display|last_algorithm_select[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N59
dffeas \scrolling_display|last_algorithm_select[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control_regs|algorithm_select_reg [1]),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_algorithm_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_algorithm_select[1] .is_wysiwyg = "true";
defparam \scrolling_display|last_algorithm_select[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N54
cyclonev_lcell_comb \scrolling_display|text_pointer[4]~0 (
// Equation(s):
// \scrolling_display|text_pointer[4]~0_combout  = ( \scrolling_display|last_algorithm_select [1] & ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|last_algorithm_select [0] $ (\control_regs|algorithm_select_reg [0]) ) ) ) # ( 
// !\scrolling_display|last_algorithm_select [1] & ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|last_algorithm_select [0] $ (\control_regs|algorithm_select_reg [0]) ) ) )

	.dataa(!\scrolling_display|last_algorithm_select [0]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|last_algorithm_select [1]),
	.dataf(!\control_regs|algorithm_select_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer[4]~0 .extended_lut = "off";
defparam \scrolling_display|text_pointer[4]~0 .lut_mask = 64'h9999000000009999;
defparam \scrolling_display|text_pointer[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N15
cyclonev_lcell_comb \scrolling_display|text_pointer[4]~1 (
// Equation(s):
// \scrolling_display|text_pointer[4]~1_combout  = ( \scrolling_display|text_pointer[4]~0_combout  & ( (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [4]) # ((!\scrolling_display|text_pointer [2] & 
// !\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer[4]~1 .extended_lut = "off";
defparam \scrolling_display|text_pointer[4]~1 .lut_mask = 64'h00000000FEFAFEFA;
defparam \scrolling_display|text_pointer[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N30
cyclonev_lcell_comb \scrolling_display|text_pointer~7 (
// Equation(s):
// \scrolling_display|text_pointer~7_combout  = ( \scrolling_display|text_pointer[4]~1_combout  & ( !\scrolling_display|text_pointer [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~7 .extended_lut = "off";
defparam \scrolling_display|text_pointer~7 .lut_mask = 64'h00000000FF00FF00;
defparam \scrolling_display|text_pointer~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N30
cyclonev_lcell_comb \scrolling_display|Add0~77 (
// Equation(s):
// \scrolling_display|Add0~77_sumout  = SUM(( \scrolling_display|scroll_counter [0] ) + ( VCC ) + ( !VCC ))
// \scrolling_display|Add0~78  = CARRY(( \scrolling_display|scroll_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~77_sumout ),
	.cout(\scrolling_display|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~77 .extended_lut = "off";
defparam \scrolling_display|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \scrolling_display|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N54
cyclonev_lcell_comb \scrolling_display|Add0~41 (
// Equation(s):
// \scrolling_display|Add0~41_sumout  = SUM(( \scrolling_display|scroll_counter [8] ) + ( GND ) + ( \scrolling_display|Add0~38  ))
// \scrolling_display|Add0~42  = CARRY(( \scrolling_display|scroll_counter [8] ) + ( GND ) + ( \scrolling_display|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~41_sumout ),
	.cout(\scrolling_display|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~41 .extended_lut = "off";
defparam \scrolling_display|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N57
cyclonev_lcell_comb \scrolling_display|Add0~25 (
// Equation(s):
// \scrolling_display|Add0~25_sumout  = SUM(( \scrolling_display|scroll_counter [9] ) + ( GND ) + ( \scrolling_display|Add0~42  ))
// \scrolling_display|Add0~26  = CARRY(( \scrolling_display|scroll_counter [9] ) + ( GND ) + ( \scrolling_display|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~25_sumout ),
	.cout(\scrolling_display|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~25 .extended_lut = "off";
defparam \scrolling_display|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N59
dffeas \scrolling_display|scroll_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[9] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N0
cyclonev_lcell_comb \scrolling_display|Add0~5 (
// Equation(s):
// \scrolling_display|Add0~5_sumout  = SUM(( \scrolling_display|scroll_counter[10]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~26  ))
// \scrolling_display|Add0~6  = CARRY(( \scrolling_display|scroll_counter[10]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~5_sumout ),
	.cout(\scrolling_display|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~5 .extended_lut = "off";
defparam \scrolling_display|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N2
dffeas \scrolling_display|scroll_counter[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N3
cyclonev_lcell_comb \scrolling_display|Add0~61 (
// Equation(s):
// \scrolling_display|Add0~61_sumout  = SUM(( \scrolling_display|scroll_counter [11] ) + ( GND ) + ( \scrolling_display|Add0~6  ))
// \scrolling_display|Add0~62  = CARRY(( \scrolling_display|scroll_counter [11] ) + ( GND ) + ( \scrolling_display|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~61_sumout ),
	.cout(\scrolling_display|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~61 .extended_lut = "off";
defparam \scrolling_display|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N5
dffeas \scrolling_display|scroll_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[11] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N6
cyclonev_lcell_comb \scrolling_display|Add0~65 (
// Equation(s):
// \scrolling_display|Add0~65_sumout  = SUM(( \scrolling_display|scroll_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~62  ))
// \scrolling_display|Add0~66  = CARRY(( \scrolling_display|scroll_counter[12]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~65_sumout ),
	.cout(\scrolling_display|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~65 .extended_lut = "off";
defparam \scrolling_display|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N7
dffeas \scrolling_display|scroll_counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N9
cyclonev_lcell_comb \scrolling_display|Add0~13 (
// Equation(s):
// \scrolling_display|Add0~13_sumout  = SUM(( \scrolling_display|scroll_counter [13] ) + ( GND ) + ( \scrolling_display|Add0~66  ))
// \scrolling_display|Add0~14  = CARRY(( \scrolling_display|scroll_counter [13] ) + ( GND ) + ( \scrolling_display|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~13_sumout ),
	.cout(\scrolling_display|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~13 .extended_lut = "off";
defparam \scrolling_display|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N11
dffeas \scrolling_display|scroll_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[13] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N12
cyclonev_lcell_comb \scrolling_display|Add0~17 (
// Equation(s):
// \scrolling_display|Add0~17_sumout  = SUM(( \scrolling_display|scroll_counter [14] ) + ( GND ) + ( \scrolling_display|Add0~14  ))
// \scrolling_display|Add0~18  = CARRY(( \scrolling_display|scroll_counter [14] ) + ( GND ) + ( \scrolling_display|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~17_sumout ),
	.cout(\scrolling_display|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~17 .extended_lut = "off";
defparam \scrolling_display|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N14
dffeas \scrolling_display|scroll_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\scrolling_display|Add0~17_sumout ),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[14] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N15
cyclonev_lcell_comb \scrolling_display|Add0~45 (
// Equation(s):
// \scrolling_display|Add0~45_sumout  = SUM(( \scrolling_display|scroll_counter [15] ) + ( GND ) + ( \scrolling_display|Add0~18  ))
// \scrolling_display|Add0~46  = CARRY(( \scrolling_display|scroll_counter [15] ) + ( GND ) + ( \scrolling_display|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~45_sumout ),
	.cout(\scrolling_display|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~45 .extended_lut = "off";
defparam \scrolling_display|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N16
dffeas \scrolling_display|scroll_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[15] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N18
cyclonev_lcell_comb \scrolling_display|Add0~21 (
// Equation(s):
// \scrolling_display|Add0~21_sumout  = SUM(( \scrolling_display|scroll_counter [16] ) + ( GND ) + ( \scrolling_display|Add0~46  ))
// \scrolling_display|Add0~22  = CARRY(( \scrolling_display|scroll_counter [16] ) + ( GND ) + ( \scrolling_display|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~21_sumout ),
	.cout(\scrolling_display|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~21 .extended_lut = "off";
defparam \scrolling_display|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N20
dffeas \scrolling_display|scroll_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[16] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N21
cyclonev_lcell_comb \scrolling_display|Add0~73 (
// Equation(s):
// \scrolling_display|Add0~73_sumout  = SUM(( \scrolling_display|scroll_counter [17] ) + ( GND ) + ( \scrolling_display|Add0~22  ))
// \scrolling_display|Add0~74  = CARRY(( \scrolling_display|scroll_counter [17] ) + ( GND ) + ( \scrolling_display|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~73_sumout ),
	.cout(\scrolling_display|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~73 .extended_lut = "off";
defparam \scrolling_display|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N23
dffeas \scrolling_display|scroll_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[17] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N24
cyclonev_lcell_comb \scrolling_display|Add0~53 (
// Equation(s):
// \scrolling_display|Add0~53_sumout  = SUM(( \scrolling_display|scroll_counter [18] ) + ( GND ) + ( \scrolling_display|Add0~74  ))
// \scrolling_display|Add0~54  = CARRY(( \scrolling_display|scroll_counter [18] ) + ( GND ) + ( \scrolling_display|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~53_sumout ),
	.cout(\scrolling_display|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~53 .extended_lut = "off";
defparam \scrolling_display|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N26
dffeas \scrolling_display|scroll_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[18] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N27
cyclonev_lcell_comb \scrolling_display|Add0~57 (
// Equation(s):
// \scrolling_display|Add0~57_sumout  = SUM(( \scrolling_display|scroll_counter[19]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~54  ))
// \scrolling_display|Add0~58  = CARRY(( \scrolling_display|scroll_counter[19]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~57_sumout ),
	.cout(\scrolling_display|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~57 .extended_lut = "off";
defparam \scrolling_display|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N29
dffeas \scrolling_display|scroll_counter[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[19]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N30
cyclonev_lcell_comb \scrolling_display|Add0~33 (
// Equation(s):
// \scrolling_display|Add0~33_sumout  = SUM(( \scrolling_display|scroll_counter [20] ) + ( GND ) + ( \scrolling_display|Add0~58  ))
// \scrolling_display|Add0~34  = CARRY(( \scrolling_display|scroll_counter [20] ) + ( GND ) + ( \scrolling_display|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~33_sumout ),
	.cout(\scrolling_display|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~33 .extended_lut = "off";
defparam \scrolling_display|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N31
dffeas \scrolling_display|scroll_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[20] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N33
cyclonev_lcell_comb \scrolling_display|Add0~49 (
// Equation(s):
// \scrolling_display|Add0~49_sumout  = SUM(( \scrolling_display|scroll_counter [21] ) + ( GND ) + ( \scrolling_display|Add0~34  ))
// \scrolling_display|Add0~50  = CARRY(( \scrolling_display|scroll_counter [21] ) + ( GND ) + ( \scrolling_display|Add0~34  ))

	.dataa(!\scrolling_display|scroll_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~49_sumout ),
	.cout(\scrolling_display|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~49 .extended_lut = "off";
defparam \scrolling_display|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N35
dffeas \scrolling_display|scroll_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[21] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N36
cyclonev_lcell_comb \scrolling_display|Add0~69 (
// Equation(s):
// \scrolling_display|Add0~69_sumout  = SUM(( \scrolling_display|scroll_counter [22] ) + ( GND ) + ( \scrolling_display|Add0~50  ))
// \scrolling_display|Add0~70  = CARRY(( \scrolling_display|scroll_counter [22] ) + ( GND ) + ( \scrolling_display|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~69_sumout ),
	.cout(\scrolling_display|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~69 .extended_lut = "off";
defparam \scrolling_display|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N38
dffeas \scrolling_display|scroll_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[22] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N8
dffeas \scrolling_display|scroll_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[12] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N28
dffeas \scrolling_display|scroll_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[19] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N48
cyclonev_lcell_comb \scrolling_display|Equal0~2 (
// Equation(s):
// \scrolling_display|Equal0~2_combout  = ( \scrolling_display|scroll_counter [11] & ( \scrolling_display|scroll_counter [18] & ( (!\scrolling_display|scroll_counter [22] & (\scrolling_display|scroll_counter [12] & (\scrolling_display|scroll_counter [17] & 
// !\scrolling_display|scroll_counter [19]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [22]),
	.datab(!\scrolling_display|scroll_counter [12]),
	.datac(!\scrolling_display|scroll_counter [17]),
	.datad(!\scrolling_display|scroll_counter [19]),
	.datae(!\scrolling_display|scroll_counter [11]),
	.dataf(!\scrolling_display|scroll_counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~2 .extended_lut = "off";
defparam \scrolling_display|Equal0~2 .lut_mask = 64'h0000000000000200;
defparam \scrolling_display|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N37
dffeas \scrolling_display|scroll_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[2] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N32
dffeas \scrolling_display|scroll_counter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N39
cyclonev_lcell_comb \scrolling_display|Add0~93 (
// Equation(s):
// \scrolling_display|Add0~93_sumout  = SUM(( \scrolling_display|scroll_counter [23] ) + ( GND ) + ( \scrolling_display|Add0~70  ))
// \scrolling_display|Add0~94  = CARRY(( \scrolling_display|scroll_counter [23] ) + ( GND ) + ( \scrolling_display|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~93_sumout ),
	.cout(\scrolling_display|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~93 .extended_lut = "off";
defparam \scrolling_display|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N40
dffeas \scrolling_display|scroll_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[23] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N6
cyclonev_lcell_comb \scrolling_display|Equal0~3 (
// Equation(s):
// \scrolling_display|Equal0~3_combout  = ( !\scrolling_display|scroll_counter [5] & ( !\scrolling_display|scroll_counter [3] & ( (!\scrolling_display|scroll_counter [2] & (!\scrolling_display|scroll_counter[0]~DUPLICATE_q  & 
// (!\scrolling_display|scroll_counter [1] & \scrolling_display|scroll_counter [23]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [2]),
	.datab(!\scrolling_display|scroll_counter[0]~DUPLICATE_q ),
	.datac(!\scrolling_display|scroll_counter [1]),
	.datad(!\scrolling_display|scroll_counter [23]),
	.datae(!\scrolling_display|scroll_counter [5]),
	.dataf(!\scrolling_display|scroll_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~3 .extended_lut = "off";
defparam \scrolling_display|Equal0~3 .lut_mask = 64'h0080000000000000;
defparam \scrolling_display|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N19
dffeas \scrolling_display|scroll_counter[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y13_N42
cyclonev_lcell_comb \scrolling_display|Add0~9 (
// Equation(s):
// \scrolling_display|Add0~9_sumout  = SUM(( \scrolling_display|scroll_counter [24] ) + ( GND ) + ( \scrolling_display|Add0~94  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~9 .extended_lut = "off";
defparam \scrolling_display|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y13_N44
dffeas \scrolling_display|scroll_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[24] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N1
dffeas \scrolling_display|scroll_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[10] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N15
cyclonev_lcell_comb \scrolling_display|Equal0~0 (
// Equation(s):
// \scrolling_display|Equal0~0_combout  = ( \scrolling_display|scroll_counter [9] & ( !\scrolling_display|scroll_counter [10] & ( (!\scrolling_display|scroll_counter [13] & (!\scrolling_display|scroll_counter [14] & 
// (\scrolling_display|scroll_counter[16]~DUPLICATE_q  & !\scrolling_display|scroll_counter [24]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [13]),
	.datab(!\scrolling_display|scroll_counter [14]),
	.datac(!\scrolling_display|scroll_counter[16]~DUPLICATE_q ),
	.datad(!\scrolling_display|scroll_counter [24]),
	.datae(!\scrolling_display|scroll_counter [9]),
	.dataf(!\scrolling_display|scroll_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~0 .extended_lut = "off";
defparam \scrolling_display|Equal0~0 .lut_mask = 64'h0000080000000000;
defparam \scrolling_display|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N18
cyclonev_lcell_comb \scrolling_display|Equal0~4 (
// Equation(s):
// \scrolling_display|Equal0~4_combout  = ( \scrolling_display|Equal0~0_combout  & ( (\scrolling_display|Equal0~2_combout  & (\scrolling_display|Equal0~3_combout  & (\scrolling_display|Equal0~1_combout  & !\scrolling_display|scroll_counter[4]~DUPLICATE_q ))) 
// ) )

	.dataa(!\scrolling_display|Equal0~2_combout ),
	.datab(!\scrolling_display|Equal0~3_combout ),
	.datac(!\scrolling_display|Equal0~1_combout ),
	.datad(!\scrolling_display|scroll_counter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\scrolling_display|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~4 .extended_lut = "off";
defparam \scrolling_display|Equal0~4 .lut_mask = 64'h0000000001000100;
defparam \scrolling_display|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N31
dffeas \scrolling_display|scroll_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[0] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N33
cyclonev_lcell_comb \scrolling_display|Add0~81 (
// Equation(s):
// \scrolling_display|Add0~81_sumout  = SUM(( \scrolling_display|scroll_counter [1] ) + ( GND ) + ( \scrolling_display|Add0~78  ))
// \scrolling_display|Add0~82  = CARRY(( \scrolling_display|scroll_counter [1] ) + ( GND ) + ( \scrolling_display|Add0~78  ))

	.dataa(!\scrolling_display|scroll_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~81_sumout ),
	.cout(\scrolling_display|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~81 .extended_lut = "off";
defparam \scrolling_display|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N35
dffeas \scrolling_display|scroll_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[1] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N36
cyclonev_lcell_comb \scrolling_display|Add0~85 (
// Equation(s):
// \scrolling_display|Add0~85_sumout  = SUM(( \scrolling_display|scroll_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~82  ))
// \scrolling_display|Add0~86  = CARRY(( \scrolling_display|scroll_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~85_sumout ),
	.cout(\scrolling_display|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~85 .extended_lut = "off";
defparam \scrolling_display|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N38
dffeas \scrolling_display|scroll_counter[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N39
cyclonev_lcell_comb \scrolling_display|Add0~89 (
// Equation(s):
// \scrolling_display|Add0~89_sumout  = SUM(( \scrolling_display|scroll_counter [3] ) + ( GND ) + ( \scrolling_display|Add0~86  ))
// \scrolling_display|Add0~90  = CARRY(( \scrolling_display|scroll_counter [3] ) + ( GND ) + ( \scrolling_display|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~89_sumout ),
	.cout(\scrolling_display|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~89 .extended_lut = "off";
defparam \scrolling_display|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N41
dffeas \scrolling_display|scroll_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[3] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N42
cyclonev_lcell_comb \scrolling_display|Add0~1 (
// Equation(s):
// \scrolling_display|Add0~1_sumout  = SUM(( \scrolling_display|scroll_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~90  ))
// \scrolling_display|Add0~2  = CARRY(( \scrolling_display|scroll_counter[4]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~1_sumout ),
	.cout(\scrolling_display|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~1 .extended_lut = "off";
defparam \scrolling_display|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N43
dffeas \scrolling_display|scroll_counter[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N45
cyclonev_lcell_comb \scrolling_display|Add0~97 (
// Equation(s):
// \scrolling_display|Add0~97_sumout  = SUM(( \scrolling_display|scroll_counter [5] ) + ( GND ) + ( \scrolling_display|Add0~2  ))
// \scrolling_display|Add0~98  = CARRY(( \scrolling_display|scroll_counter [5] ) + ( GND ) + ( \scrolling_display|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~97_sumout ),
	.cout(\scrolling_display|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~97 .extended_lut = "off";
defparam \scrolling_display|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N47
dffeas \scrolling_display|scroll_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[5] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N48
cyclonev_lcell_comb \scrolling_display|Add0~29 (
// Equation(s):
// \scrolling_display|Add0~29_sumout  = SUM(( \scrolling_display|scroll_counter [6] ) + ( GND ) + ( \scrolling_display|Add0~98  ))
// \scrolling_display|Add0~30  = CARRY(( \scrolling_display|scroll_counter [6] ) + ( GND ) + ( \scrolling_display|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~29_sumout ),
	.cout(\scrolling_display|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~29 .extended_lut = "off";
defparam \scrolling_display|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N50
dffeas \scrolling_display|scroll_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[6] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N51
cyclonev_lcell_comb \scrolling_display|Add0~37 (
// Equation(s):
// \scrolling_display|Add0~37_sumout  = SUM(( \scrolling_display|scroll_counter [7] ) + ( GND ) + ( \scrolling_display|Add0~30  ))
// \scrolling_display|Add0~38  = CARRY(( \scrolling_display|scroll_counter [7] ) + ( GND ) + ( \scrolling_display|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|scroll_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~37_sumout ),
	.cout(\scrolling_display|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~37 .extended_lut = "off";
defparam \scrolling_display|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \scrolling_display|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N52
dffeas \scrolling_display|scroll_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[7] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y14_N56
dffeas \scrolling_display|scroll_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[8] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y13_N34
dffeas \scrolling_display|scroll_counter[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N24
cyclonev_lcell_comb \scrolling_display|Equal0~1 (
// Equation(s):
// \scrolling_display|Equal0~1_combout  = ( \scrolling_display|scroll_counter[21]~DUPLICATE_q  & ( \scrolling_display|scroll_counter [20] & ( (\scrolling_display|scroll_counter [8] & (!\scrolling_display|scroll_counter [7] & 
// (!\scrolling_display|scroll_counter [6] & !\scrolling_display|scroll_counter [15]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [8]),
	.datab(!\scrolling_display|scroll_counter [7]),
	.datac(!\scrolling_display|scroll_counter [6]),
	.datad(!\scrolling_display|scroll_counter [15]),
	.datae(!\scrolling_display|scroll_counter[21]~DUPLICATE_q ),
	.dataf(!\scrolling_display|scroll_counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~1 .extended_lut = "off";
defparam \scrolling_display|Equal0~1 .lut_mask = 64'h0000000000004000;
defparam \scrolling_display|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N44
dffeas \scrolling_display|scroll_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[4] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N0
cyclonev_lcell_comb \scrolling_display|text_pointer[4]~3 (
// Equation(s):
// \scrolling_display|text_pointer[4]~3_combout  = ( \scrolling_display|text_pointer[4]~0_combout  & ( \scrolling_display|Equal0~0_combout  & ( (\scrolling_display|Equal0~1_combout  & (!\scrolling_display|scroll_counter [4] & 
// (\scrolling_display|Equal0~2_combout  & \scrolling_display|Equal0~3_combout ))) ) ) ) # ( !\scrolling_display|text_pointer[4]~0_combout  & ( \scrolling_display|Equal0~0_combout  ) ) # ( !\scrolling_display|text_pointer[4]~0_combout  & ( 
// !\scrolling_display|Equal0~0_combout  ) )

	.dataa(!\scrolling_display|Equal0~1_combout ),
	.datab(!\scrolling_display|scroll_counter [4]),
	.datac(!\scrolling_display|Equal0~2_combout ),
	.datad(!\scrolling_display|Equal0~3_combout ),
	.datae(!\scrolling_display|text_pointer[4]~0_combout ),
	.dataf(!\scrolling_display|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer[4]~3 .extended_lut = "off";
defparam \scrolling_display|text_pointer[4]~3 .lut_mask = 64'hFFFF0000FFFF0004;
defparam \scrolling_display|text_pointer[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N32
dffeas \scrolling_display|text_pointer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~7_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[0] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N21
cyclonev_lcell_comb \scrolling_display|text_pointer~5 (
// Equation(s):
// \scrolling_display|text_pointer~5_combout  = ( \scrolling_display|text_pointer[4]~1_combout  & ( !\scrolling_display|text_pointer [0] $ (!\scrolling_display|text_pointer [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~5 .extended_lut = "off";
defparam \scrolling_display|text_pointer~5 .lut_mask = 64'h000000000FF00FF0;
defparam \scrolling_display|text_pointer~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y14_N23
dffeas \scrolling_display|text_pointer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~5_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[1] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N21
cyclonev_lcell_comb \scrolling_display|Mux8~0 (
// Equation(s):
// \scrolling_display|Mux8~0_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux8~0 .extended_lut = "off";
defparam \scrolling_display|Mux8~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \scrolling_display|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N18
cyclonev_lcell_comb \scrolling_display|text_pointer~4 (
// Equation(s):
// \scrolling_display|text_pointer~4_combout  = ( \scrolling_display|text_pointer[4]~1_combout  & ( !\scrolling_display|Mux8~0_combout  $ (!\scrolling_display|text_pointer [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux8~0_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~4 .extended_lut = "off";
defparam \scrolling_display|text_pointer~4 .lut_mask = 64'h000000000FF00FF0;
defparam \scrolling_display|text_pointer~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N20
dffeas \scrolling_display|text_pointer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~4_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[2] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N36
cyclonev_lcell_comb \scrolling_display|text_pointer~6 (
// Equation(s):
// \scrolling_display|text_pointer~6_combout  = ( \scrolling_display|text_pointer[4]~1_combout  & ( !\scrolling_display|text_pointer [3] $ (((!\scrolling_display|text_pointer [2]) # (!\scrolling_display|Mux8~0_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux8~0_combout ),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~6 .extended_lut = "off";
defparam \scrolling_display|text_pointer~6 .lut_mask = 64'h0000000005FA05FA;
defparam \scrolling_display|text_pointer~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N38
dffeas \scrolling_display|text_pointer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~6_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[3] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N12
cyclonev_lcell_comb \scrolling_display|text_pointer~2 (
// Equation(s):
// \scrolling_display|text_pointer~2_combout  = ( \scrolling_display|Mux8~0_combout  & ( (\scrolling_display|text_pointer[4]~1_combout  & (!\scrolling_display|text_pointer [4] $ (((!\scrolling_display|text_pointer [3]) # (!\scrolling_display|text_pointer 
// [2]))))) ) ) # ( !\scrolling_display|Mux8~0_combout  & ( (\scrolling_display|text_pointer[4]~1_combout  & \scrolling_display|text_pointer [4]) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer[4]~1_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~2 .extended_lut = "off";
defparam \scrolling_display|text_pointer~2 .lut_mask = 64'h000F000F010E010E;
defparam \scrolling_display|text_pointer~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y14_N14
dffeas \scrolling_display|text_pointer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~2_combout ),
	.asdata(vcc),
	.clrn(!\hps_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[4] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N30
cyclonev_lcell_comb \scrolling_display|Mux36~1 (
// Equation(s):
// \scrolling_display|Mux36~1_combout  = ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0]) # 
// (\control_regs|algorithm_select_reg [0])))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [0]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~1 .extended_lut = "off";
defparam \scrolling_display|Mux36~1 .lut_mask = 64'hD000000000000000;
defparam \scrolling_display|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N30
cyclonev_lcell_comb \scrolling_display|Mux36~0 (
// Equation(s):
// \scrolling_display|Mux36~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [0] & \control_regs|algorithm_select_reg [1])) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] & \control_regs|algorithm_select_reg [1]))) ) ) ) # ( 
// \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (\control_regs|algorithm_select_reg [0])) # (\scrolling_display|text_pointer [3] & 
// (!\control_regs|algorithm_select_reg [0] & \control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer 
// [2])) # (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [2] $ (\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~0 .extended_lut = "off";
defparam \scrolling_display|Mux36~0 .lut_mask = 64'hC898021200100050;
defparam \scrolling_display|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \scrolling_display|Mux36~2 (
// Equation(s):
// \scrolling_display|Mux36~2_combout  = ( \scrolling_display|Mux36~0_combout  & ( (!\scrolling_display|text_pointer [4]) # (!\scrolling_display|Mux36~1_combout ) ) ) # ( !\scrolling_display|Mux36~0_combout  & ( (\scrolling_display|text_pointer [4] & 
// !\scrolling_display|Mux36~1_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux36~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~2 .extended_lut = "off";
defparam \scrolling_display|Mux36~2 .lut_mask = 64'h30303030FCFCFCFC;
defparam \scrolling_display|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux37~1 (
// Equation(s):
// \scrolling_display|Mux37~1_combout  = ( \scrolling_display|text_pointer [2] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [0]) # 
// (!\control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|text_pointer [0] & ( (\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer 
// [3]) # (!\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [3] & 
// ((!\control_regs|algorithm_select_reg [0]))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [1] & \control_regs|algorithm_select_reg [0])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\scrolling_display|text_pointer [0] 
// & ( (\scrolling_display|text_pointer [3] & (\control_regs|algorithm_select_reg [0] & \control_regs|algorithm_select_reg [1])) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~1 .extended_lut = "off";
defparam \scrolling_display|Mux37~1 .lut_mask = 64'h0005A1000E002220;
defparam \scrolling_display|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N48
cyclonev_lcell_comb \scrolling_display|Mux37~0 (
// Equation(s):
// \scrolling_display|Mux37~0_combout  = ( !\control_regs|algorithm_select_reg [0] & ( (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1])) ) )

	.dataa(gnd),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~0 .extended_lut = "off";
defparam \scrolling_display|Mux37~0 .lut_mask = 64'hC000C00000000000;
defparam \scrolling_display|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux37~2 (
// Equation(s):
// \scrolling_display|Mux37~2_combout  = ( \scrolling_display|Mux37~0_combout  & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux37~1_combout )))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [2] & 
// (!\scrolling_display|text_pointer [3]))) ) ) # ( !\scrolling_display|Mux37~0_combout  & ( (!\scrolling_display|text_pointer [4] & \scrolling_display|Mux37~1_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|Mux37~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~2 .extended_lut = "off";
defparam \scrolling_display|Mux37~2 .lut_mask = 64'h00AA00AA40EA40EA;
defparam \scrolling_display|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N3
cyclonev_lcell_comb \scrolling_display|Mux41~2 (
// Equation(s):
// \scrolling_display|Mux41~2_combout  = (!\scrolling_display|text_pointer [0] & ((!\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg [1] & !\scrolling_display|text_pointer [1])) # (\control_regs|algorithm_select_reg [0] & 
// ((\scrolling_display|text_pointer [1]))))) # (\scrolling_display|text_pointer [0] & ((!\control_regs|algorithm_select_reg [0] & ((\scrolling_display|text_pointer [1]))) # (\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg 
// [1]))))

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~2 .extended_lut = "off";
defparam \scrolling_display|Mux41~2 .lut_mask = 64'h823E823E823E823E;
defparam \scrolling_display|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N42
cyclonev_lcell_comb \scrolling_display|Mux41~8 (
// Equation(s):
// \scrolling_display|Mux41~8_combout  = ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [0] & 
// !\control_regs|algorithm_select_reg [1]))) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [4] & ( (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] $ (((!\control_regs|algorithm_select_reg 
// [1]))))) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [0] $ (((\control_regs|algorithm_select_reg [1]) # (\scrolling_display|text_pointer [1]))))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [0]) # (!\scrolling_display|text_pointer [0] $ (\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~8 .extended_lut = "off";
defparam \scrolling_display|Mux41~8 .lut_mask = 64'h5445658B20000000;
defparam \scrolling_display|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux41~1 (
// Equation(s):
// \scrolling_display|Mux41~1_combout  = (!\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [0] $ (\scrolling_display|text_pointer [1])))) # (\control_regs|algorithm_select_reg [0] & 
// (((!\scrolling_display|text_pointer [1]) # (\scrolling_display|text_pointer [0]))))

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~1 .extended_lut = "off";
defparam \scrolling_display|Mux41~1 .lut_mask = 64'h8F238F238F238F23;
defparam \scrolling_display|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N6
cyclonev_lcell_comb \scrolling_display|Mux41~3 (
// Equation(s):
// \scrolling_display|Mux41~3_combout  = ( \scrolling_display|Mux41~1_combout  & ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|Mux41~8_combout  & !\scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|Mux41~1_combout  & ( 
// \scrolling_display|text_pointer [4] & ( (\scrolling_display|Mux41~8_combout  & !\scrolling_display|text_pointer [2]) ) ) ) # ( \scrolling_display|Mux41~1_combout  & ( !\scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & 
// (((\scrolling_display|Mux41~8_combout )))) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|Mux41~2_combout ) # ((\scrolling_display|text_pointer [3])))) ) ) ) # ( !\scrolling_display|Mux41~1_combout  & ( !\scrolling_display|text_pointer [4] 
// & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~8_combout )))) # (\scrolling_display|text_pointer [2] & (!\scrolling_display|Mux41~2_combout  & ((!\scrolling_display|text_pointer [3])))) ) ) )

	.dataa(!\scrolling_display|Mux41~2_combout ),
	.datab(!\scrolling_display|Mux41~8_combout ),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|Mux41~1_combout ),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~3 .extended_lut = "off";
defparam \scrolling_display|Mux41~3 .lut_mask = 64'h33A033AF33003300;
defparam \scrolling_display|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux39~1 (
// Equation(s):
// \scrolling_display|Mux39~1_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [3] & ((!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [0] & \scrolling_display|text_pointer [1])) # (\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [0]) # 
// (\scrolling_display|text_pointer [1]))))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\control_regs|algorithm_select_reg [1] & (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer 
// [0]))) # (\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [3] $ (((!\scrolling_display|text_pointer [1]))))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( 
// (!\scrolling_display|text_pointer [3] & (((\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [0] $ (\scrolling_display|text_pointer [1])))) ) ) ) # 
// ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [0] $ (!\scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~1 .extended_lut = "off";
defparam \scrolling_display|Mux39~1 .lut_mask = 64'h0FF04A0E51629851;
defparam \scrolling_display|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux39~2 (
// Equation(s):
// \scrolling_display|Mux39~2_combout  = ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [1] & (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~2 .extended_lut = "off";
defparam \scrolling_display|Mux39~2 .lut_mask = 64'h0800080000000000;
defparam \scrolling_display|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N39
cyclonev_lcell_comb \scrolling_display|Mux39~3 (
// Equation(s):
// \scrolling_display|Mux39~3_combout  = ( \scrolling_display|Mux39~2_combout  & ( (\scrolling_display|Mux39~1_combout ) # (\scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|Mux39~2_combout  & ( (!\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux39~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|Mux39~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux39~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~3 .extended_lut = "off";
defparam \scrolling_display|Mux39~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \scrolling_display|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \scrolling_display|Mux39~0 (
// Equation(s):
// \scrolling_display|Mux39~0_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [1] & (!\control_regs|algorithm_select_reg [0] $ (\scrolling_display|text_pointer [4])))) # 
// (\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [0] & ((!\scrolling_display|text_pointer [4])))) ) ) # ( !\scrolling_display|text_pointer [0] & ( (\control_regs|algorithm_select_reg [0] & ((!\scrolling_display|text_pointer [1] & 
// (!\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [4])) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [4]))))) ) )

	.dataa(!\control_regs|algorithm_select_reg [0]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~0 .extended_lut = "off";
defparam \scrolling_display|Mux39~0 .lut_mask = 64'h0540054085408540;
defparam \scrolling_display|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N36
cyclonev_lcell_comb \scrolling_display|Mux38~0 (
// Equation(s):
// \scrolling_display|Mux38~0_combout  = ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (\control_regs|algorithm_select_reg [1] & (\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [1]))) # 
// (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] $ (((!\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [3]))))) ) ) # ( !\control_regs|algorithm_select_reg [0] & ( (!\control_regs|algorithm_select_reg 
// [1] & (\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [3]))) # (\control_regs|algorithm_select_reg [1] & (((!\scrolling_display|text_pointer [3] & !\scrolling_display|text_pointer [1])))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~0 .extended_lut = "off";
defparam \scrolling_display|Mux38~0 .lut_mask = 64'h3404340451065106;
defparam \scrolling_display|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N51
cyclonev_lcell_comb \scrolling_display|Mux41~0 (
// Equation(s):
// \scrolling_display|Mux41~0_combout  = ( \control_regs|algorithm_select_reg [0] & ( (!\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [1]) ) ) # ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & 
// (\control_regs|algorithm_select_reg [1])) # (\scrolling_display|text_pointer [0] & ((!\control_regs|algorithm_select_reg [1]) # (!\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~0 .extended_lut = "off";
defparam \scrolling_display|Mux41~0 .lut_mask = 64'h7766776600CC00CC;
defparam \scrolling_display|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N6
cyclonev_lcell_comb \scrolling_display|Mux38~1 (
// Equation(s):
// \scrolling_display|Mux38~1_combout  = ( \scrolling_display|Mux38~0_combout  & ( \scrolling_display|Mux41~0_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux39~0_combout )) # 
// (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [4]))))) # (\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer [4])))) ) ) ) # ( !\scrolling_display|Mux38~0_combout  & ( \scrolling_display|Mux41~0_combout  
// & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux39~0_combout )) # (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [4]))))) ) ) ) # ( \scrolling_display|Mux38~0_combout  
// & ( !\scrolling_display|Mux41~0_combout  & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux39~0_combout ))) # (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [4])))) ) ) ) 
// # ( !\scrolling_display|Mux38~0_combout  & ( !\scrolling_display|Mux41~0_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux39~0_combout  & !\scrolling_display|text_pointer [2])) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux39~0_combout ),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|Mux38~0_combout ),
	.dataf(!\scrolling_display|Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~1 .extended_lut = "off";
defparam \scrolling_display|Mux38~1 .lut_mask = 64'h220022F0720072F0;
defparam \scrolling_display|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux41~5 (
// Equation(s):
// \scrolling_display|Mux41~5_combout  = ( \control_regs|algorithm_select_reg [1] & ( (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [1]) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( (!\scrolling_display|text_pointer [0] & 
// (!\control_regs|algorithm_select_reg [0])) # (\scrolling_display|text_pointer [0] & (\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [1])) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_regs|algorithm_select_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~5 .extended_lut = "off";
defparam \scrolling_display|Mux41~5 .lut_mask = 64'h8989898930303030;
defparam \scrolling_display|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N12
cyclonev_lcell_comb \scrolling_display|Mux40~0 (
// Equation(s):
// \scrolling_display|Mux40~0_combout  = ( \scrolling_display|text_pointer [3] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [0] & \control_regs|algorithm_select_reg [1])) ) ) ) # ( 
// !\scrolling_display|text_pointer [3] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|text_pointer [0] & \control_regs|algorithm_select_reg [1])))) # (\scrolling_display|text_pointer [4] & 
// (!\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [1])))) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer 
// [1] & (\scrolling_display|text_pointer [0])) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0] & \control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\control_regs|algorithm_select_reg 
// [0] & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] $ (\control_regs|algorithm_select_reg [1])))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|text_pointer [0] & !\control_regs|algorithm_select_reg [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~0 .extended_lut = "off";
defparam \scrolling_display|Mux40~0 .lut_mask = 64'h48020828440A00A0;
defparam \scrolling_display|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N39
cyclonev_lcell_comb \scrolling_display|Mux41~4 (
// Equation(s):
// \scrolling_display|Mux41~4_combout  = ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0])) # (\scrolling_display|text_pointer [1] & ((\control_regs|algorithm_select_reg [1]))) ) ) # ( 
// !\control_regs|algorithm_select_reg [0] & ( (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~4 .extended_lut = "off";
defparam \scrolling_display|Mux41~4 .lut_mask = 64'h88CC88CCAA33AA33;
defparam \scrolling_display|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N30
cyclonev_lcell_comb \scrolling_display|Mux40~1 (
// Equation(s):
// \scrolling_display|Mux40~1_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & \scrolling_display|Mux41~4_combout ) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|text_pointer [2] & ( (\scrolling_display|Mux41~5_combout  & !\scrolling_display|text_pointer [4]) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|Mux40~0_combout  ) ) ) # ( 
// !\scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|Mux40~0_combout  ) ) )

	.dataa(!\scrolling_display|Mux41~5_combout ),
	.datab(!\scrolling_display|Mux40~0_combout ),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|Mux41~4_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~1 .extended_lut = "off";
defparam \scrolling_display|Mux40~1 .lut_mask = 64'h33333333505000F0;
defparam \scrolling_display|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N24
cyclonev_lcell_comb \scrolling_display|WideOr41~0 (
// Equation(s):
// \scrolling_display|WideOr41~0_combout  = ( \scrolling_display|Mux38~1_combout  & ( \scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & (!\scrolling_display|Mux37~2_combout  & ((\scrolling_display|Mux39~3_combout ) # 
// (\scrolling_display|Mux41~3_combout )))) ) ) ) # ( !\scrolling_display|Mux38~1_combout  & ( \scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux37~2_combout  & ((\scrolling_display|Mux39~3_combout ) # 
// (\scrolling_display|Mux41~3_combout ))) # (\scrolling_display|Mux37~2_combout  & ((!\scrolling_display|Mux39~3_combout ))))) ) ) ) # ( \scrolling_display|Mux38~1_combout  & ( !\scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & 
// (!\scrolling_display|Mux37~2_combout  & (\scrolling_display|Mux41~3_combout  & \scrolling_display|Mux39~3_combout ))) ) ) ) # ( !\scrolling_display|Mux38~1_combout  & ( !\scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & 
// ((!\scrolling_display|Mux37~2_combout  & ((\scrolling_display|Mux39~3_combout ) # (\scrolling_display|Mux41~3_combout ))) # (\scrolling_display|Mux37~2_combout  & ((!\scrolling_display|Mux39~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux36~2_combout ),
	.datab(!\scrolling_display|Mux37~2_combout ),
	.datac(!\scrolling_display|Mux41~3_combout ),
	.datad(!\scrolling_display|Mux39~3_combout ),
	.datae(!\scrolling_display|Mux38~1_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr41~0 .extended_lut = "off";
defparam \scrolling_display|WideOr41~0 .lut_mask = 64'h2A8800082A880888;
defparam \scrolling_display|WideOr41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N36
cyclonev_lcell_comb \scrolling_display|WideOr40~0 (
// Equation(s):
// \scrolling_display|WideOr40~0_combout  = ( \scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux39~3_combout  & (!\scrolling_display|Mux40~1_combout  & 
// \scrolling_display|Mux37~2_combout )) # (\scrolling_display|Mux39~3_combout  & (\scrolling_display|Mux40~1_combout  & !\scrolling_display|Mux37~2_combout )))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( 
// (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux40~1_combout  & (!\scrolling_display|Mux39~3_combout  & \scrolling_display|Mux37~2_combout )) # (\scrolling_display|Mux40~1_combout  & ((!\scrolling_display|Mux37~2_combout ))))) ) ) ) # ( 
// \scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux40~1_combout  & (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux39~3_combout ) # (\scrolling_display|Mux37~2_combout )))) ) ) ) # ( 
// !\scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux39~3_combout  & ((\scrolling_display|Mux37~2_combout ))) # (\scrolling_display|Mux39~3_combout  & 
// (!\scrolling_display|Mux40~1_combout  & !\scrolling_display|Mux37~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux39~3_combout ),
	.datab(!\scrolling_display|Mux40~1_combout ),
	.datac(!\scrolling_display|Mux36~2_combout ),
	.datad(!\scrolling_display|Mux37~2_combout ),
	.datae(!\scrolling_display|Mux41~3_combout ),
	.dataf(!\scrolling_display|Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr40~0 .extended_lut = "off";
defparam \scrolling_display|WideOr40~0 .lut_mask = 64'h40A080C030801080;
defparam \scrolling_display|WideOr40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \scrolling_display|WideOr39~0 (
// Equation(s):
// \scrolling_display|WideOr39~0_combout  = ( \scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & (!\scrolling_display|Mux37~2_combout  $ (((!\scrolling_display|Mux39~3_combout  & 
// !\scrolling_display|Mux40~1_combout ))))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux40~1_combout  & (!\scrolling_display|Mux39~3_combout )) # 
// (\scrolling_display|Mux40~1_combout  & ((!\scrolling_display|Mux37~2_combout ))))) ) ) ) # ( \scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux39~3_combout  & 
// ((!\scrolling_display|Mux40~1_combout ) # (\scrolling_display|Mux37~2_combout ))) # (\scrolling_display|Mux39~3_combout  & (!\scrolling_display|Mux40~1_combout  $ (!\scrolling_display|Mux37~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & 
// ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux39~3_combout  & (\scrolling_display|Mux40~1_combout  & !\scrolling_display|Mux37~2_combout )) # (\scrolling_display|Mux39~3_combout  & 
// (!\scrolling_display|Mux40~1_combout  $ (\scrolling_display|Mux37~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux39~3_combout ),
	.datab(!\scrolling_display|Mux40~1_combout ),
	.datac(!\scrolling_display|Mux36~2_combout ),
	.datad(!\scrolling_display|Mux37~2_combout ),
	.datae(!\scrolling_display|Mux41~3_combout ),
	.dataf(!\scrolling_display|Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr39~0 .extended_lut = "off";
defparam \scrolling_display|WideOr39~0 .lut_mask = 64'h601090E0B0807080;
defparam \scrolling_display|WideOr39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \scrolling_display|WideOr38~0 (
// Equation(s):
// \scrolling_display|WideOr38~0_combout  = ( \scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux40~1_combout  & (\scrolling_display|Mux37~2_combout  & 
// !\scrolling_display|Mux39~3_combout )) # (\scrolling_display|Mux40~1_combout  & (!\scrolling_display|Mux37~2_combout  & \scrolling_display|Mux39~3_combout )))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( 
// (!\scrolling_display|Mux36~2_combout  & (!\scrolling_display|Mux37~2_combout  & (!\scrolling_display|Mux40~1_combout  $ (!\scrolling_display|Mux39~3_combout )))) ) ) ) # ( \scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( 
// (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux40~1_combout  & ((\scrolling_display|Mux39~3_combout ))) # (\scrolling_display|Mux40~1_combout  & ((!\scrolling_display|Mux37~2_combout ) # (!\scrolling_display|Mux39~3_combout ))))) ) ) ) # 
// ( !\scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & (!\scrolling_display|Mux39~3_combout  $ (((!\scrolling_display|Mux40~1_combout ) # (\scrolling_display|Mux37~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux40~1_combout ),
	.datab(!\scrolling_display|Mux36~2_combout ),
	.datac(!\scrolling_display|Mux37~2_combout ),
	.datad(!\scrolling_display|Mux39~3_combout ),
	.datae(!\scrolling_display|Mux41~3_combout ),
	.dataf(!\scrolling_display|Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr38~0 .extended_lut = "off";
defparam \scrolling_display|WideOr38~0 .lut_mask = 64'h408C44C840800840;
defparam \scrolling_display|WideOr38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N0
cyclonev_lcell_comb \scrolling_display|WideOr37~0 (
// Equation(s):
// \scrolling_display|WideOr37~0_combout  = ( \scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & !\scrolling_display|Mux37~2_combout ) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( 
// \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux37~2_combout ) # ((!\scrolling_display|Mux39~3_combout  & !\scrolling_display|Mux40~1_combout )))) ) ) ) # ( \scrolling_display|Mux41~3_combout  & ( 
// !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux37~2_combout ) # ((\scrolling_display|Mux39~3_combout  & !\scrolling_display|Mux40~1_combout )))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( 
// !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & (((\scrolling_display|Mux37~2_combout ) # (\scrolling_display|Mux40~1_combout )) # (\scrolling_display|Mux39~3_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux39~3_combout ),
	.datab(!\scrolling_display|Mux40~1_combout ),
	.datac(!\scrolling_display|Mux36~2_combout ),
	.datad(!\scrolling_display|Mux37~2_combout ),
	.datae(!\scrolling_display|Mux41~3_combout ),
	.dataf(!\scrolling_display|Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr37~0 .extended_lut = "off";
defparam \scrolling_display|WideOr37~0 .lut_mask = 64'h70F0F040F080F000;
defparam \scrolling_display|WideOr37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N30
cyclonev_lcell_comb \scrolling_display|WideOr36~0 (
// Equation(s):
// \scrolling_display|WideOr36~0_combout  = ( \scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux40~1_combout  & ((!\scrolling_display|Mux39~3_combout ))) # 
// (\scrolling_display|Mux40~1_combout  & (!\scrolling_display|Mux37~2_combout )))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux39~3_combout  & 
// (!\scrolling_display|Mux40~1_combout )) # (\scrolling_display|Mux39~3_combout  & ((!\scrolling_display|Mux37~2_combout ))))) ) ) ) # ( \scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & 
// ((!\scrolling_display|Mux40~1_combout ) # ((!\scrolling_display|Mux37~2_combout ) # (!\scrolling_display|Mux39~3_combout )))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  
// & ((!\scrolling_display|Mux40~1_combout  & (\scrolling_display|Mux37~2_combout )) # (\scrolling_display|Mux40~1_combout  & ((!\scrolling_display|Mux37~2_combout ) # (!\scrolling_display|Mux39~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux40~1_combout ),
	.datab(!\scrolling_display|Mux36~2_combout ),
	.datac(!\scrolling_display|Mux37~2_combout ),
	.datad(!\scrolling_display|Mux39~3_combout ),
	.datae(!\scrolling_display|Mux41~3_combout ),
	.dataf(!\scrolling_display|Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr36~0 .extended_lut = "off";
defparam \scrolling_display|WideOr36~0 .lut_mask = 64'h4C48CCC888C0C840;
defparam \scrolling_display|WideOr36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \scrolling_display|WideOr35~0 (
// Equation(s):
// \scrolling_display|WideOr35~0_combout  = ( \scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & (!\scrolling_display|Mux39~3_combout  & (!\scrolling_display|Mux40~1_combout  $ 
// (!\scrolling_display|Mux37~2_combout )))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( \scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux40~1_combout  & (!\scrolling_display|Mux36~2_combout  & !\scrolling_display|Mux39~3_combout )) ) ) 
// ) # ( \scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux37~2_combout  & (!\scrolling_display|Mux40~1_combout )) # (\scrolling_display|Mux37~2_combout  & 
// ((!\scrolling_display|Mux39~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( !\scrolling_display|Mux38~1_combout  & ( (!\scrolling_display|Mux36~2_combout  & (!\scrolling_display|Mux40~1_combout  $ (!\scrolling_display|Mux37~2_combout 
// ))) ) ) )

	.dataa(!\scrolling_display|Mux40~1_combout ),
	.datab(!\scrolling_display|Mux36~2_combout ),
	.datac(!\scrolling_display|Mux37~2_combout ),
	.datad(!\scrolling_display|Mux39~3_combout ),
	.datae(!\scrolling_display|Mux41~3_combout ),
	.dataf(!\scrolling_display|Mux38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr35~0 .extended_lut = "off";
defparam \scrolling_display|WideOr35~0 .lut_mask = 64'h48488C8088004800;
defparam \scrolling_display|WideOr35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux29~1 (
// Equation(s):
// \scrolling_display|Mux29~1_combout  = ( \scrolling_display|text_pointer [1] & ( \control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [4] ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \control_regs|algorithm_select_reg [0] & ( 
// !\scrolling_display|text_pointer [4] ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [2]) # (!\control_regs|algorithm_select_reg 
// [1]))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [0]) # 
// (\control_regs|algorithm_select_reg [1]))) # (\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux29~1 .extended_lut = "off";
defparam \scrolling_display|Mux29~1 .lut_mask = 64'hE600EE00FF00FF00;
defparam \scrolling_display|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux29~0 (
// Equation(s):
// \scrolling_display|Mux29~0_combout  = ( \scrolling_display|text_pointer [1] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [4]) # ((!\control_regs|algorithm_select_reg [1] & 
// !\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [4])))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \control_regs|algorithm_select_reg [0] 
// & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [4] & ((!\control_regs|algorithm_select_reg [1]) # (!\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [4])))) 
// ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [4] ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\control_regs|algorithm_select_reg [0] & ( 
// (!\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [4])) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [4]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux29~0 .extended_lut = "off";
defparam \scrolling_display|Mux29~0 .lut_mask = 64'h5588FF0055A8FA80;
defparam \scrolling_display|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux29~2 (
// Equation(s):
// \scrolling_display|Mux29~2_combout  = ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux29~1_combout  ) ) # ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux29~0_combout  ) )

	.dataa(!\scrolling_display|Mux29~1_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux29~2 .extended_lut = "off";
defparam \scrolling_display|Mux29~2 .lut_mask = 64'hF0F0F0F0AAAAAAAA;
defparam \scrolling_display|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N42
cyclonev_lcell_comb \scrolling_display|Mux31~0 (
// Equation(s):
// \scrolling_display|Mux31~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] $ (((!\scrolling_display|text_pointer [3]) # 
// (!\control_regs|algorithm_select_reg [1]))))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [3] & (\control_regs|algorithm_select_reg [0] & \control_regs|algorithm_select_reg [1]))) ) ) ) # ( !\scrolling_display|text_pointer 
// [1] & ( \scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [0] & (\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [3] $ (!\scrolling_display|text_pointer [2])))) ) ) ) # ( 
// \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] $ (((\control_regs|algorithm_select_reg [1]) # (\control_regs|algorithm_select_reg [0]))))) # 
// (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [0] $ (((\scrolling_display|text_pointer [2] & \control_regs|algorithm_select_reg [1]))))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] 
// & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (\control_regs|algorithm_select_reg [0])) # (\scrolling_display|text_pointer [3] & ((!\control_regs|algorithm_select_reg [1]))))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~0 .extended_lut = "off";
defparam \scrolling_display|Mux31~0 .lut_mask = 64'h1302D26300600C49;
defparam \scrolling_display|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \scrolling_display|Mux31~1 (
// Equation(s):
// \scrolling_display|Mux31~1_combout  = ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & 
// !\control_regs|algorithm_select_reg [1]))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & 
// !\control_regs|algorithm_select_reg [1]))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & !\control_regs|algorithm_select_reg 
// [1])) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~1 .extended_lut = "off";
defparam \scrolling_display|Mux31~1 .lut_mask = 64'h8800080008000000;
defparam \scrolling_display|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \scrolling_display|Mux31~2 (
// Equation(s):
// \scrolling_display|Mux31~2_combout  = ( \scrolling_display|Mux31~1_combout  & ( (\scrolling_display|Mux31~0_combout ) # (\scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|Mux31~1_combout  & ( (!\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux31~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux31~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~2 .extended_lut = "off";
defparam \scrolling_display|Mux31~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \scrolling_display|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N27
cyclonev_lcell_comb \scrolling_display|Add4~1 (
// Equation(s):
// \scrolling_display|Add4~1_combout  = ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [3]) ) ) # ( !\scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2]) # 
// (!\scrolling_display|text_pointer [3]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add4~1 .extended_lut = "off";
defparam \scrolling_display|Add4~1 .lut_mask = 64'hFFAAFFAA00550055;
defparam \scrolling_display|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N24
cyclonev_lcell_comb \scrolling_display|Add4~0 (
// Equation(s):
// \scrolling_display|Add4~0_combout  = !\scrolling_display|text_pointer [2] $ (!\scrolling_display|text_pointer [3])

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add4~0 .extended_lut = "off";
defparam \scrolling_display|Add4~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \scrolling_display|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N48
cyclonev_lcell_comb \scrolling_display|Mux30~0 (
// Equation(s):
// \scrolling_display|Mux30~0_combout  = ( \scrolling_display|Add4~1_combout  & ( \scrolling_display|text_pointer [1] & ( (!\control_regs|algorithm_select_reg [1] & (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [2] & 
// !\scrolling_display|text_pointer [0]))) ) ) ) # ( !\scrolling_display|Add4~1_combout  & ( \scrolling_display|text_pointer [1] & ( (!\control_regs|algorithm_select_reg [1] & (\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [2] & 
// \scrolling_display|text_pointer [0]))) ) ) ) # ( !\scrolling_display|Add4~1_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\control_regs|algorithm_select_reg [1] & (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [2] & 
// \scrolling_display|text_pointer [0]))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|Add4~1_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~0 .extended_lut = "off";
defparam \scrolling_display|Mux30~0 .lut_mask = 64'h0080000000022000;
defparam \scrolling_display|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N9
cyclonev_lcell_comb \scrolling_display|Mux2~0 (
// Equation(s):
// \scrolling_display|Mux2~0_combout  = ( \scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [2] & !\control_regs|algorithm_select_reg [1])) # (\control_regs|algorithm_select_reg [0] & 
// (!\scrolling_display|text_pointer [2] & \control_regs|algorithm_select_reg [1])) ) ) # ( !\scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [1]))) # 
// (\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [2]) # (!\scrolling_display|text_pointer [1])))) ) )

	.dataa(!\control_regs|algorithm_select_reg [0]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~0 .extended_lut = "off";
defparam \scrolling_display|Mux2~0 .lut_mask = 64'hD480D48022442244;
defparam \scrolling_display|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N42
cyclonev_lcell_comb \scrolling_display|Mux30~1 (
// Equation(s):
// \scrolling_display|Mux30~1_combout  = ( \scrolling_display|Mux2~0_combout  & ( (!\scrolling_display|Add4~0_combout  & ((\scrolling_display|Mux30~0_combout ))) # (\scrolling_display|Add4~0_combout  & (\scrolling_display|Add4~1_combout )) ) ) # ( 
// !\scrolling_display|Mux2~0_combout  & ( (!\scrolling_display|Add4~0_combout  & \scrolling_display|Mux30~0_combout ) ) )

	.dataa(!\scrolling_display|Add4~1_combout ),
	.datab(!\scrolling_display|Add4~0_combout ),
	.datac(!\scrolling_display|Mux30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~1 .extended_lut = "off";
defparam \scrolling_display|Mux30~1 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \scrolling_display|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N0
cyclonev_lcell_comb \scrolling_display|Mux34~1 (
// Equation(s):
// \scrolling_display|Mux34~1_combout  = ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [1]) # (!\control_regs|algorithm_select_reg [0]))) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~1 .extended_lut = "off";
defparam \scrolling_display|Mux34~1 .lut_mask = 64'h0000000032323232;
defparam \scrolling_display|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N33
cyclonev_lcell_comb \scrolling_display|Mux41~6 (
// Equation(s):
// \scrolling_display|Mux41~6_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [1] & !\control_regs|algorithm_select_reg [0])) # (\scrolling_display|text_pointer [1] & 
// ((\control_regs|algorithm_select_reg [0]))) ) ) # ( !\scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [1] & \control_regs|algorithm_select_reg [0]) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(!\control_regs|algorithm_select_reg [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~6 .extended_lut = "off";
defparam \scrolling_display|Mux41~6 .lut_mask = 64'h00AA00AA88338833;
defparam \scrolling_display|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N3
cyclonev_lcell_comb \scrolling_display|Mux41~7 (
// Equation(s):
// \scrolling_display|Mux41~7_combout  = ( \scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [1] $ (!\control_regs|algorithm_select_reg [0]))) # (\control_regs|algorithm_select_reg [1] & 
// (!\scrolling_display|text_pointer [1] & !\control_regs|algorithm_select_reg [0])) ) ) # ( !\scrolling_display|text_pointer [0] & ( (\control_regs|algorithm_select_reg [1] & ((\control_regs|algorithm_select_reg [0]) # (\scrolling_display|text_pointer 
// [1]))) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(gnd),
	.datad(!\control_regs|algorithm_select_reg [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~7 .extended_lut = "off";
defparam \scrolling_display|Mux41~7 .lut_mask = 64'h1155115566886688;
defparam \scrolling_display|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N54
cyclonev_lcell_comb \scrolling_display|Mux34~2 (
// Equation(s):
// \scrolling_display|Mux34~2_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & !\scrolling_display|Mux41~6_combout ) ) ) # ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|Mux34~1_combout )) # (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~7_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux34~1_combout ),
	.datac(!\scrolling_display|Mux41~6_combout ),
	.datad(!\scrolling_display|Mux41~7_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~2 .extended_lut = "off";
defparam \scrolling_display|Mux34~2 .lut_mask = 64'h22772277A0A0A0A0;
defparam \scrolling_display|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N6
cyclonev_lcell_comb \scrolling_display|Mux34~0 (
// Equation(s):
// \scrolling_display|Mux34~0_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [2] & !\control_regs|algorithm_select_reg [1])) # 
// (\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1]) # (\scrolling_display|text_pointer [2]))))) ) ) # ( !\scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [0] & 
// (((!\control_regs|algorithm_select_reg [1] & !\scrolling_display|text_pointer [1])))) # (\control_regs|algorithm_select_reg [0] & (((!\scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [2]))) ) )

	.dataa(!\control_regs|algorithm_select_reg [0]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~0 .extended_lut = "off";
defparam \scrolling_display|Mux34~0 .lut_mask = 64'hF511F51171007100;
defparam \scrolling_display|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N45
cyclonev_lcell_comb \scrolling_display|Mux34~3 (
// Equation(s):
// \scrolling_display|Mux34~3_combout  = ( \scrolling_display|Mux34~0_combout  & ( (!\scrolling_display|Add4~1_combout  & (!\scrolling_display|Add4~0_combout )) # (\scrolling_display|Add4~1_combout  & ((\scrolling_display|Mux34~2_combout ))) ) ) # ( 
// !\scrolling_display|Mux34~0_combout  & ( (\scrolling_display|Add4~1_combout  & \scrolling_display|Mux34~2_combout ) ) )

	.dataa(!\scrolling_display|Add4~1_combout ),
	.datab(!\scrolling_display|Add4~0_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|Mux34~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~3 .extended_lut = "off";
defparam \scrolling_display|Mux34~3 .lut_mask = 64'h0055005588DD88DD;
defparam \scrolling_display|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N54
cyclonev_lcell_comb \scrolling_display|Mux32~1 (
// Equation(s):
// \scrolling_display|Mux32~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [3] & 
// !\scrolling_display|text_pointer [0]))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg 
// [0] $ (\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [0])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux32~1 .extended_lut = "off";
defparam \scrolling_display|Mux32~1 .lut_mask = 64'h9020200000000000;
defparam \scrolling_display|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N24
cyclonev_lcell_comb \scrolling_display|Mux32~0 (
// Equation(s):
// \scrolling_display|Mux32~0_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] $ 
// (!\control_regs|algorithm_select_reg [0])))) # (\scrolling_display|text_pointer [3] & (((\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [0])))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer 
// [2] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [0] & (!\control_regs|algorithm_select_reg [0] $ (!\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [3] & 
// ((!\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [3] & (\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [0])))) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] 
// & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [0] $ (\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [0]) # 
// (!\scrolling_display|text_pointer [3] $ (!\scrolling_display|text_pointer [0])))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] & ( (!\control_regs|algorithm_select_reg [0] & (((\scrolling_display|text_pointer 
// [3] & !\scrolling_display|text_pointer [0])) # (\scrolling_display|text_pointer [1]))) # (\control_regs|algorithm_select_reg [0] & (((\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [0])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux32~0 .extended_lut = "off";
defparam \scrolling_display|Mux32~0 .lut_mask = 64'h4C474D5650296003;
defparam \scrolling_display|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N12
cyclonev_lcell_comb \scrolling_display|Mux32~2 (
// Equation(s):
// \scrolling_display|Mux32~2_combout  = ( \scrolling_display|Mux32~0_combout  & ( (!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux32~1_combout ) ) ) # ( !\scrolling_display|Mux32~0_combout  & ( (\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux32~1_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux32~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux32~2 .extended_lut = "off";
defparam \scrolling_display|Mux32~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \scrolling_display|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N18
cyclonev_lcell_comb \scrolling_display|Mux33~1 (
// Equation(s):
// \scrolling_display|Mux33~1_combout  = ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & !\control_regs|algorithm_select_reg [1])) ) ) ) # ( 
// \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & !\control_regs|algorithm_select_reg [1]))) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] $ (\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux33~1 .extended_lut = "off";
defparam \scrolling_display|Mux33~1 .lut_mask = 64'h8008080088000000;
defparam \scrolling_display|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N24
cyclonev_lcell_comb \scrolling_display|Mux33~0 (
// Equation(s):
// \scrolling_display|Mux33~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [1] & (((\scrolling_display|text_pointer [2] & !\control_regs|algorithm_select_reg [0])))) # 
// (\control_regs|algorithm_select_reg [1] & (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2]) # (\control_regs|algorithm_select_reg [0])))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & 
// ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] $ (\control_regs|algorithm_select_reg [1])))) # (\scrolling_display|text_pointer [3] & ((!\control_regs|algorithm_select_reg [1] & 
// (\scrolling_display|text_pointer [2])) # (\control_regs|algorithm_select_reg [1] & ((\control_regs|algorithm_select_reg [0]))))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( 
// (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [2] & ((!\control_regs|algorithm_select_reg [1]) # (\scrolling_display|text_pointer [3])))) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [3] & 
// ((\control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [2] & ((\control_regs|algorithm_select_reg 
// [1])))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & !\control_regs|algorithm_select_reg [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux33~0 .extended_lut = "off";
defparam \scrolling_display|Mux33~0 .lut_mask = 64'h0422C04A31073045;
defparam \scrolling_display|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux33~2 (
// Equation(s):
// \scrolling_display|Mux33~2_combout  = ( \scrolling_display|Mux33~0_combout  & ( (!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux33~1_combout ) ) ) # ( !\scrolling_display|Mux33~0_combout  & ( (\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux33~1_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux33~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux33~2 .extended_lut = "off";
defparam \scrolling_display|Mux33~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \scrolling_display|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N18
cyclonev_lcell_comb \scrolling_display|WideOr34~0 (
// Equation(s):
// \scrolling_display|WideOr34~0_combout  = ( \scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & !\scrolling_display|Mux30~1_combout ) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( 
// \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux30~1_combout  & ((\scrolling_display|Mux34~3_combout ))) # (\scrolling_display|Mux30~1_combout  & (!\scrolling_display|Mux31~2_combout )))) ) ) ) # ( 
// \scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux30~1_combout  & ((!\scrolling_display|Mux31~2_combout ) # (\scrolling_display|Mux34~3_combout )))) ) ) ) # ( 
// !\scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux31~2_combout  & ((\scrolling_display|Mux34~3_combout ) # (\scrolling_display|Mux30~1_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux31~2_combout ),
	.datac(!\scrolling_display|Mux30~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux32~2_combout ),
	.dataf(!\scrolling_display|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr34~0 .extended_lut = "off";
defparam \scrolling_display|WideOr34~0 .lut_mask = 64'h088880A008A8A0A0;
defparam \scrolling_display|WideOr34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N48
cyclonev_lcell_comb \scrolling_display|WideOr33~0 (
// Equation(s):
// \scrolling_display|WideOr33~0_combout  = ( \scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (\scrolling_display|Mux31~2_combout  & !\scrolling_display|Mux30~1_combout )) ) ) ) # ( 
// !\scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux34~3_combout  & (!\scrolling_display|Mux31~2_combout  $ (!\scrolling_display|Mux30~1_combout )))) ) ) ) # ( 
// \scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux31~2_combout  & (!\scrolling_display|Mux30~1_combout  $ (\scrolling_display|Mux34~3_combout )))) ) ) ) # ( 
// !\scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (((!\scrolling_display|Mux31~2_combout  & \scrolling_display|Mux34~3_combout )) # (\scrolling_display|Mux30~1_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux31~2_combout ),
	.datac(!\scrolling_display|Mux30~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux32~2_combout ),
	.dataf(!\scrolling_display|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr33~0 .extended_lut = "off";
defparam \scrolling_display|WideOr33~0 .lut_mask = 64'h0A8A800828002020;
defparam \scrolling_display|WideOr33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N6
cyclonev_lcell_comb \scrolling_display|WideOr32~0 (
// Equation(s):
// \scrolling_display|WideOr32~0_combout  = ( \scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux30~1_combout  $ (((!\scrolling_display|Mux31~2_combout  & 
// !\scrolling_display|Mux34~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux30~1_combout  $ (((!\scrolling_display|Mux31~2_combout  & 
// \scrolling_display|Mux34~3_combout ))))) ) ) ) # ( \scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~2_combout  & (!\scrolling_display|Mux30~1_combout  $ 
// (\scrolling_display|Mux34~3_combout ))) # (\scrolling_display|Mux31~2_combout  & (!\scrolling_display|Mux30~1_combout  & \scrolling_display|Mux34~3_combout )))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( 
// (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~2_combout  & ((\scrolling_display|Mux34~3_combout ))) # (\scrolling_display|Mux31~2_combout  & ((!\scrolling_display|Mux34~3_combout ) # (\scrolling_display|Mux30~1_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux31~2_combout ),
	.datac(!\scrolling_display|Mux30~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux32~2_combout ),
	.dataf(!\scrolling_display|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr32~0 .extended_lut = "off";
defparam \scrolling_display|WideOr32~0 .lut_mask = 64'h228A8028A02828A0;
defparam \scrolling_display|WideOr32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N12
cyclonev_lcell_comb \scrolling_display|WideOr31~0 (
// Equation(s):
// \scrolling_display|WideOr31~0_combout  = ( \scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux30~1_combout  & ((\scrolling_display|Mux34~3_combout ))) # 
// (\scrolling_display|Mux30~1_combout  & (!\scrolling_display|Mux31~2_combout  & !\scrolling_display|Mux34~3_combout )))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & 
// ((!\scrolling_display|Mux34~3_combout  & ((!\scrolling_display|Mux30~1_combout ))) # (\scrolling_display|Mux34~3_combout  & (!\scrolling_display|Mux31~2_combout )))) ) ) ) # ( \scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & 
// ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~2_combout ) # ((!\scrolling_display|Mux30~1_combout  & !\scrolling_display|Mux34~3_combout )))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & 
// ( (!\scrolling_display|Mux29~2_combout  & (\scrolling_display|Mux31~2_combout  & (\scrolling_display|Mux30~1_combout  & \scrolling_display|Mux34~3_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux31~2_combout ),
	.datac(!\scrolling_display|Mux30~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux32~2_combout ),
	.dataf(!\scrolling_display|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr31~0 .extended_lut = "off";
defparam \scrolling_display|WideOr31~0 .lut_mask = 64'h0002A888A08808A0;
defparam \scrolling_display|WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N42
cyclonev_lcell_comb \scrolling_display|WideOr30~0 (
// Equation(s):
// \scrolling_display|WideOr30~0_combout  = ( \scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux30~1_combout ) # ((!\scrolling_display|Mux31~2_combout  & 
// !\scrolling_display|Mux34~3_combout )))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux30~1_combout ) # ((!\scrolling_display|Mux31~2_combout  & 
// !\scrolling_display|Mux34~3_combout )))) ) ) ) # ( \scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~2_combout ) # (!\scrolling_display|Mux30~1_combout ))) 
// ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux30~1_combout  & ((\scrolling_display|Mux34~3_combout ) # (\scrolling_display|Mux31~2_combout ))) # 
// (\scrolling_display|Mux30~1_combout  & ((!\scrolling_display|Mux34~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux31~2_combout ),
	.datac(!\scrolling_display|Mux30~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux32~2_combout ),
	.dataf(!\scrolling_display|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr30~0 .extended_lut = "off";
defparam \scrolling_display|WideOr30~0 .lut_mask = 64'h2AA0A8A8A8A0A8A0;
defparam \scrolling_display|WideOr30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N36
cyclonev_lcell_comb \scrolling_display|WideOr29~0 (
// Equation(s):
// \scrolling_display|WideOr29~0_combout  = ( \scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & !\scrolling_display|Mux30~1_combout ) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( 
// \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~2_combout ) # ((!\scrolling_display|Mux30~1_combout  & \scrolling_display|Mux34~3_combout )))) ) ) ) # ( \scrolling_display|Mux32~2_combout  & ( 
// !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux31~2_combout  $ (((!\scrolling_display|Mux30~1_combout  & !\scrolling_display|Mux34~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( 
// !\scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (((\scrolling_display|Mux34~3_combout ) # (\scrolling_display|Mux30~1_combout )) # (\scrolling_display|Mux31~2_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux31~2_combout ),
	.datac(!\scrolling_display|Mux30~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux32~2_combout ),
	.dataf(!\scrolling_display|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr29~0 .extended_lut = "off";
defparam \scrolling_display|WideOr29~0 .lut_mask = 64'h2AAA288888A8A0A0;
defparam \scrolling_display|WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N54
cyclonev_lcell_comb \scrolling_display|WideOr28~0 (
// Equation(s):
// \scrolling_display|WideOr28~0_combout  = ( \scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux31~2_combout  & (!\scrolling_display|Mux30~1_combout  & 
// !\scrolling_display|Mux34~3_combout ))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( \scrolling_display|Mux33~2_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~2_combout  & (!\scrolling_display|Mux30~1_combout  $ 
// (\scrolling_display|Mux34~3_combout ))) # (\scrolling_display|Mux31~2_combout  & (!\scrolling_display|Mux30~1_combout  & \scrolling_display|Mux34~3_combout )))) ) ) ) # ( \scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( 
// (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux31~2_combout  & (!\scrolling_display|Mux30~1_combout  $ (!\scrolling_display|Mux34~3_combout )))) ) ) ) # ( !\scrolling_display|Mux32~2_combout  & ( !\scrolling_display|Mux33~2_combout  & ( 
// (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~2_combout  $ (!\scrolling_display|Mux34~3_combout )) # (\scrolling_display|Mux30~1_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux31~2_combout ),
	.datac(!\scrolling_display|Mux30~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux32~2_combout ),
	.dataf(!\scrolling_display|Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr28~0 .extended_lut = "off";
defparam \scrolling_display|WideOr28~0 .lut_mask = 64'h2A8A088080288000;
defparam \scrolling_display|WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \scrolling_display|Mux27~1 (
// Equation(s):
// \scrolling_display|Mux27~1_combout  = ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & 
// !\control_regs|algorithm_select_reg [1])) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (\scrolling_display|text_pointer 
// [0] & (!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [1] & !\scrolling_display|text_pointer [3]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~1 .extended_lut = "off";
defparam \scrolling_display|Mux27~1 .lut_mask = 64'h4000000064000000;
defparam \scrolling_display|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \scrolling_display|Mux27~0 (
// Equation(s):
// \scrolling_display|Mux27~0_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (((!\control_regs|algorithm_select_reg [1] & !\scrolling_display|text_pointer [3])) # 
// (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [3]) # (\control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg 
// [0] & ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & !\control_regs|algorithm_select_reg [1])) # (\scrolling_display|text_pointer [0] & ((\control_regs|algorithm_select_reg [1]))))) 
// ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [0] $ (!\scrolling_display|text_pointer 
// [3])))) # (\control_regs|algorithm_select_reg [1] & (((!\scrolling_display|text_pointer [3])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (\scrolling_display|text_pointer [3] & 
// ((!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0])) # (\scrolling_display|text_pointer [1] & ((\control_regs|algorithm_select_reg [1]))))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~0 .extended_lut = "off";
defparam \scrolling_display|Mux27~0 .lut_mask = 64'h008BDFE00025A777;
defparam \scrolling_display|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N33
cyclonev_lcell_comb \scrolling_display|Mux27~2 (
// Equation(s):
// \scrolling_display|Mux27~2_combout  = (!\scrolling_display|text_pointer [4] & ((\scrolling_display|Mux27~0_combout ))) # (\scrolling_display|text_pointer [4] & (\scrolling_display|Mux27~1_combout ))

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux27~1_combout ),
	.datad(!\scrolling_display|Mux27~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~2 .extended_lut = "off";
defparam \scrolling_display|Mux27~2 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \scrolling_display|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N6
cyclonev_lcell_comb \scrolling_display|Mux25~0 (
// Equation(s):
// \scrolling_display|Mux25~0_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [1] $ (((!\control_regs|algorithm_select_reg [0]) # 
// (!\control_regs|algorithm_select_reg [1]))))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [2] & ( (!\control_regs|algorithm_select_reg [0] & ((!\scrolling_display|text_pointer [1]) # ((\scrolling_display|text_pointer 
// [3] & !\control_regs|algorithm_select_reg [1])))) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] $ (!\scrolling_display|text_pointer [3] $ (\control_regs|algorithm_select_reg [1])))) ) ) ) # ( 
// \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [3]))) # (\scrolling_display|text_pointer [1] & 
// ((!\control_regs|algorithm_select_reg [0]) # ((\scrolling_display|text_pointer [3] & \control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer 
// [1] & (\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [3])) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~0 .extended_lut = "off";
defparam \scrolling_display|Mux25~0 .lut_mask = 64'h01014C4D9EA95060;
defparam \scrolling_display|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N36
cyclonev_lcell_comb \scrolling_display|Mux25~1 (
// Equation(s):
// \scrolling_display|Mux25~1_combout  = ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0]) # (\control_regs|algorithm_select_reg [1]))) # (\scrolling_display|text_pointer [1] & 
// ((!\control_regs|algorithm_select_reg [1]))) ) ) # ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [0] & !\control_regs|algorithm_select_reg [1])) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~1 .extended_lut = "off";
defparam \scrolling_display|Mux25~1 .lut_mask = 64'h20202020DADADADA;
defparam \scrolling_display|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N3
cyclonev_lcell_comb \scrolling_display|Mux25~2 (
// Equation(s):
// \scrolling_display|Mux25~2_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & \scrolling_display|Mux25~1_combout )) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// \scrolling_display|Mux25~0_combout  ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux25~0_combout ),
	.datad(!\scrolling_display|Mux25~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~2 .extended_lut = "off";
defparam \scrolling_display|Mux25~2 .lut_mask = 64'h0F0F0F0F00880088;
defparam \scrolling_display|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N42
cyclonev_lcell_comb \scrolling_display|Mux24~0 (
// Equation(s):
// \scrolling_display|Mux24~0_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (((\scrolling_display|text_pointer [1] & \control_regs|algorithm_select_reg [1])) # 
// (\control_regs|algorithm_select_reg [0]))) # (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [1] $ (((\scrolling_display|text_pointer [1] & \control_regs|algorithm_select_reg [0]))))) ) ) ) # ( !\scrolling_display|text_pointer 
// [0] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [0] $ (((!\scrolling_display|text_pointer [3]) # (!\control_regs|algorithm_select_reg [1]))))) # (\scrolling_display|text_pointer 
// [1] & (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [3] & \control_regs|algorithm_select_reg [1]))) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer 
// [1] & (!\control_regs|algorithm_select_reg [0] & ((!\control_regs|algorithm_select_reg [1]) # (\scrolling_display|text_pointer [3])))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [2] & ( 
// (\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [3] & \control_regs|algorithm_select_reg [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~0 .extended_lut = "off";
defparam \scrolling_display|Mux24~0 .lut_mask = 64'h0004440422683E71;
defparam \scrolling_display|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N39
cyclonev_lcell_comb \scrolling_display|Mux24~1 (
// Equation(s):
// \scrolling_display|Mux24~1_combout  = ( \control_regs|algorithm_select_reg [0] & ( !\control_regs|algorithm_select_reg [1] $ (((!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0]))) ) ) # ( !\control_regs|algorithm_select_reg [0] 
// & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [0] & !\control_regs|algorithm_select_reg [1])) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~1 .extended_lut = "off";
defparam \scrolling_display|Mux24~1 .lut_mask = 64'h2020202078787878;
defparam \scrolling_display|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N15
cyclonev_lcell_comb \scrolling_display|Mux24~2 (
// Equation(s):
// \scrolling_display|Mux24~2_combout  = ( \scrolling_display|Mux24~1_combout  & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux24~0_combout )))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [2] & 
// ((!\scrolling_display|text_pointer [3])))) ) ) # ( !\scrolling_display|Mux24~1_combout  & ( (!\scrolling_display|text_pointer [4] & \scrolling_display|Mux24~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux24~0_combout ),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~2 .extended_lut = "off";
defparam \scrolling_display|Mux24~2 .lut_mask = 64'h0C0C0C0C2E0C2E0C;
defparam \scrolling_display|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \scrolling_display|Mux22~1 (
// Equation(s):
// \scrolling_display|Mux22~1_combout  = ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]) # (!\control_regs|algorithm_select_reg [1]))) ) ) ) 
// # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_pointer [1])))) 
// ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~1 .extended_lut = "off";
defparam \scrolling_display|Mux22~1 .lut_mask = 64'hE0000000FC000000;
defparam \scrolling_display|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N18
cyclonev_lcell_comb \scrolling_display|Mux22~0 (
// Equation(s):
// \scrolling_display|Mux22~0_combout  = ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [3]))) # 
// (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [3])) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (\control_regs|algorithm_select_reg [1] & 
// (\scrolling_display|text_pointer [3] & ((\scrolling_display|text_pointer [1]) # (\scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [1] & 
// (((!\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0] & ((!\control_regs|algorithm_select_reg [1]) # (!\scrolling_display|text_pointer [3])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~0 .extended_lut = "off";
defparam \scrolling_display|Mux22~0 .lut_mask = 64'hEE200007EE880000;
defparam \scrolling_display|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \scrolling_display|Mux22~2 (
// Equation(s):
// \scrolling_display|Mux22~2_combout  = ( \scrolling_display|Mux22~0_combout  & ( (!\scrolling_display|text_pointer [4]) # (!\scrolling_display|Mux22~1_combout ) ) ) # ( !\scrolling_display|Mux22~0_combout  & ( (\scrolling_display|text_pointer [4] & 
// !\scrolling_display|Mux22~1_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux22~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~2 .extended_lut = "off";
defparam \scrolling_display|Mux22~2 .lut_mask = 64'h30303030FCFCFCFC;
defparam \scrolling_display|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N24
cyclonev_lcell_comb \scrolling_display|Mux23~0 (
// Equation(s):
// \scrolling_display|Mux23~0_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & ((!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1])) # (\control_regs|algorithm_select_reg [0] & 
// ((!\control_regs|algorithm_select_reg [1]))))) ) ) # ( !\scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & !\control_regs|algorithm_select_reg 
// [1]))) # (\control_regs|algorithm_select_reg [0] & (\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [1] $ (!\scrolling_display|text_pointer [2])))) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux23~0 .extended_lut = "off";
defparam \scrolling_display|Mux23~0 .lut_mask = 64'h80128012B080B080;
defparam \scrolling_display|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux23~1 (
// Equation(s):
// \scrolling_display|Mux23~1_combout  = ( \control_regs|algorithm_select_reg [0] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [1] $ 
// (!\scrolling_display|text_pointer [2])))) ) ) ) # ( \control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [4] & (!\control_regs|algorithm_select_reg [1] 
// & !\scrolling_display|text_pointer [2]))) ) ) ) # ( !\control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer 
// [4] $ (!\scrolling_display|text_pointer [2])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\control_regs|algorithm_select_reg [0]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux23~1 .extended_lut = "off";
defparam \scrolling_display|Mux23~1 .lut_mask = 64'h1040200000004080;
defparam \scrolling_display|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N15
cyclonev_lcell_comb \scrolling_display|Mux23~2 (
// Equation(s):
// \scrolling_display|Mux23~2_combout  = ( \scrolling_display|Mux23~1_combout  & ( (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [4] & \scrolling_display|Mux23~0_combout )) ) ) # ( !\scrolling_display|Mux23~1_combout  & ( 
// (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [3] & \scrolling_display|Mux23~0_combout )) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux23~2 .extended_lut = "off";
defparam \scrolling_display|Mux23~2 .lut_mask = 64'h000C000CF0FCF0FC;
defparam \scrolling_display|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N48
cyclonev_lcell_comb \scrolling_display|Mux26~0 (
// Equation(s):
// \scrolling_display|Mux26~0_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [3] $ (!\scrolling_display|text_pointer [0])))) # 
// (\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [0] & ((!\scrolling_display|text_pointer [3]) # (!\scrolling_display|text_pointer [0])))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [2] 
// & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0] & ((!\control_regs|algorithm_select_reg [0]) # (\scrolling_display|text_pointer [3])))) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer 
// [2] & ( (\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [0])) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [3] $ 
// (!\scrolling_display|text_pointer [0]))))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg 
// [0] $ (\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [0] & ((\scrolling_display|text_pointer [0])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~0 .extended_lut = "off";
defparam \scrolling_display|Mux26~0 .lut_mask = 64'h0846011445001BB0;
defparam \scrolling_display|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N21
cyclonev_lcell_comb \scrolling_display|Mux26~1 (
// Equation(s):
// \scrolling_display|Mux26~1_combout  = ( \scrolling_display|text_pointer [1] & ( (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [0]) # (\control_regs|algorithm_select_reg [0]))) ) ) # ( !\scrolling_display|text_pointer [1] & 
// ( !\control_regs|algorithm_select_reg [0] $ (\control_regs|algorithm_select_reg [1]) ) )

	.dataa(gnd),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~1 .extended_lut = "off";
defparam \scrolling_display|Mux26~1 .lut_mask = 64'hC3C3C3C3F030F030;
defparam \scrolling_display|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N0
cyclonev_lcell_comb \scrolling_display|Mux26~2 (
// Equation(s):
// \scrolling_display|Mux26~2_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & \scrolling_display|Mux26~1_combout )) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// \scrolling_display|Mux26~0_combout  ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux26~0_combout ),
	.datad(!\scrolling_display|Mux26~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~2 .extended_lut = "off";
defparam \scrolling_display|Mux26~2 .lut_mask = 64'h0F0F0F0F00880088;
defparam \scrolling_display|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N48
cyclonev_lcell_comb \scrolling_display|WideOr27~0 (
// Equation(s):
// \scrolling_display|WideOr27~0_combout  = ( \scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux25~2_combout  & (!\scrolling_display|Mux24~2_combout  & !\scrolling_display|Mux22~2_combout )) ) ) ) # ( 
// !\scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((\scrolling_display|Mux25~2_combout ) # (\scrolling_display|Mux27~2_combout ))) ) ) ) # ( \scrolling_display|Mux23~2_combout  & ( 
// !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux25~2_combout  & (!\scrolling_display|Mux24~2_combout  & !\scrolling_display|Mux22~2_combout )) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( 
// (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux27~2_combout  & (\scrolling_display|Mux25~2_combout  & !\scrolling_display|Mux24~2_combout )) # (\scrolling_display|Mux27~2_combout  & ((!\scrolling_display|Mux24~2_combout ) # 
// (\scrolling_display|Mux25~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux27~2_combout ),
	.datab(!\scrolling_display|Mux25~2_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux22~2_combout ),
	.datae(!\scrolling_display|Mux23~2_combout ),
	.dataf(!\scrolling_display|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr27~0 .extended_lut = "off";
defparam \scrolling_display|WideOr27~0 .lut_mask = 64'h7100C0007700C000;
defparam \scrolling_display|WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N54
cyclonev_lcell_comb \scrolling_display|WideOr26~0 (
// Equation(s):
// \scrolling_display|WideOr26~0_combout  = ( \scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux27~2_combout  & (!\scrolling_display|Mux25~2_combout  & (!\scrolling_display|Mux24~2_combout  & 
// !\scrolling_display|Mux22~2_combout ))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (\scrolling_display|Mux24~2_combout  & (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux27~2_combout ) # 
// (\scrolling_display|Mux25~2_combout )))) ) ) ) # ( \scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux25~2_combout ) # ((\scrolling_display|Mux27~2_combout  & 
// !\scrolling_display|Mux24~2_combout )))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux24~2_combout  & (!\scrolling_display|Mux22~2_combout  & (!\scrolling_display|Mux27~2_combout  $ 
// (!\scrolling_display|Mux25~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux27~2_combout ),
	.datab(!\scrolling_display|Mux25~2_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux22~2_combout ),
	.datae(!\scrolling_display|Mux23~2_combout ),
	.dataf(!\scrolling_display|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr26~0 .extended_lut = "off";
defparam \scrolling_display|WideOr26~0 .lut_mask = 64'h6000DC000B008000;
defparam \scrolling_display|WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N36
cyclonev_lcell_comb \scrolling_display|WideOr25~0 (
// Equation(s):
// \scrolling_display|WideOr25~0_combout  = ( \scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux24~2_combout  & (!\scrolling_display|Mux22~2_combout  & (!\scrolling_display|Mux27~2_combout  $ 
// (!\scrolling_display|Mux25~2_combout )))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux27~2_combout  $ (\scrolling_display|Mux25~2_combout )) # 
// (\scrolling_display|Mux24~2_combout ))) ) ) ) # ( \scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux24~2_combout  & (\scrolling_display|Mux27~2_combout )) # 
// (\scrolling_display|Mux24~2_combout  & ((!\scrolling_display|Mux25~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & (!\scrolling_display|Mux27~2_combout  $ 
// (!\scrolling_display|Mux25~2_combout  $ (\scrolling_display|Mux24~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux27~2_combout ),
	.datab(!\scrolling_display|Mux25~2_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux22~2_combout ),
	.datae(!\scrolling_display|Mux23~2_combout ),
	.dataf(!\scrolling_display|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr25~0 .extended_lut = "off";
defparam \scrolling_display|WideOr25~0 .lut_mask = 64'h69005C009F006000;
defparam \scrolling_display|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N42
cyclonev_lcell_comb \scrolling_display|WideOr24~0 (
// Equation(s):
// \scrolling_display|WideOr24~0_combout  = ( \scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux24~2_combout  & (!\scrolling_display|Mux22~2_combout  & (!\scrolling_display|Mux27~2_combout  $ 
// (!\scrolling_display|Mux25~2_combout )))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux27~2_combout  & (!\scrolling_display|Mux25~2_combout )) # 
// (\scrolling_display|Mux27~2_combout  & ((!\scrolling_display|Mux24~2_combout ) # (\scrolling_display|Mux25~2_combout ))))) ) ) ) # ( \scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & 
// ((!\scrolling_display|Mux25~2_combout  & (\scrolling_display|Mux27~2_combout  & \scrolling_display|Mux24~2_combout )) # (\scrolling_display|Mux25~2_combout  & ((!\scrolling_display|Mux24~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( 
// !\scrolling_display|Mux26~2_combout  & ( (\scrolling_display|Mux25~2_combout  & (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux27~2_combout ) # (!\scrolling_display|Mux24~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux27~2_combout ),
	.datab(!\scrolling_display|Mux25~2_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux22~2_combout ),
	.datae(!\scrolling_display|Mux23~2_combout ),
	.dataf(!\scrolling_display|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr24~0 .extended_lut = "off";
defparam \scrolling_display|WideOr24~0 .lut_mask = 64'h32003400D9006000;
defparam \scrolling_display|WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N0
cyclonev_lcell_comb \scrolling_display|WideOr23~0 (
// Equation(s):
// \scrolling_display|WideOr23~0_combout  = ( \scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux27~2_combout  & (!\scrolling_display|Mux24~2_combout  & !\scrolling_display|Mux22~2_combout )) ) ) ) # ( 
// !\scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( !\scrolling_display|Mux22~2_combout  ) ) ) # ( \scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & 
// ((!\scrolling_display|Mux25~2_combout  & (!\scrolling_display|Mux27~2_combout )) # (\scrolling_display|Mux25~2_combout  & ((!\scrolling_display|Mux24~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & 
// ( (!\scrolling_display|Mux22~2_combout  & (((\scrolling_display|Mux24~2_combout ) # (\scrolling_display|Mux25~2_combout )) # (\scrolling_display|Mux27~2_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux27~2_combout ),
	.datab(!\scrolling_display|Mux25~2_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux22~2_combout ),
	.datae(!\scrolling_display|Mux23~2_combout ),
	.dataf(!\scrolling_display|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr23~0 .extended_lut = "off";
defparam \scrolling_display|WideOr23~0 .lut_mask = 64'h7F00B800FF00A000;
defparam \scrolling_display|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N18
cyclonev_lcell_comb \scrolling_display|WideOr22~0 (
// Equation(s):
// \scrolling_display|WideOr22~0_combout  = ( \scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux25~2_combout  & (!\scrolling_display|Mux24~2_combout  & !\scrolling_display|Mux22~2_combout )) ) ) ) # ( 
// !\scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & (((!\scrolling_display|Mux24~2_combout ) # (\scrolling_display|Mux25~2_combout )) # (\scrolling_display|Mux27~2_combout ))) ) ) ) # ( 
// \scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux25~2_combout ) # (!\scrolling_display|Mux24~2_combout ))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( 
// !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux27~2_combout  & ((\scrolling_display|Mux24~2_combout ))) # (\scrolling_display|Mux27~2_combout  & ((!\scrolling_display|Mux25~2_combout ) # 
// (!\scrolling_display|Mux24~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux27~2_combout ),
	.datab(!\scrolling_display|Mux25~2_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux22~2_combout ),
	.datae(!\scrolling_display|Mux23~2_combout ),
	.dataf(!\scrolling_display|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr22~0 .extended_lut = "off";
defparam \scrolling_display|WideOr22~0 .lut_mask = 64'h5E00FC00F700C000;
defparam \scrolling_display|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N24
cyclonev_lcell_comb \scrolling_display|WideOr21~0 (
// Equation(s):
// \scrolling_display|WideOr21~0_combout  = ( \scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (\scrolling_display|Mux27~2_combout  & (!\scrolling_display|Mux25~2_combout  & (!\scrolling_display|Mux24~2_combout  & 
// !\scrolling_display|Mux22~2_combout ))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( \scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & ((!\scrolling_display|Mux27~2_combout  & ((!\scrolling_display|Mux24~2_combout ))) # 
// (\scrolling_display|Mux27~2_combout  & (!\scrolling_display|Mux25~2_combout  & \scrolling_display|Mux24~2_combout )))) ) ) ) # ( \scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & 
// ((!\scrolling_display|Mux25~2_combout ) # ((!\scrolling_display|Mux27~2_combout  & !\scrolling_display|Mux24~2_combout )))) ) ) ) # ( !\scrolling_display|Mux23~2_combout  & ( !\scrolling_display|Mux26~2_combout  & ( (!\scrolling_display|Mux22~2_combout  & 
// ((!\scrolling_display|Mux27~2_combout  & (!\scrolling_display|Mux25~2_combout  & \scrolling_display|Mux24~2_combout )) # (\scrolling_display|Mux27~2_combout  & ((!\scrolling_display|Mux24~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux27~2_combout ),
	.datab(!\scrolling_display|Mux25~2_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux22~2_combout ),
	.datae(!\scrolling_display|Mux23~2_combout ),
	.dataf(!\scrolling_display|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr21~0 .extended_lut = "off";
defparam \scrolling_display|WideOr21~0 .lut_mask = 64'h5800EC00A4004000;
defparam \scrolling_display|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \scrolling_display|Mux19~0 (
// Equation(s):
// \scrolling_display|Mux19~0_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [1] $ (((!\scrolling_display|text_pointer [1] & 
// \control_regs|algorithm_select_reg [0]))))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [1] 
// $ (\control_regs|algorithm_select_reg [0])))) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [3] & ((!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer 
// [1] & !\control_regs|algorithm_select_reg [0])) # (\control_regs|algorithm_select_reg [1] & (\scrolling_display|text_pointer [1] & \control_regs|algorithm_select_reg [0])))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// !\scrolling_display|text_pointer [4] & ( (\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [1] $ (!\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~0 .extended_lut = "off";
defparam \scrolling_display|Mux19~0 .lut_mask = 64'h000600812100A600;
defparam \scrolling_display|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux19~1 (
// Equation(s):
// \scrolling_display|Mux19~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [3])) # 
// (\scrolling_display|text_pointer [1] & ((\control_regs|algorithm_select_reg [0]))))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [1] 
// & ((!\control_regs|algorithm_select_reg [0]) # (\scrolling_display|text_pointer [3])))) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer 
// [3] $ (((!\scrolling_display|text_pointer [1] & !\control_regs|algorithm_select_reg [0]))))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_pointer [4] & ((!\control_regs|algorithm_select_reg [0]))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & \control_regs|algorithm_select_reg [0])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\control_regs|algorithm_select_reg [0]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~1 .extended_lut = "off";
defparam \scrolling_display|Mux19~1 .lut_mask = 64'hC02048880C04404C;
defparam \scrolling_display|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N51
cyclonev_lcell_comb \scrolling_display|Mux19~2 (
// Equation(s):
// \scrolling_display|Mux19~2_combout  = ( \scrolling_display|Mux19~1_combout  & ( (\scrolling_display|Mux19~0_combout ) # (\scrolling_display|text_pointer [2]) ) ) # ( !\scrolling_display|Mux19~1_combout  & ( (!\scrolling_display|text_pointer [2] & 
// \scrolling_display|Mux19~0_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(gnd),
	.datad(!\scrolling_display|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~2 .extended_lut = "off";
defparam \scrolling_display|Mux19~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \scrolling_display|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux17~1 (
// Equation(s):
// \scrolling_display|Mux17~1_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [0] $ 
// (!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4])) 
// # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & !\scrolling_display|text_pointer [0])))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & 
// ((!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [0] & \scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]))))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( 
// !\control_regs|algorithm_select_reg [0] & ( (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [0] $ (\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux17~1 .extended_lut = "off";
defparam \scrolling_display|Mux17~1 .lut_mask = 64'h4004440862000880;
defparam \scrolling_display|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux17~0 (
// Equation(s):
// \scrolling_display|Mux17~0_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [0] $ (!\scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( 
// (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & ((\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [0] & 
// !\scrolling_display|text_pointer [1]))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_pointer [3])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & !\scrolling_display|text_pointer [0])) ) 
// ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux17~0 .extended_lut = "off";
defparam \scrolling_display|Mux17~0 .lut_mask = 64'h2020C04040222CC0;
defparam \scrolling_display|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux17~2 (
// Equation(s):
// \scrolling_display|Mux17~2_combout  = ( \scrolling_display|Mux17~0_combout  & ( (!\control_regs|algorithm_select_reg [1]) # (\scrolling_display|Mux17~1_combout ) ) ) # ( !\scrolling_display|Mux17~0_combout  & ( (\control_regs|algorithm_select_reg [1] & 
// \scrolling_display|Mux17~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|Mux17~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux17~2 .extended_lut = "off";
defparam \scrolling_display|Mux17~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \scrolling_display|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N12
cyclonev_lcell_comb \scrolling_display|Mux20~0 (
// Equation(s):
// \scrolling_display|Mux20~0_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [4] & ( (!\control_regs|algorithm_select_reg [1] & (\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [0] & 
// !\scrolling_display|text_pointer [3]))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [3] & (((!\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [1])) # 
// (\control_regs|algorithm_select_reg [0]))) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [0] $ (((!\control_regs|algorithm_select_reg 
// [1] & \scrolling_display|text_pointer [1]))))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [3] & ((!\control_regs|algorithm_select_reg [0] & 
// ((!\scrolling_display|text_pointer [1]))) # (\control_regs|algorithm_select_reg [0] & (\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux20~0 .extended_lut = "off";
defparam \scrolling_display|Mux20~0 .lut_mask = 64'h00C500D22F000200;
defparam \scrolling_display|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux20~1 (
// Equation(s):
// \scrolling_display|Mux20~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & ((!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [3])) # 
// (\control_regs|algorithm_select_reg [0] & ((\scrolling_display|text_pointer [1]))))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer 
// [3] & ((!\scrolling_display|text_pointer [1]) # (\control_regs|algorithm_select_reg [0]))) # (\scrolling_display|text_pointer [3] & ((!\control_regs|algorithm_select_reg [0]) # (\scrolling_display|text_pointer [1]))))) ) ) ) # ( 
// \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [3] & 
// ((!\scrolling_display|text_pointer [1]) # (\control_regs|algorithm_select_reg [0]))))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer 
// [1] & ((!\control_regs|algorithm_select_reg [0]) # (\scrolling_display|text_pointer [3])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\control_regs|algorithm_select_reg [0]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux20~1 .extended_lut = "off";
defparam \scrolling_display|Mux20~1 .lut_mask = 64'h0C04484CC48C880C;
defparam \scrolling_display|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux20~2 (
// Equation(s):
// \scrolling_display|Mux20~2_combout  = ( \scrolling_display|Mux20~1_combout  & ( (\scrolling_display|Mux20~0_combout ) # (\scrolling_display|text_pointer [2]) ) ) # ( !\scrolling_display|Mux20~1_combout  & ( (!\scrolling_display|text_pointer [2] & 
// \scrolling_display|Mux20~0_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|Mux20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux20~2 .extended_lut = "off";
defparam \scrolling_display|Mux20~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \scrolling_display|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N51
cyclonev_lcell_comb \scrolling_display|Add2~0 (
// Equation(s):
// \scrolling_display|Add2~0_combout  = ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [4] $ (((!\scrolling_display|text_pointer [2]) # (!\scrolling_display|text_pointer [1]))) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|text_pointer [4] ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add2~0 .extended_lut = "off";
defparam \scrolling_display|Add2~0 .lut_mask = 64'h55555555555A555A;
defparam \scrolling_display|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \scrolling_display|Mux15~1 (
// Equation(s):
// \scrolling_display|Mux15~1_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2])) # (\scrolling_display|text_pointer [3] & 
// (((!\control_regs|algorithm_select_reg [0] & !\control_regs|algorithm_select_reg [1])) # (\scrolling_display|text_pointer [2]))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer 
// [2] & ((!\scrolling_display|text_pointer [3]) # (\control_regs|algorithm_select_reg [0]))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [3] $ (\scrolling_display|text_pointer 
// [2]) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & !\scrolling_display|text_pointer [2]) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~1 .extended_lut = "off";
defparam \scrolling_display|Mux15~1 .lut_mask = 64'h888899998C8CD999;
defparam \scrolling_display|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N6
cyclonev_lcell_comb \scrolling_display|Mux15~0 (
// Equation(s):
// \scrolling_display|Mux15~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & ((!\control_regs|algorithm_select_reg [1])))) # 
// (\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [2] & ((!\control_regs|algorithm_select_reg [1]) # (\control_regs|algorithm_select_reg [0])))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & 
// ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & ((!\control_regs|algorithm_select_reg [1]) # (\control_regs|algorithm_select_reg [0])))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer 
// [0] & ( (!\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [3] $ (\scrolling_display|text_pointer [2])))) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer 
// [3] $ ((\scrolling_display|text_pointer [2])))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & 
// ((!\control_regs|algorithm_select_reg [1]) # (\control_regs|algorithm_select_reg [0]))) # (\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & !\control_regs|algorithm_select_reg [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~0 .extended_lut = "off";
defparam \scrolling_display|Mux15~0 .lut_mask = 64'h8A08990988089901;
defparam \scrolling_display|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N48
cyclonev_lcell_comb \scrolling_display|Mux15~2 (
// Equation(s):
// \scrolling_display|Mux15~2_combout  = ( \scrolling_display|Mux15~0_combout  & ( (!\scrolling_display|Add2~0_combout  & \scrolling_display|Mux15~1_combout ) ) ) # ( !\scrolling_display|Mux15~0_combout  & ( (\scrolling_display|Mux15~1_combout ) # 
// (\scrolling_display|Add2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Add2~0_combout ),
	.datad(!\scrolling_display|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~2 .extended_lut = "off";
defparam \scrolling_display|Mux15~2 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \scrolling_display|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux18~0 (
// Equation(s):
// \scrolling_display|Mux18~0_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [3] $ 
// (!\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( 
// \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & 
// (!\scrolling_display|text_pointer [0] $ (\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1]) 
// # ((\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [3] 
// & (\scrolling_display|text_pointer [4] & \scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~0 .extended_lut = "off";
defparam \scrolling_display|Mux18~0 .lut_mask = 64'h4060CC0442062408;
defparam \scrolling_display|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux18~1 (
// Equation(s):
// \scrolling_display|Mux18~1_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] $ (!\scrolling_display|text_pointer [0] $ 
// (\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [0] $ 
// (!\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [0] & \scrolling_display|text_pointer [1]))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( 
// !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [4] & !\scrolling_display|text_pointer [1]) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|text_pointer [4] & !\scrolling_display|text_pointer [0])) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~1 .extended_lut = "off";
defparam \scrolling_display|Mux18~1 .lut_mask = 64'h4040CC0002244884;
defparam \scrolling_display|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux18~2 (
// Equation(s):
// \scrolling_display|Mux18~2_combout  = ( \scrolling_display|Mux18~1_combout  & ( (\scrolling_display|Mux18~0_combout ) # (\control_regs|algorithm_select_reg [1]) ) ) # ( !\scrolling_display|Mux18~1_combout  & ( (!\control_regs|algorithm_select_reg [1] & 
// \scrolling_display|Mux18~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|Mux18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~2 .extended_lut = "off";
defparam \scrolling_display|Mux18~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \scrolling_display|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux16~0 (
// Equation(s):
// \scrolling_display|Mux16~0_combout  = ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] $ 
// (!\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [4] & ( (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [0] $ 
// (!\scrolling_display|text_pointer [1])))) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] $ (!\scrolling_display|text_pointer [2])))) ) ) ) # ( !\scrolling_display|text_pointer [3] 
// & ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [0] & (\control_regs|algorithm_select_reg [0])) # (\scrolling_display|text_pointer [0] & (!\control_regs|algorithm_select_reg [0] & 
// \scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~0 .extended_lut = "off";
defparam \scrolling_display|Mux16~0 .lut_mask = 64'h00264A2014000000;
defparam \scrolling_display|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N48
cyclonev_lcell_comb \scrolling_display|Mux16~1 (
// Equation(s):
// \scrolling_display|Mux16~1_combout  = ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [0] & (!\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [1] & 
// !\scrolling_display|text_pointer [2]))) # (\scrolling_display|text_pointer [0] & (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] $ (!\scrolling_display|text_pointer [2])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~1 .extended_lut = "off";
defparam \scrolling_display|Mux16~1 .lut_mask = 64'h0000091000000000;
defparam \scrolling_display|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \scrolling_display|Mux16~2 (
// Equation(s):
// \scrolling_display|Mux16~2_combout  = ( \scrolling_display|Mux16~1_combout  & ( (\scrolling_display|Mux16~0_combout ) # (\control_regs|algorithm_select_reg [1]) ) ) # ( !\scrolling_display|Mux16~1_combout  & ( (!\control_regs|algorithm_select_reg [1] & 
// \scrolling_display|Mux16~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~2 .extended_lut = "off";
defparam \scrolling_display|Mux16~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \scrolling_display|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr20~0 (
// Equation(s):
// \scrolling_display|WideOr20~0_combout  = ( !\scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux17~2_combout  & !\scrolling_display|Mux15~2_combout ) ) ) ) # ( \scrolling_display|Mux18~2_combout  & ( 
// !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & (((!\scrolling_display|Mux17~2_combout ) # (\scrolling_display|Mux20~2_combout )) # (\scrolling_display|Mux19~2_combout ))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( 
// !\scrolling_display|Mux16~2_combout  & ( (\scrolling_display|Mux20~2_combout  & (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux17~2_combout ) # (\scrolling_display|Mux19~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux19~2_combout ),
	.datab(!\scrolling_display|Mux17~2_combout ),
	.datac(!\scrolling_display|Mux20~2_combout ),
	.datad(!\scrolling_display|Mux15~2_combout ),
	.datae(!\scrolling_display|Mux18~2_combout ),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr20~0 .extended_lut = "off";
defparam \scrolling_display|WideOr20~0 .lut_mask = 64'h0D00DF00CC000000;
defparam \scrolling_display|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N30
cyclonev_lcell_comb \scrolling_display|WideOr19~0 (
// Equation(s):
// \scrolling_display|WideOr19~0_combout  = ( \scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux19~2_combout  & (!\scrolling_display|Mux17~2_combout  & (\scrolling_display|Mux20~2_combout  & 
// !\scrolling_display|Mux15~2_combout ))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout ) # ((!\scrolling_display|Mux17~2_combout  & 
// !\scrolling_display|Mux20~2_combout )))) ) ) ) # ( \scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout  & (!\scrolling_display|Mux17~2_combout  & 
// !\scrolling_display|Mux20~2_combout )) # (\scrolling_display|Mux19~2_combout  & (\scrolling_display|Mux17~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & 
// ((!\scrolling_display|Mux19~2_combout  & (!\scrolling_display|Mux17~2_combout  & \scrolling_display|Mux20~2_combout )) # (\scrolling_display|Mux19~2_combout  & (\scrolling_display|Mux17~2_combout  & !\scrolling_display|Mux20~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux19~2_combout ),
	.datab(!\scrolling_display|Mux17~2_combout ),
	.datac(!\scrolling_display|Mux20~2_combout ),
	.datad(!\scrolling_display|Mux15~2_combout ),
	.datae(!\scrolling_display|Mux18~2_combout ),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr19~0 .extended_lut = "off";
defparam \scrolling_display|WideOr19~0 .lut_mask = 64'h18009100EA000800;
defparam \scrolling_display|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N36
cyclonev_lcell_comb \scrolling_display|WideOr18~0 (
// Equation(s):
// \scrolling_display|WideOr18~0_combout  = ( \scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux17~2_combout  & (!\scrolling_display|Mux15~2_combout  & (!\scrolling_display|Mux19~2_combout  $ 
// (!\scrolling_display|Mux20~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux17~2_combout  & ((\scrolling_display|Mux20~2_combout ))) 
// # (\scrolling_display|Mux17~2_combout  & (!\scrolling_display|Mux19~2_combout )))) ) ) ) # ( \scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout  & 
// (!\scrolling_display|Mux17~2_combout  $ (\scrolling_display|Mux20~2_combout ))) # (\scrolling_display|Mux19~2_combout  & ((\scrolling_display|Mux20~2_combout ) # (\scrolling_display|Mux17~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( 
// !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout  & (!\scrolling_display|Mux17~2_combout  $ (!\scrolling_display|Mux20~2_combout ))) # (\scrolling_display|Mux19~2_combout  & 
// ((!\scrolling_display|Mux20~2_combout ) # (\scrolling_display|Mux17~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux19~2_combout ),
	.datab(!\scrolling_display|Mux17~2_combout ),
	.datac(!\scrolling_display|Mux20~2_combout ),
	.datad(!\scrolling_display|Mux15~2_combout ),
	.datae(!\scrolling_display|Mux18~2_combout ),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr18~0 .extended_lut = "off";
defparam \scrolling_display|WideOr18~0 .lut_mask = 64'h790097002E004800;
defparam \scrolling_display|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N54
cyclonev_lcell_comb \scrolling_display|WideOr17~0 (
// Equation(s):
// \scrolling_display|WideOr17~0_combout  = ( \scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux17~2_combout  & (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout ) # 
// (!\scrolling_display|Mux20~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (\scrolling_display|Mux20~2_combout  & (!\scrolling_display|Mux15~2_combout  & (!\scrolling_display|Mux19~2_combout  $ 
// (!\scrolling_display|Mux17~2_combout )))) ) ) ) # ( \scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout  & ((!\scrolling_display|Mux17~2_combout ) # 
// (!\scrolling_display|Mux20~2_combout ))) # (\scrolling_display|Mux19~2_combout  & ((\scrolling_display|Mux20~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( (\scrolling_display|Mux19~2_combout  & 
// (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux17~2_combout ) # (!\scrolling_display|Mux20~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux19~2_combout ),
	.datab(!\scrolling_display|Mux17~2_combout ),
	.datac(!\scrolling_display|Mux20~2_combout ),
	.datad(!\scrolling_display|Mux15~2_combout ),
	.datae(!\scrolling_display|Mux18~2_combout ),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr17~0 .extended_lut = "off";
defparam \scrolling_display|WideOr17~0 .lut_mask = 64'h5400AD000600C800;
defparam \scrolling_display|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N12
cyclonev_lcell_comb \scrolling_display|WideOr16~0 (
// Equation(s):
// \scrolling_display|WideOr16~0_combout  = ( \scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux17~2_combout  & (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout ) # 
// (!\scrolling_display|Mux20~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux20~2_combout  & (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout ) # 
// (!\scrolling_display|Mux17~2_combout )))) ) ) ) # ( \scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( !\scrolling_display|Mux15~2_combout  ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( 
// !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & (((\scrolling_display|Mux20~2_combout ) # (\scrolling_display|Mux17~2_combout )) # (\scrolling_display|Mux19~2_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux19~2_combout ),
	.datab(!\scrolling_display|Mux17~2_combout ),
	.datac(!\scrolling_display|Mux20~2_combout ),
	.datad(!\scrolling_display|Mux15~2_combout ),
	.datae(!\scrolling_display|Mux18~2_combout ),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr16~0 .extended_lut = "off";
defparam \scrolling_display|WideOr16~0 .lut_mask = 64'h7F00FF00E000C800;
defparam \scrolling_display|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N6
cyclonev_lcell_comb \scrolling_display|WideOr15~0 (
// Equation(s):
// \scrolling_display|WideOr15~0_combout  = ( \scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux19~2_combout  & (!\scrolling_display|Mux17~2_combout  & !\scrolling_display|Mux15~2_combout )) ) ) ) # ( 
// !\scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout ) # (!\scrolling_display|Mux17~2_combout ))) ) ) ) # ( \scrolling_display|Mux18~2_combout  & ( 
// !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux17~2_combout  $ (!\scrolling_display|Mux20~2_combout )) # (\scrolling_display|Mux19~2_combout ))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( 
// !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout  $ (!\scrolling_display|Mux17~2_combout )) # (\scrolling_display|Mux20~2_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux19~2_combout ),
	.datab(!\scrolling_display|Mux17~2_combout ),
	.datac(!\scrolling_display|Mux20~2_combout ),
	.datad(!\scrolling_display|Mux15~2_combout ),
	.datae(!\scrolling_display|Mux18~2_combout ),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr15~0 .extended_lut = "off";
defparam \scrolling_display|WideOr15~0 .lut_mask = 64'h6F007D00EE008800;
defparam \scrolling_display|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N0
cyclonev_lcell_comb \scrolling_display|WideOr14~0 (
// Equation(s):
// \scrolling_display|WideOr14~0_combout  = ( \scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux19~2_combout  & (!\scrolling_display|Mux17~2_combout  & (!\scrolling_display|Mux20~2_combout  & 
// !\scrolling_display|Mux15~2_combout ))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & ((!\scrolling_display|Mux19~2_combout ) # ((!\scrolling_display|Mux17~2_combout  & 
// \scrolling_display|Mux20~2_combout )))) ) ) ) # ( \scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux17~2_combout  & (!\scrolling_display|Mux15~2_combout  & (!\scrolling_display|Mux19~2_combout  $ 
// (!\scrolling_display|Mux20~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~2_combout  & ( !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Mux15~2_combout  & (!\scrolling_display|Mux19~2_combout  $ (!\scrolling_display|Mux17~2_combout  $ 
// (\scrolling_display|Mux20~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux19~2_combout ),
	.datab(!\scrolling_display|Mux17~2_combout ),
	.datac(!\scrolling_display|Mux20~2_combout ),
	.datad(!\scrolling_display|Mux15~2_combout ),
	.datae(!\scrolling_display|Mux18~2_combout ),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr14~0 .extended_lut = "off";
defparam \scrolling_display|WideOr14~0 .lut_mask = 64'h69004800AE008000;
defparam \scrolling_display|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux9~0 (
// Equation(s):
// \scrolling_display|Mux9~0_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (((\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [3])))) # 
// (\scrolling_display|text_pointer [0] & (!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [3])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] 
// & ( (\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [3]))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] 
// & ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0] & ((!\control_regs|algorithm_select_reg [1]))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux9~0 .extended_lut = "off";
defparam \scrolling_display|Mux9~0 .lut_mask = 64'h00B100000010504A;
defparam \scrolling_display|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N18
cyclonev_lcell_comb \scrolling_display|Mux9~1 (
// Equation(s):
// \scrolling_display|Mux9~1_combout  = ( \control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & 
// !\control_regs|algorithm_select_reg [1]))) ) ) ) # ( !\control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] 
// & !\control_regs|algorithm_select_reg [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\control_regs|algorithm_select_reg [0]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux9~1 .extended_lut = "off";
defparam \scrolling_display|Mux9~1 .lut_mask = 64'h2000400000000000;
defparam \scrolling_display|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N57
cyclonev_lcell_comb \scrolling_display|Mux9~2 (
// Equation(s):
// \scrolling_display|Mux9~2_combout  = ( \scrolling_display|Mux9~1_combout  & ( (\scrolling_display|Mux9~0_combout ) # (\scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|Mux9~1_combout  & ( (!\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux9~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux9~2 .extended_lut = "off";
defparam \scrolling_display|Mux9~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \scrolling_display|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N6
cyclonev_lcell_comb \scrolling_display|Mux8~2 (
// Equation(s):
// \scrolling_display|Mux8~2_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [3])) ) ) ) # ( 
// !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2]) # ((\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [1])))) ) ) ) 
// # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [3])) ) ) ) # ( !\control_regs|algorithm_select_reg 
// [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2]) # (!\scrolling_display|text_pointer [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux8~2 .extended_lut = "off";
defparam \scrolling_display|Mux8~2 .lut_mask = 64'hFA002200BA002200;
defparam \scrolling_display|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux8~1 (
// Equation(s):
// \scrolling_display|Mux8~1_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [3])) ) ) ) # ( 
// !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [0] & \scrolling_display|text_pointer [1])) ) ) ) # ( \scrolling_display|text_pointer [2] & ( 
// !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [1]) # (!\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [1] & \scrolling_display|text_pointer [3]))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [3] ) ) 
// )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux8~1 .extended_lut = "off";
defparam \scrolling_display|Mux8~1 .lut_mask = 64'hFF008881FF228800;
defparam \scrolling_display|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux8~3 (
// Equation(s):
// \scrolling_display|Mux8~3_combout  = ( \scrolling_display|Mux8~1_combout  & ( (!\scrolling_display|text_pointer [4]) # (!\scrolling_display|Mux8~2_combout ) ) ) # ( !\scrolling_display|Mux8~1_combout  & ( (\scrolling_display|text_pointer [4] & 
// !\scrolling_display|Mux8~2_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux8~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux8~3 .extended_lut = "off";
defparam \scrolling_display|Mux8~3 .lut_mask = 64'h30303030FCFCFCFC;
defparam \scrolling_display|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N21
cyclonev_lcell_comb \scrolling_display|Mux10~0 (
// Equation(s):
// \scrolling_display|Mux10~0_combout  = ( \scrolling_display|text_pointer [0] & ( (!\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [4] $ (((!\control_regs|algorithm_select_reg [0]) # (\scrolling_display|text_pointer [1]))))) # 
// (\control_regs|algorithm_select_reg [1] & (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [4]) # (\control_regs|algorithm_select_reg [0])))) ) ) # ( !\scrolling_display|text_pointer [0] & ( (\control_regs|algorithm_select_reg 
// [1] & ((!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [4] & !\scrolling_display|text_pointer [1])) # (\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [4] & \scrolling_display|text_pointer [1])))) ) )

	.dataa(!\control_regs|algorithm_select_reg [0]),
	.datab(!\control_regs|algorithm_select_reg [1]),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux10~0 .extended_lut = "off";
defparam \scrolling_display|Mux10~0 .lut_mask = 64'h20012001790C790C;
defparam \scrolling_display|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \scrolling_display|Mux10~1 (
// Equation(s):
// \scrolling_display|Mux10~1_combout  = ( \scrolling_display|Mux10~0_combout  & ( \scrolling_display|Mux41~0_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [4]))) # 
// (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux39~0_combout )))) # (\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer [4])))) ) ) ) # ( !\scrolling_display|Mux10~0_combout  & ( \scrolling_display|Mux41~0_combout  & ( 
// (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux39~0_combout )) # (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [4]))))) ) ) ) # ( \scrolling_display|Mux10~0_combout  & ( 
// !\scrolling_display|Mux41~0_combout  & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] $ (((!\scrolling_display|text_pointer [4]))))) # (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|Mux39~0_combout ))) ) ) ) # ( !\scrolling_display|Mux10~0_combout  & ( !\scrolling_display|Mux41~0_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux39~0_combout  & \scrolling_display|text_pointer [2])) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux39~0_combout ),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|Mux10~0_combout ),
	.dataf(!\scrolling_display|Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux10~1 .extended_lut = "off";
defparam \scrolling_display|Mux10~1 .lut_mask = 64'h00225A2200725A72;
defparam \scrolling_display|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N42
cyclonev_lcell_comb \scrolling_display|Mux12~0 (
// Equation(s):
// \scrolling_display|Mux12~0_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] & ( \scrolling_display|Mux40~0_combout  ) ) ) # ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] & ( 
// \scrolling_display|Mux40~0_combout  ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|Mux41~5_combout  & !\scrolling_display|text_pointer [4]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer [4] & \scrolling_display|Mux41~4_combout ) ) ) )

	.dataa(!\scrolling_display|Mux41~5_combout ),
	.datab(!\scrolling_display|Mux40~0_combout ),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|Mux41~4_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux12~0 .extended_lut = "off";
defparam \scrolling_display|Mux12~0 .lut_mask = 64'h000F505033333333;
defparam \scrolling_display|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N36
cyclonev_lcell_comb \scrolling_display|Mux11~0 (
// Equation(s):
// \scrolling_display|Mux11~0_combout  = ( \scrolling_display|text_pointer [0] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] $ 
// (\control_regs|algorithm_select_reg [1])))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & \control_regs|algorithm_select_reg [1]))) ) ) ) # ( !\scrolling_display|text_pointer [0] & 
// ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [3] & ((!\control_regs|algorithm_select_reg [1]) # (\scrolling_display|text_pointer [2])))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] $ (!\control_regs|algorithm_select_reg [1])))) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [2] 
// & ((\scrolling_display|text_pointer [3]))) # (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [1])) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\control_regs|algorithm_select_reg [0] & ( (\scrolling_display|text_pointer [1] 
// & \scrolling_display|text_pointer [2]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux11~0 .extended_lut = "off";
defparam \scrolling_display|Mux11~0 .lut_mask = 64'h11112E2E0B120812;
defparam \scrolling_display|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N30
cyclonev_lcell_comb \scrolling_display|Mux11~1 (
// Equation(s):
// \scrolling_display|Mux11~1_combout  = ( \control_regs|algorithm_select_reg [0] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & 
// !\control_regs|algorithm_select_reg [1])) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & \control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\control_regs|algorithm_select_reg [0] & ( \scrolling_display|text_pointer [0] 
// & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & !\control_regs|algorithm_select_reg [1]))) ) ) ) # ( \control_regs|algorithm_select_reg [0] & ( !\scrolling_display|text_pointer [0] 
// & ( (!\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] $ (((!\scrolling_display|text_pointer [1] & !\control_regs|algorithm_select_reg [1]))))) ) ) ) # ( !\control_regs|algorithm_select_reg [0] & ( 
// !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & !\control_regs|algorithm_select_reg [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\control_regs|algorithm_select_reg [0]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux11~1 .extended_lut = "off";
defparam \scrolling_display|Mux11~1 .lut_mask = 64'h800060C040002040;
defparam \scrolling_display|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N15
cyclonev_lcell_comb \scrolling_display|Mux11~2 (
// Equation(s):
// \scrolling_display|Mux11~2_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|Mux11~1_combout  ) ) # ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|Mux11~0_combout  ) )

	.dataa(!\scrolling_display|Mux11~0_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|Mux11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux11~2 .extended_lut = "off";
defparam \scrolling_display|Mux11~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \scrolling_display|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N24
cyclonev_lcell_comb \scrolling_display|Mux13~0 (
// Equation(s):
// \scrolling_display|Mux13~0_combout  = ( \scrolling_display|Mux41~1_combout  & ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3]))) # (\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux41~8_combout )) ) ) ) # ( !\scrolling_display|Mux41~1_combout  & ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|Mux41~8_combout  & \scrolling_display|text_pointer [2]) ) ) ) # ( \scrolling_display|Mux41~1_combout  & ( 
// !\scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|Mux41~2_combout  & ((\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~8_combout )))) ) ) ) # 
// ( !\scrolling_display|Mux41~1_combout  & ( !\scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [2] & (!\scrolling_display|Mux41~2_combout  & ((\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [2] & 
// (((\scrolling_display|Mux41~8_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~2_combout ),
	.datab(!\scrolling_display|Mux41~8_combout ),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|Mux41~1_combout ),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux13~0 .extended_lut = "off";
defparam \scrolling_display|Mux13~0 .lut_mask = 64'h0A330A330033F033;
defparam \scrolling_display|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \scrolling_display|WideOr13~0 (
// Equation(s):
// \scrolling_display|WideOr13~0_combout  = ( \scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux9~2_combout  & !\scrolling_display|Mux8~3_combout ) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( 
// \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux10~1_combout ) # ((!\scrolling_display|Mux9~2_combout  & \scrolling_display|Mux12~0_combout )))) ) ) ) # ( \scrolling_display|Mux11~2_combout  & ( 
// !\scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux10~1_combout ) # (\scrolling_display|Mux12~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( 
// !\scrolling_display|Mux13~0_combout  & ( (\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux8~3_combout  & !\scrolling_display|Mux10~1_combout )) ) ) )

	.dataa(!\scrolling_display|Mux9~2_combout ),
	.datab(!\scrolling_display|Mux8~3_combout ),
	.datac(!\scrolling_display|Mux10~1_combout ),
	.datad(!\scrolling_display|Mux12~0_combout ),
	.datae(!\scrolling_display|Mux11~2_combout ),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr13~0 .extended_lut = "off";
defparam \scrolling_display|WideOr13~0 .lut_mask = 64'h40408088C0C88888;
defparam \scrolling_display|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \scrolling_display|WideOr12~0 (
// Equation(s):
// \scrolling_display|WideOr12~0_combout  = ( \scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout  & (\scrolling_display|Mux10~1_combout  & 
// \scrolling_display|Mux12~0_combout )) # (\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux10~1_combout  & !\scrolling_display|Mux12~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux10~1_combout ) # (\scrolling_display|Mux9~2_combout )))) ) ) ) # ( \scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux10~1_combout  $ (\scrolling_display|Mux12~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux9~2_combout  $ (((!\scrolling_display|Mux10~1_combout ) # (!\scrolling_display|Mux12~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux9~2_combout ),
	.datab(!\scrolling_display|Mux8~3_combout ),
	.datac(!\scrolling_display|Mux10~1_combout ),
	.datad(!\scrolling_display|Mux12~0_combout ),
	.datae(!\scrolling_display|Mux11~2_combout ),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr12~0 .extended_lut = "off";
defparam \scrolling_display|WideOr12~0 .lut_mask = 64'h44488008C4004008;
defparam \scrolling_display|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \scrolling_display|WideOr11~0 (
// Equation(s):
// \scrolling_display|WideOr11~0_combout  = ( \scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux9~2_combout  $ (((!\scrolling_display|Mux10~1_combout  & 
// !\scrolling_display|Mux12~0_combout ))))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux10~1_combout  $ 
// (\scrolling_display|Mux12~0_combout ))) # (\scrolling_display|Mux9~2_combout  & ((!\scrolling_display|Mux10~1_combout ) # (!\scrolling_display|Mux12~0_combout ))))) ) ) ) # ( \scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux10~1_combout  $ (\scrolling_display|Mux12~0_combout ))) # (\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux10~1_combout  & 
// \scrolling_display|Mux12~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux12~0_combout  & ((\scrolling_display|Mux10~1_combout ))) # 
// (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux9~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux9~2_combout ),
	.datab(!\scrolling_display|Mux8~3_combout ),
	.datac(!\scrolling_display|Mux10~1_combout ),
	.datad(!\scrolling_display|Mux12~0_combout ),
	.datae(!\scrolling_display|Mux11~2_combout ),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr11~0 .extended_lut = "off";
defparam \scrolling_display|WideOr11~0 .lut_mask = 64'h0C888048C4484888;
defparam \scrolling_display|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \scrolling_display|WideOr10~0 (
// Equation(s):
// \scrolling_display|WideOr10~0_combout  = ( \scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux10~1_combout ))) # 
// (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux9~2_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux10~1_combout  & 
// ((\scrolling_display|Mux12~0_combout ))) # (\scrolling_display|Mux10~1_combout  & (\scrolling_display|Mux9~2_combout  & !\scrolling_display|Mux12~0_combout )))) ) ) ) # ( \scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout  & ((!\scrolling_display|Mux12~0_combout ))) # (\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux10~1_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( 
// !\scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux8~3_combout  & \scrolling_display|Mux12~0_combout )) ) ) )

	.dataa(!\scrolling_display|Mux9~2_combout ),
	.datab(!\scrolling_display|Mux8~3_combout ),
	.datac(!\scrolling_display|Mux10~1_combout ),
	.datad(!\scrolling_display|Mux12~0_combout ),
	.datae(!\scrolling_display|Mux11~2_combout ),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr10~0 .extended_lut = "off";
defparam \scrolling_display|WideOr10~0 .lut_mask = 64'h0088C84004C0C088;
defparam \scrolling_display|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \scrolling_display|WideOr9~0 (
// Equation(s):
// \scrolling_display|WideOr9~0_combout  = ( \scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout ) # ((!\scrolling_display|Mux10~1_combout  & 
// !\scrolling_display|Mux12~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux9~2_combout  & !\scrolling_display|Mux8~3_combout ) ) ) ) # ( \scrolling_display|Mux11~2_combout  & 
// ( !\scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout ) # (!\scrolling_display|Mux10~1_combout ))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout  & ((\scrolling_display|Mux12~0_combout ) # (\scrolling_display|Mux10~1_combout ))) # (\scrolling_display|Mux9~2_combout  & ((!\scrolling_display|Mux10~1_combout ) # 
// (!\scrolling_display|Mux12~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux9~2_combout ),
	.datab(!\scrolling_display|Mux8~3_combout ),
	.datac(!\scrolling_display|Mux10~1_combout ),
	.datad(!\scrolling_display|Mux12~0_combout ),
	.datae(!\scrolling_display|Mux11~2_combout ),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr9~0 .extended_lut = "off";
defparam \scrolling_display|WideOr9~0 .lut_mask = 64'h4CC8C8C88888C888;
defparam \scrolling_display|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \scrolling_display|WideOr8~0 (
// Equation(s):
// \scrolling_display|WideOr8~0_combout  = ( \scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux10~1_combout ))) # 
// (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux9~2_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout ) # 
// ((!\scrolling_display|Mux10~1_combout ) # (!\scrolling_display|Mux12~0_combout )))) ) ) ) # ( \scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux9~2_combout  $ 
// (((!\scrolling_display|Mux10~1_combout  & !\scrolling_display|Mux12~0_combout ))))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux10~1_combout  & 
// ((\scrolling_display|Mux12~0_combout ) # (\scrolling_display|Mux9~2_combout ))) # (\scrolling_display|Mux10~1_combout  & ((!\scrolling_display|Mux12~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux9~2_combout ),
	.datab(!\scrolling_display|Mux8~3_combout ),
	.datac(!\scrolling_display|Mux10~1_combout ),
	.datad(!\scrolling_display|Mux12~0_combout ),
	.datae(!\scrolling_display|Mux11~2_combout ),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr8~0 .extended_lut = "off";
defparam \scrolling_display|WideOr8~0 .lut_mask = 64'h4CC04888CCC8C088;
defparam \scrolling_display|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \scrolling_display|WideOr7~0 (
// Equation(s):
// \scrolling_display|WideOr7~0_combout  = ( \scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux10~1_combout  & 
// !\scrolling_display|Mux12~0_combout ))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( \scrolling_display|Mux13~0_combout  & ( (!\scrolling_display|Mux8~3_combout  & ((!\scrolling_display|Mux9~2_combout  & (!\scrolling_display|Mux10~1_combout  $ 
// (\scrolling_display|Mux12~0_combout ))) # (\scrolling_display|Mux9~2_combout  & ((!\scrolling_display|Mux10~1_combout ) # (!\scrolling_display|Mux12~0_combout ))))) ) ) ) # ( \scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux10~1_combout  & (!\scrolling_display|Mux9~2_combout  $ (!\scrolling_display|Mux12~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~2_combout  & ( !\scrolling_display|Mux13~0_combout  & ( 
// (!\scrolling_display|Mux8~3_combout  & (!\scrolling_display|Mux12~0_combout  $ (((!\scrolling_display|Mux9~2_combout  & !\scrolling_display|Mux10~1_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux9~2_combout ),
	.datab(!\scrolling_display|Mux8~3_combout ),
	.datac(!\scrolling_display|Mux10~1_combout ),
	.datad(!\scrolling_display|Mux12~0_combout ),
	.datae(!\scrolling_display|Mux11~2_combout ),
	.dataf(!\scrolling_display|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr7~0 .extended_lut = "off";
defparam \scrolling_display|WideOr7~0 .lut_mask = 64'h4C804080C4488000;
defparam \scrolling_display|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N18
cyclonev_lcell_comb \scrolling_display|Mux2~2 (
// Equation(s):
// \scrolling_display|Mux2~2_combout  = ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & 
// \scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~2 .extended_lut = "off";
defparam \scrolling_display|Mux2~2 .lut_mask = 64'h0000000042000000;
defparam \scrolling_display|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N48
cyclonev_lcell_comb \scrolling_display|Mux2~1 (
// Equation(s):
// \scrolling_display|Mux2~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [3])) ) ) ) # ( 
// !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [3])) ) ) ) # ( \control_regs|algorithm_select_reg [1] & 
// ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [3]))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & 
// ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [3] & ((\control_regs|algorithm_select_reg [0]) # (\scrolling_display|text_pointer [2])))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~1 .extended_lut = "off";
defparam \scrolling_display|Mux2~1 .lut_mask = 64'h0171004000880011;
defparam \scrolling_display|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N36
cyclonev_lcell_comb \scrolling_display|Mux2~3 (
// Equation(s):
// \scrolling_display|Mux2~3_combout  = ( \scrolling_display|Mux2~1_combout  & ( (!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux2~2_combout ) ) ) # ( !\scrolling_display|Mux2~1_combout  & ( (\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux2~2_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~3 .extended_lut = "off";
defparam \scrolling_display|Mux2~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \scrolling_display|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N42
cyclonev_lcell_comb \scrolling_display|Mux5~1 (
// Equation(s):
// \scrolling_display|Mux5~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [3])) ) ) ) # ( 
// !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [2] & !\control_regs|algorithm_select_reg [0])))) ) ) 
// ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [3]))) ) ) 
// ) # ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & (!\control_regs|algorithm_select_reg [0] $ (\scrolling_display|text_pointer [1])))) ) 
// ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~1 .extended_lut = "off";
defparam \scrolling_display|Mux5~1 .lut_mask = 64'h41001000F8002200;
defparam \scrolling_display|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux5~0 (
// Equation(s):
// \scrolling_display|Mux5~0_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1] & ((\control_regs|algorithm_select_reg [0]))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2])))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] 
// & \scrolling_display|text_pointer [3])) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]) # 
// (\control_regs|algorithm_select_reg [0])))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [0] $ (!\scrolling_display|text_pointer [3])))) ) ) ) # ( !\control_regs|algorithm_select_reg 
// [1] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [2] & ((!\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [1])) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] & 
// \scrolling_display|text_pointer [3])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~0 .extended_lut = "off";
defparam \scrolling_display|Mux5~0 .lut_mask = 64'h041401A600880035;
defparam \scrolling_display|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N27
cyclonev_lcell_comb \scrolling_display|Mux5~2 (
// Equation(s):
// \scrolling_display|Mux5~2_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|Mux5~1_combout  ) ) # ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|Mux5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux5~1_combout ),
	.datad(!\scrolling_display|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~2 .extended_lut = "off";
defparam \scrolling_display|Mux5~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \scrolling_display|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N39
cyclonev_lcell_comb \scrolling_display|Mux6~1 (
// Equation(s):
// \scrolling_display|Mux6~1_combout  = ( \scrolling_display|Mux41~6_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux34~1_combout )) # (\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|Mux41~7_combout ))))) ) ) # ( !\scrolling_display|Mux41~6_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [3])) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|Mux34~1_combout )) # (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~7_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux34~1_combout ),
	.datad(!\scrolling_display|Mux41~7_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux6~1 .extended_lut = "off";
defparam \scrolling_display|Mux6~1 .lut_mask = 64'h2637263704150415;
defparam \scrolling_display|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N18
cyclonev_lcell_comb \scrolling_display|Mux6~0 (
// Equation(s):
// \scrolling_display|Mux6~0_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & ((!\control_regs|algorithm_select_reg [1] & ((!\scrolling_display|text_pointer [0]) # (\control_regs|algorithm_select_reg [0]))) # 
// (\control_regs|algorithm_select_reg [1] & (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [0])))) ) ) # ( !\scrolling_display|text_pointer [2] & ( (!\control_regs|algorithm_select_reg [0] & (!\control_regs|algorithm_select_reg 
// [1] & (!\scrolling_display|text_pointer [1]))) # (\control_regs|algorithm_select_reg [0] & (((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [0])))) ) )

	.dataa(!\control_regs|algorithm_select_reg [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux6~0 .extended_lut = "off";
defparam \scrolling_display|Mux6~0 .lut_mask = 64'hB3B0B3B0B020B020;
defparam \scrolling_display|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y14_N57
cyclonev_lcell_comb \scrolling_display|Mux6~2 (
// Equation(s):
// \scrolling_display|Mux6~2_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [3] & \scrolling_display|Mux6~0_combout ) ) ) # ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|Mux6~1_combout  ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux6~1_combout ),
	.datad(!\scrolling_display|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux6~2 .extended_lut = "off";
defparam \scrolling_display|Mux6~2 .lut_mask = 64'h0F0F0F0F00AA00AA;
defparam \scrolling_display|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N30
cyclonev_lcell_comb \scrolling_display|Mux1~1 (
// Equation(s):
// \scrolling_display|Mux1~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [3] & 
// !\scrolling_display|text_pointer [0]))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]) # ((\control_regs|algorithm_select_reg 
// [0] & !\scrolling_display|text_pointer [0])))) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] & ( (\control_regs|algorithm_select_reg [0] & !\scrolling_display|text_pointer [3]) ) ) ) # ( 
// !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [2] & ( !\scrolling_display|text_pointer [3] ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~1 .extended_lut = "off";
defparam \scrolling_display|Mux1~1 .lut_mask = 64'hF0F03030B0A02000;
defparam \scrolling_display|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux1~0 (
// Equation(s):
// \scrolling_display|Mux1~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3]) # (\control_regs|algorithm_select_reg [0]))) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3]) # ((\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] & !\control_regs|algorithm_select_reg [1]))) ) ) ) # 
// ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & !\scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [0] & ( 
// !\scrolling_display|text_pointer [3] ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\control_regs|algorithm_select_reg [0]),
	.datad(!\control_regs|algorithm_select_reg [1]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~0 .extended_lut = "off";
defparam \scrolling_display|Mux1~0 .lut_mask = 64'hAAAA8888BAAA8C8C;
defparam \scrolling_display|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N27
cyclonev_lcell_comb \scrolling_display|Mux1~2 (
// Equation(s):
// \scrolling_display|Mux1~2_combout  = ( \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|Mux1~1_combout ) # (!\scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|Mux1~1_combout  & 
// \scrolling_display|text_pointer [4]) ) )

	.dataa(!\scrolling_display|Mux1~1_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~2 .extended_lut = "off";
defparam \scrolling_display|Mux1~2 .lut_mask = 64'h0A0A0A0AFAFAFAFA;
defparam \scrolling_display|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N12
cyclonev_lcell_comb \scrolling_display|Mux3~1 (
// Equation(s):
// \scrolling_display|Mux3~1_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [1] & 
// !\scrolling_display|text_pointer [3]))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [1] & 
// !\scrolling_display|text_pointer [3]))) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & (\scrolling_display|text_pointer [1] & 
// !\scrolling_display|text_pointer [3]))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [2] 
// $ (\control_regs|algorithm_select_reg [0])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux3~1 .extended_lut = "off";
defparam \scrolling_display|Mux3~1 .lut_mask = 64'hF900020010000200;
defparam \scrolling_display|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N30
cyclonev_lcell_comb \scrolling_display|Mux3~0 (
// Equation(s):
// \scrolling_display|Mux3~0_combout  = ( \control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (((!\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [3])))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] $ (!\scrolling_display|text_pointer [3])))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( \scrolling_display|text_pointer [0] & 
// ( (\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & \scrolling_display|text_pointer [1])) ) ) ) # ( \control_regs|algorithm_select_reg [1] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [3] & 
// ((!\control_regs|algorithm_select_reg [0] & ((\scrolling_display|text_pointer [1]))) # (\control_regs|algorithm_select_reg [0] & (!\scrolling_display|text_pointer [2])))) ) ) ) # ( !\control_regs|algorithm_select_reg [1] & ( 
// !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [2] & (\control_regs|algorithm_select_reg [0] & ((\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [2] & (!\control_regs|algorithm_select_reg [0] & 
// (\scrolling_display|text_pointer [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\control_regs|algorithm_select_reg [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\control_regs|algorithm_select_reg [1]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux3~0 .extended_lut = "off";
defparam \scrolling_display|Mux3~0 .lut_mask = 64'h0426002E010101C4;
defparam \scrolling_display|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N39
cyclonev_lcell_comb \scrolling_display|Mux3~2 (
// Equation(s):
// \scrolling_display|Mux3~2_combout  = ( \scrolling_display|Mux3~0_combout  & ( (!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux3~1_combout ) ) ) # ( !\scrolling_display|Mux3~0_combout  & ( (\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux3~1_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux3~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux3~2 .extended_lut = "off";
defparam \scrolling_display|Mux3~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \scrolling_display|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N24
cyclonev_lcell_comb \scrolling_display|Mux4~1 (
// Equation(s):
// \scrolling_display|Mux4~1_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] $ 
// (!\control_regs|algorithm_select_reg [1]))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & !\control_regs|algorithm_select_reg [1])))) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg 
// [0] & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [3] & ((\control_regs|algorithm_select_reg [1]) # (\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( 
// !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [1] & !\scrolling_display|text_pointer [3]))) ) ) ) # ( !\scrolling_display|text_pointer [2] & 
// ( !\control_regs|algorithm_select_reg [0] & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & (!\control_regs|algorithm_select_reg [1] & !\scrolling_display|text_pointer [3]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~1 .extended_lut = "off";
defparam \scrolling_display|Mux4~1 .lut_mask = 64'h4000800015006800;
defparam \scrolling_display|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \scrolling_display|Mux4~0 (
// Equation(s):
// \scrolling_display|Mux4~0_combout  = ( \scrolling_display|text_pointer [2] & ( \control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & (\control_regs|algorithm_select_reg [1] & 
// \scrolling_display|text_pointer [3]))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [3] $ (((!\scrolling_display|text_pointer [1]) # (!\control_regs|algorithm_select_reg [1]))))) ) ) ) # ( !\scrolling_display|text_pointer [2] 
// & ( \control_regs|algorithm_select_reg [0] & ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] $ (!\control_regs|algorithm_select_reg [1]))) # (\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_pointer [1] & !\control_regs|algorithm_select_reg [1])))) ) ) ) # ( \scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( ((!\scrolling_display|text_pointer [0] & \scrolling_display|text_pointer 
// [3])) # (\scrolling_display|text_pointer [1]) ) ) ) # ( !\scrolling_display|text_pointer [2] & ( !\control_regs|algorithm_select_reg [0] & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer 
// [3])) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\control_regs|algorithm_select_reg [1]),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\control_regs|algorithm_select_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~0 .extended_lut = "off";
defparam \scrolling_display|Mux4~0 .lut_mask = 64'h002233BB00680156;
defparam \scrolling_display|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \scrolling_display|Mux4~2 (
// Equation(s):
// \scrolling_display|Mux4~2_combout  = ( \scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux4~1_combout ) ) ) # ( !\scrolling_display|Mux4~0_combout  & ( (\scrolling_display|text_pointer [4] & 
// \scrolling_display|Mux4~1_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~2 .extended_lut = "off";
defparam \scrolling_display|Mux4~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \scrolling_display|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N42
cyclonev_lcell_comb \scrolling_display|WideOr6~0 (
// Equation(s):
// \scrolling_display|WideOr6~0_combout  = ( \scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux1~2_combout  & ((\scrolling_display|Mux6~2_combout ) # 
// (\scrolling_display|Mux5~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & !\scrolling_display|Mux1~2_combout ) ) ) ) # ( \scrolling_display|Mux3~2_combout  & ( 
// !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & (\scrolling_display|Mux5~2_combout  & (\scrolling_display|Mux6~2_combout  & !\scrolling_display|Mux1~2_combout ))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( 
// !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((\scrolling_display|Mux6~2_combout ) # (\scrolling_display|Mux2~3_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux2~3_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux6~2_combout ),
	.datad(!\scrolling_display|Mux1~2_combout ),
	.datae(!\scrolling_display|Mux3~2_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr6~0 .extended_lut = "off";
defparam \scrolling_display|WideOr6~0 .lut_mask = 64'h5F000200AA002A00;
defparam \scrolling_display|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N24
cyclonev_lcell_comb \scrolling_display|WideOr5~0 (
// Equation(s):
// \scrolling_display|WideOr5~0_combout  = ( \scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & (\scrolling_display|Mux5~2_combout  & !\scrolling_display|Mux1~2_combout )) ) ) ) # ( 
// !\scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux5~2_combout  & (!\scrolling_display|Mux1~2_combout  & (!\scrolling_display|Mux2~3_combout  $ (\scrolling_display|Mux6~2_combout )))) ) ) ) # ( 
// \scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout  & (\scrolling_display|Mux5~2_combout  & !\scrolling_display|Mux6~2_combout )) # 
// (\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux5~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux6~2_combout  & 
// (\scrolling_display|Mux2~3_combout )) # (\scrolling_display|Mux6~2_combout  & ((!\scrolling_display|Mux5~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux2~3_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux6~2_combout ),
	.datad(!\scrolling_display|Mux1~2_combout ),
	.datae(!\scrolling_display|Mux3~2_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr5~0 .extended_lut = "off";
defparam \scrolling_display|WideOr5~0 .lut_mask = 64'h5C00640084002200;
defparam \scrolling_display|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N30
cyclonev_lcell_comb \scrolling_display|WideOr4~0 (
// Equation(s):
// \scrolling_display|WideOr4~0_combout  = ( \scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux1~2_combout  & ((\scrolling_display|Mux6~2_combout ) # 
// (\scrolling_display|Mux5~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & (!\scrolling_display|Mux2~3_combout  $ (!\scrolling_display|Mux5~2_combout  $ 
// (!\scrolling_display|Mux6~2_combout )))) ) ) ) # ( \scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout  & ((!\scrolling_display|Mux6~2_combout ) # 
// (\scrolling_display|Mux5~2_combout ))) # (\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux5~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & 
// (!\scrolling_display|Mux6~2_combout  $ (((!\scrolling_display|Mux5~2_combout ) # (\scrolling_display|Mux2~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux2~3_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux6~2_combout ),
	.datad(!\scrolling_display|Mux1~2_combout ),
	.datae(!\scrolling_display|Mux3~2_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr4~0 .extended_lut = "off";
defparam \scrolling_display|WideOr4~0 .lut_mask = 64'h2D00E60096002A00;
defparam \scrolling_display|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \scrolling_display|WideOr3~0 (
// Equation(s):
// \scrolling_display|WideOr3~0_combout  = ( \scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux1~2_combout  & (!\scrolling_display|Mux5~2_combout  $ 
// (\scrolling_display|Mux6~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux5~2_combout ) # (!\scrolling_display|Mux2~3_combout  $ 
// (!\scrolling_display|Mux6~2_combout )))) ) ) ) # ( \scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout  & (\scrolling_display|Mux5~2_combout  & 
// !\scrolling_display|Mux6~2_combout )) # (\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux5~2_combout  & \scrolling_display|Mux6~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( 
// (\scrolling_display|Mux5~2_combout  & (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout ) # (\scrolling_display|Mux6~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux2~3_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux6~2_combout ),
	.datad(!\scrolling_display|Mux1~2_combout ),
	.datae(!\scrolling_display|Mux3~2_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr3~0 .extended_lut = "off";
defparam \scrolling_display|WideOr3~0 .lut_mask = 64'h23002400DE008200;
defparam \scrolling_display|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N18
cyclonev_lcell_comb \scrolling_display|WideOr2~0 (
// Equation(s):
// \scrolling_display|WideOr2~0_combout  = ( \scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & !\scrolling_display|Mux1~2_combout ) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( 
// \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout ) # ((!\scrolling_display|Mux5~2_combout ) # (!\scrolling_display|Mux6~2_combout )))) ) ) ) # ( \scrolling_display|Mux3~2_combout  & ( 
// !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout ) # ((!\scrolling_display|Mux5~2_combout  & !\scrolling_display|Mux6~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( 
// !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout  & ((\scrolling_display|Mux6~2_combout ) # (\scrolling_display|Mux5~2_combout ))) # (\scrolling_display|Mux2~3_combout  & 
// ((!\scrolling_display|Mux6~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux2~3_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux6~2_combout ),
	.datad(!\scrolling_display|Mux1~2_combout ),
	.datae(!\scrolling_display|Mux3~2_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr2~0 .extended_lut = "off";
defparam \scrolling_display|WideOr2~0 .lut_mask = 64'h7A00EA00FE00AA00;
defparam \scrolling_display|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N48
cyclonev_lcell_comb \scrolling_display|WideOr1~0 (
// Equation(s):
// \scrolling_display|WideOr1~0_combout  = ( \scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux6~2_combout ) # 
// (\scrolling_display|Mux5~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout  & ((\scrolling_display|Mux6~2_combout ) # 
// (\scrolling_display|Mux5~2_combout ))) # (\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux5~2_combout )))) ) ) ) # ( \scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & 
// ((!\scrolling_display|Mux5~2_combout ) # ((!\scrolling_display|Mux2~3_combout  & \scrolling_display|Mux6~2_combout )))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & 
// (((\scrolling_display|Mux6~2_combout ) # (\scrolling_display|Mux5~2_combout )) # (\scrolling_display|Mux2~3_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux2~3_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux6~2_combout ),
	.datad(!\scrolling_display|Mux1~2_combout ),
	.datae(!\scrolling_display|Mux3~2_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr1~0 .extended_lut = "off";
defparam \scrolling_display|WideOr1~0 .lut_mask = 64'h7F00CE006E00A200;
defparam \scrolling_display|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N54
cyclonev_lcell_comb \scrolling_display|WideOr0~0 (
// Equation(s):
// \scrolling_display|WideOr0~0_combout  = ( !\scrolling_display|Mux3~2_combout  & ( \scrolling_display|Mux4~2_combout  & ( (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux5~2_combout  $ 
// (!\scrolling_display|Mux6~2_combout ))) # (\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux5~2_combout  & !\scrolling_display|Mux6~2_combout )))) ) ) ) # ( \scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( 
// (!\scrolling_display|Mux1~2_combout  & (!\scrolling_display|Mux5~2_combout  $ (((!\scrolling_display|Mux2~3_combout  & \scrolling_display|Mux6~2_combout ))))) ) ) ) # ( !\scrolling_display|Mux3~2_combout  & ( !\scrolling_display|Mux4~2_combout  & ( 
// (!\scrolling_display|Mux1~2_combout  & ((!\scrolling_display|Mux2~3_combout  & (!\scrolling_display|Mux5~2_combout  $ (!\scrolling_display|Mux6~2_combout ))) # (\scrolling_display|Mux2~3_combout  & ((!\scrolling_display|Mux5~2_combout ) # 
// (\scrolling_display|Mux6~2_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux2~3_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux6~2_combout ),
	.datad(!\scrolling_display|Mux1~2_combout ),
	.datae(!\scrolling_display|Mux3~2_combout ),
	.dataf(!\scrolling_display|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr0~0 .extended_lut = "off";
defparam \scrolling_display|WideOr0~0 .lut_mask = 64'h6D00C60068000000;
defparam \scrolling_display|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \hps_read_control~input (
	.i(hps_read_control),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_read_control~input_o ));
// synopsys translate_off
defparam \hps_read_control~input .bus_hold = "false";
defparam \hps_read_control~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \control_regs|readdata[0]~0 (
// Equation(s):
// \control_regs|readdata[0]~0_combout  = ( \hps_address_control[1]~input_o  & ( \hps_chipselect_control~input_o  & ( (!\hps_address_control[0]~input_o  & (\hps_read_control~input_o  & \processor|done~q )) ) ) )

	.dataa(!\hps_address_control[0]~input_o ),
	.datab(!\hps_read_control~input_o ),
	.datac(!\processor|done~q ),
	.datad(gnd),
	.datae(!\hps_address_control[1]~input_o ),
	.dataf(!\hps_chipselect_control~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_regs|readdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_regs|readdata[0]~0 .extended_lut = "off";
defparam \control_regs|readdata[0]~0 .lut_mask = 64'h0000000000000202;
defparam \control_regs|readdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \hps_writedata_control[5]~input (
	.i(hps_writedata_control[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[5]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[5]~input .bus_hold = "false";
defparam \hps_writedata_control[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \hps_writedata_control[6]~input (
	.i(hps_writedata_control[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[6]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[6]~input .bus_hold = "false";
defparam \hps_writedata_control[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N92
cyclonev_io_ibuf \hps_writedata_control[7]~input (
	.i(hps_writedata_control[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[7]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[7]~input .bus_hold = "false";
defparam \hps_writedata_control[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \hps_writedata_control[8]~input (
	.i(hps_writedata_control[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[8]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[8]~input .bus_hold = "false";
defparam \hps_writedata_control[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \hps_writedata_control[9]~input (
	.i(hps_writedata_control[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[9]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[9]~input .bus_hold = "false";
defparam \hps_writedata_control[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \hps_writedata_control[10]~input (
	.i(hps_writedata_control[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[10]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[10]~input .bus_hold = "false";
defparam \hps_writedata_control[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \hps_writedata_control[11]~input (
	.i(hps_writedata_control[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[11]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[11]~input .bus_hold = "false";
defparam \hps_writedata_control[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N35
cyclonev_io_ibuf \hps_writedata_control[12]~input (
	.i(hps_writedata_control[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[12]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[12]~input .bus_hold = "false";
defparam \hps_writedata_control[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \hps_writedata_control[13]~input (
	.i(hps_writedata_control[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[13]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[13]~input .bus_hold = "false";
defparam \hps_writedata_control[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \hps_writedata_control[14]~input (
	.i(hps_writedata_control[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[14]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[14]~input .bus_hold = "false";
defparam \hps_writedata_control[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \hps_writedata_control[15]~input (
	.i(hps_writedata_control[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[15]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[15]~input .bus_hold = "false";
defparam \hps_writedata_control[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \hps_writedata_control[16]~input (
	.i(hps_writedata_control[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[16]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[16]~input .bus_hold = "false";
defparam \hps_writedata_control[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N75
cyclonev_io_ibuf \hps_writedata_control[17]~input (
	.i(hps_writedata_control[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[17]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[17]~input .bus_hold = "false";
defparam \hps_writedata_control[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \hps_writedata_control[18]~input (
	.i(hps_writedata_control[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[18]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[18]~input .bus_hold = "false";
defparam \hps_writedata_control[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \hps_writedata_control[19]~input (
	.i(hps_writedata_control[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[19]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[19]~input .bus_hold = "false";
defparam \hps_writedata_control[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \hps_writedata_control[20]~input (
	.i(hps_writedata_control[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[20]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[20]~input .bus_hold = "false";
defparam \hps_writedata_control[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N75
cyclonev_io_ibuf \hps_writedata_control[21]~input (
	.i(hps_writedata_control[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[21]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[21]~input .bus_hold = "false";
defparam \hps_writedata_control[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \hps_writedata_control[22]~input (
	.i(hps_writedata_control[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[22]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[22]~input .bus_hold = "false";
defparam \hps_writedata_control[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \hps_writedata_control[23]~input (
	.i(hps_writedata_control[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[23]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[23]~input .bus_hold = "false";
defparam \hps_writedata_control[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \hps_writedata_control[24]~input (
	.i(hps_writedata_control[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[24]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[24]~input .bus_hold = "false";
defparam \hps_writedata_control[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \hps_writedata_control[25]~input (
	.i(hps_writedata_control[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[25]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[25]~input .bus_hold = "false";
defparam \hps_writedata_control[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \hps_writedata_control[26]~input (
	.i(hps_writedata_control[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[26]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[26]~input .bus_hold = "false";
defparam \hps_writedata_control[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \hps_writedata_control[27]~input (
	.i(hps_writedata_control[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[27]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[27]~input .bus_hold = "false";
defparam \hps_writedata_control[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \hps_writedata_control[28]~input (
	.i(hps_writedata_control[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[28]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[28]~input .bus_hold = "false";
defparam \hps_writedata_control[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \hps_writedata_control[29]~input (
	.i(hps_writedata_control[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[29]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[29]~input .bus_hold = "false";
defparam \hps_writedata_control[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \hps_writedata_control[30]~input (
	.i(hps_writedata_control[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[30]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[30]~input .bus_hold = "false";
defparam \hps_writedata_control[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \hps_writedata_control[31]~input (
	.i(hps_writedata_control[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hps_writedata_control[31]~input_o ));
// synopsys translate_off
defparam \hps_writedata_control[31]~input .bus_hold = "false";
defparam \hps_writedata_control[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y23_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
