GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top.v'
Analyzing Verilog file 'D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\led_part\gowin_prom.v'
Analyzing Verilog file 'D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\led_part\gowin_sdpb.v'
Compiling module 'sram_top'("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top.v":1)
Compiling module 'Gowin_pROM'("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\led_part\gowin_prom.v":10)
Compiling module 'Gowin_SDPB'("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\led_part\gowin_sdpb.v":10)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 9 for port 'ada'("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top.v":57)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 9 for port 'adb'("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top.v":59)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top.v":68)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top.v":129)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top.v":141)
NOTE  (EX0101) : Current top module is "sram_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top_pack\temp\gwsyn\sram_top.vg" completed
Generate wrapper file "D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top_pack\temp\gwsyn\sram_top_wrapper.v" completed
[100%] Generate report file "D:\GaoYun\work\lvds1280_800_7to1_led_screen\test_board\7001_pack\project\src\sram_top_pack\temp\gwsyn\sram_top_syn.rpt.html" completed
GowinSynthesis finish
