MODULE main
VAR
    state: {q1, q2, q3, q4};
ASSIGN
    init(state) := q3;
    next(state) :=
        case
          state = q1: {q2};
          state = q2: {q2}; 
          state = q3: {q1, q2, q4};
          state = q4: {q3};
        esac;
DEFINE
    a := state = q3 | state = q4;
    b := state = q2 | state = q4;
LTLSPEC a U X(a & !b)
