<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.1.3">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting keepoldvectorfont="yes"/>
<setting verticaltext="up"/>
</settings>
<grid distance="50" unitdist="mm" unit="mm" style="lines" multiple="1" display="no" altdistance="50" altunitdist="mil" altunit="mil"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="16" name="Bottom" color="4" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="1" visible="yes" active="yes"/>
<layer number="30" name="bStop" color="7" fill="1" visible="yes" active="yes"/>
<layer number="31" name="tCream" color="7" fill="1" visible="yes" active="yes"/>
<layer number="32" name="bCream" color="7" fill="1" visible="yes" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="1" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="4" fill="1" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="0" fill="1" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="0" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<description>Upverter Parts Library

Created by Upverter.com</description>
<packages>
<package name="XILINX_XC3S50A-4VQG100C_0">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="-6.35" y1="-6.35" x2="6.35" y2="-6.35" width="0.15" layer="21"/>
<wire x1="-6.35" y1="6.35" x2="6.35" y2="6.35" width="0.15" layer="21"/>
<wire x1="6.35" y1="-6.35" x2="6.35" y2="6.35" width="0.15" layer="21"/>
<wire x1="-6.35" y1="-6.35" x2="-6.35" y2="6.35" width="0.15" layer="21"/>
<wire x1="-7" y1="-7" x2="7" y2="-7" width="0.1" layer="51"/>
<wire x1="-7" y1="7" x2="7" y2="7" width="0.1" layer="51"/>
<wire x1="7" y1="-7" x2="7" y2="7" width="0.1" layer="51"/>
<wire x1="-7" y1="-7" x2="-7" y2="7" width="0.1" layer="51"/>
<wire x1="-8.4" y1="-8.4" x2="-8.4" y2="8.4" width="0.1" layer="39"/>
<wire x1="-8.4" y1="8.4" x2="8.4" y2="8.4" width="0.1" layer="39"/>
<wire x1="8.4" y1="8.4" x2="8.4" y2="-8.4" width="0.1" layer="39"/>
<wire x1="8.4" y1="-8.4" x2="-8.4" y2="-8.4" width="0.1" layer="39"/>
<text x="-9.4" y="8.4" size="1" layer="25">&gt;NAME</text>
<circle x="-5.35" y="5.35" radius="0.3" width="0.6" layer="21"/>
<circle x="-7.525" y="6.675" radius="0.125" width="0.25" layer="21"/>
<circle x="-6.1" y="6.1" radius="0.5" width="0.1" layer="51"/>
<smd name="100" x="-6" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="99" x="-5.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="98" x="-5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="97" x="-4.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="96" x="-4" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="95" x="-3.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="94" x="-3" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="93" x="-2.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="92" x="-2" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="91" x="-1.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="90" x="-1" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="89" x="-0.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="88" x="0" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="87" x="0.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="86" x="1" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="85" x="1.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="84" x="2" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="83" x="2.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="82" x="3" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="81" x="3.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="80" x="4" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="79" x="4.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="78" x="5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="77" x="5.5" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="76" x="6" y="7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="75" x="7.525" y="6" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="74" x="7.525" y="5.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="73" x="7.525" y="5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="72" x="7.525" y="4.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="71" x="7.525" y="4" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="70" x="7.525" y="3.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="69" x="7.525" y="3" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="68" x="7.525" y="2.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="67" x="7.525" y="2" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="66" x="7.525" y="1.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="65" x="7.525" y="1" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="64" x="7.525" y="0.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="63" x="7.525" y="0" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="62" x="7.525" y="-0.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="61" x="7.525" y="-1" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="60" x="7.525" y="-1.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="59" x="7.525" y="-2" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="58" x="7.525" y="-2.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="57" x="7.525" y="-3" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="56" x="7.525" y="-3.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="55" x="7.525" y="-4" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="54" x="7.525" y="-4.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="53" x="7.525" y="-5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="52" x="7.525" y="-5.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="51" x="7.525" y="-6" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="50" x="6" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="49" x="5.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="48" x="5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="47" x="4.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="46" x="4" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="45" x="3.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="44" x="3" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="43" x="2.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="42" x="2" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="41" x="1.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="40" x="1" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="39" x="0.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="38" x="0" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="37" x="-0.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="36" x="-1" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="35" x="-1.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="34" x="-2" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="33" x="-2.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="32" x="-3" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="31" x="-3.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="30" x="-4" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="29" x="-4.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="28" x="-5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="27" x="-5.5" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="26" x="-6" y="-7.525" dx="0.25" dy="1.55" layer="1" roundness="100"/>
<smd name="25" x="-7.525" y="-6" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="24" x="-7.525" y="-5.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="23" x="-7.525" y="-5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="22" x="-7.525" y="-4.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="21" x="-7.525" y="-4" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="20" x="-7.525" y="-3.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="19" x="-7.525" y="-3" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="18" x="-7.525" y="-2.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="17" x="-7.525" y="-2" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="16" x="-7.525" y="-1.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="15" x="-7.525" y="-1" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="14" x="-7.525" y="-0.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="13" x="-7.525" y="0" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="12" x="-7.525" y="0.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="11" x="-7.525" y="1" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="10" x="-7.525" y="1.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="9" x="-7.525" y="2" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="8" x="-7.525" y="2.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="7" x="-7.525" y="3" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="6" x="-7.525" y="3.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="5" x="-7.525" y="4" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="4" x="-7.525" y="4.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="3" x="-7.525" y="5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="2" x="-7.525" y="5.5" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
<smd name="1" x="-7.525" y="6" dx="0.25" dy="1.55" layer="1" roundness="100" rot="R90"/>
</package>
<package name="XILINX_XC3S50A-4VQG100C_1">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="-6.25" y1="-6.25" x2="-6.25" y2="6.25" width="0.15" layer="21"/>
<wire x1="6.25" y1="-6.25" x2="6.25" y2="6.25" width="0.15" layer="21"/>
<wire x1="-6.25" y1="6.25" x2="6.25" y2="6.25" width="0.15" layer="21"/>
<wire x1="-6.25" y1="-6.25" x2="6.25" y2="-6.25" width="0.15" layer="21"/>
<wire x1="-7" y1="-7" x2="-7" y2="7" width="0.1" layer="51"/>
<wire x1="7" y1="-7" x2="7" y2="7" width="0.1" layer="51"/>
<wire x1="-7" y1="7" x2="7" y2="7" width="0.1" layer="51"/>
<wire x1="-7" y1="-7" x2="7" y2="-7" width="0.1" layer="51"/>
<wire x1="-8.7" y1="-8.7" x2="-8.7" y2="8.7" width="0.1" layer="39"/>
<wire x1="-8.7" y1="8.7" x2="8.7" y2="8.7" width="0.1" layer="39"/>
<wire x1="8.7" y1="8.7" x2="8.7" y2="-8.7" width="0.1" layer="39"/>
<wire x1="8.7" y1="-8.7" x2="-8.7" y2="-8.7" width="0.1" layer="39"/>
<text x="-9.7" y="8.7" size="1" layer="25">&gt;NAME</text>
<circle x="-7.55" y="6.7" radius="0.125" width="0.25" layer="21"/>
<circle x="-5.25" y="5.25" radius="0.3" width="0.6" layer="21"/>
<circle x="-6.1" y="6.1" radius="0.5" width="0.1" layer="51"/>
<smd name="1" x="-7.55" y="6" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="2" x="-7.55" y="5.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="3" x="-7.55" y="5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="4" x="-7.55" y="4.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="5" x="-7.55" y="4" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="6" x="-7.55" y="3.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="7" x="-7.55" y="3" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="8" x="-7.55" y="2.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="9" x="-7.55" y="2" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="10" x="-7.55" y="1.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="11" x="-7.55" y="1" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="12" x="-7.55" y="0.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="13" x="-7.55" y="0" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="14" x="-7.55" y="-0.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="15" x="-7.55" y="-1" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="16" x="-7.55" y="-1.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="17" x="-7.55" y="-2" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="18" x="-7.55" y="-2.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="19" x="-7.55" y="-3" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="20" x="-7.55" y="-3.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="21" x="-7.55" y="-4" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="22" x="-7.55" y="-4.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="23" x="-7.55" y="-5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="24" x="-7.55" y="-5.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="25" x="-7.55" y="-6" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="26" x="-6" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="27" x="-5.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="28" x="-5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="29" x="-4.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="30" x="-4" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="31" x="-3.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="32" x="-3" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="33" x="-2.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="34" x="-2" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="35" x="-1.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="36" x="-1" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="37" x="-0.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="38" x="0" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="39" x="0.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="40" x="1" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="41" x="1.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="42" x="2" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="43" x="2.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="44" x="3" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="45" x="3.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="46" x="4" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="47" x="4.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="48" x="5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="49" x="5.5" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="50" x="6" y="-7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="51" x="7.55" y="-6" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="52" x="7.55" y="-5.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="53" x="7.55" y="-5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="54" x="7.55" y="-4.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="55" x="7.55" y="-4" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="56" x="7.55" y="-3.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="57" x="7.55" y="-3" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="58" x="7.55" y="-2.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="59" x="7.55" y="-2" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="60" x="7.55" y="-1.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="61" x="7.55" y="-1" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="62" x="7.55" y="-0.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="63" x="7.55" y="0" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="64" x="7.55" y="0.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="65" x="7.55" y="1" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="66" x="7.55" y="1.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="67" x="7.55" y="2" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="68" x="7.55" y="2.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="69" x="7.55" y="3" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="70" x="7.55" y="3.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="71" x="7.55" y="4" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="72" x="7.55" y="4.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="73" x="7.55" y="5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="74" x="7.55" y="5.5" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="75" x="7.55" y="6" dx="0.3" dy="1.8" layer="1" roundness="100" rot="R90"/>
<smd name="76" x="6" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="77" x="5.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="78" x="5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="79" x="4.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="80" x="4" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="81" x="3.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="82" x="3" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="83" x="2.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="84" x="2" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="85" x="1.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="86" x="1" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="87" x="0.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="88" x="0" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="89" x="-0.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="90" x="-1" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="91" x="-1.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="92" x="-2" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="93" x="-2.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="94" x="-3" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="95" x="-3.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="96" x="-4" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="97" x="-4.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="98" x="-5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="99" x="-5.5" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
<smd name="100" x="-6" y="7.55" dx="0.3" dy="1.8" layer="1" roundness="100"/>
</package>
<package name="XILINX_XC3S50A-4VQG100C_2">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="-6.15" y1="-6.15" x2="6.15" y2="-6.15" width="0.15" layer="21"/>
<wire x1="-6.15" y1="6.15" x2="6.15" y2="6.15" width="0.15" layer="21"/>
<wire x1="6.15" y1="-6.15" x2="6.15" y2="6.15" width="0.15" layer="21"/>
<wire x1="-6.15" y1="-6.15" x2="-6.15" y2="6.15" width="0.15" layer="21"/>
<wire x1="-7" y1="-7" x2="7" y2="-7" width="0.1" layer="51"/>
<wire x1="-7" y1="7" x2="7" y2="7" width="0.1" layer="51"/>
<wire x1="7" y1="-7" x2="7" y2="7" width="0.1" layer="51"/>
<wire x1="-7" y1="-7" x2="-7" y2="7" width="0.1" layer="51"/>
<wire x1="-9.15" y1="-9.15" x2="-9.15" y2="9.15" width="0.1" layer="39"/>
<wire x1="-9.15" y1="9.15" x2="9.15" y2="9.15" width="0.1" layer="39"/>
<wire x1="9.15" y1="9.15" x2="9.15" y2="-9.15" width="0.1" layer="39"/>
<wire x1="9.15" y1="-9.15" x2="-9.15" y2="-9.15" width="0.1" layer="39"/>
<text x="-10.15" y="9.15" size="1" layer="25">&gt;NAME</text>
<circle x="-5.15" y="5.15" radius="0.3" width="0.6" layer="21"/>
<circle x="-7.6" y="6.7" radius="0.125" width="0.25" layer="21"/>
<circle x="-6.1" y="6.1" radius="0.5" width="0.1" layer="51"/>
<smd name="100" x="-6" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="99" x="-5.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="98" x="-5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="97" x="-4.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="96" x="-4" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="95" x="-3.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="94" x="-3" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="93" x="-2.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="92" x="-2" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="91" x="-1.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="90" x="-1" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="89" x="-0.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="88" x="0" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="87" x="0.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="86" x="1" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="85" x="1.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="84" x="2" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="83" x="2.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="82" x="3" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="81" x="3.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="80" x="4" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="79" x="4.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="78" x="5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="77" x="5.5" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="76" x="6" y="7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="75" x="7.6" y="6" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="74" x="7.6" y="5.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="73" x="7.6" y="5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="72" x="7.6" y="4.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="71" x="7.6" y="4" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="70" x="7.6" y="3.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="69" x="7.6" y="3" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="68" x="7.6" y="2.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="67" x="7.6" y="2" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="66" x="7.6" y="1.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="65" x="7.6" y="1" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="64" x="7.6" y="0.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="63" x="7.6" y="0" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="62" x="7.6" y="-0.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="61" x="7.6" y="-1" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="60" x="7.6" y="-1.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="59" x="7.6" y="-2" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="58" x="7.6" y="-2.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="57" x="7.6" y="-3" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="56" x="7.6" y="-3.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="55" x="7.6" y="-4" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="54" x="7.6" y="-4.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="53" x="7.6" y="-5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="52" x="7.6" y="-5.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="51" x="7.6" y="-6" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="50" x="6" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="49" x="5.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="48" x="5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="47" x="4.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="46" x="4" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="45" x="3.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="44" x="3" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="43" x="2.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="42" x="2" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="41" x="1.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="40" x="1" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="39" x="0.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="38" x="0" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="37" x="-0.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="36" x="-1" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="35" x="-1.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="34" x="-2" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="33" x="-2.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="32" x="-3" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="31" x="-3.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="30" x="-4" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="29" x="-4.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="28" x="-5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="27" x="-5.5" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="26" x="-6" y="-7.6" dx="0.3" dy="2.1" layer="1" roundness="100"/>
<smd name="25" x="-7.6" y="-6" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="24" x="-7.6" y="-5.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="23" x="-7.6" y="-5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="22" x="-7.6" y="-4.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="21" x="-7.6" y="-4" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="20" x="-7.6" y="-3.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="19" x="-7.6" y="-3" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="18" x="-7.6" y="-2.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="17" x="-7.6" y="-2" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="16" x="-7.6" y="-1.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="15" x="-7.6" y="-1" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="14" x="-7.6" y="-0.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="13" x="-7.6" y="0" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="12" x="-7.6" y="0.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="11" x="-7.6" y="1" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="10" x="-7.6" y="1.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="9" x="-7.6" y="2" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="8" x="-7.6" y="2.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="7" x="-7.6" y="3" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="6" x="-7.6" y="3.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="5" x="-7.6" y="4" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="4" x="-7.6" y="4.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="3" x="-7.6" y="5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="2" x="-7.6" y="5.5" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
<smd name="1" x="-7.6" y="6" dx="0.3" dy="2.1" layer="1" roundness="100" rot="R90"/>
</package>
</packages>
<symbols>
<symbol name="XILINX_XC3S50A-4VQG100C_0_0">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-40.64" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="27.94" y2="-5.08" width="0.508" layer="94"/>
<wire x1="27.94" y1="-5.08" x2="27.94" y2="-40.64" width="0.508" layer="94"/>
<wire x1="27.94" y1="-40.64" x2="0" y2="-40.64" width="0.508" layer="94"/>
<wire x1="26.67" y1="-39.37" x2="26.67" y2="-6.35" width="0.508" layer="94"/>
<wire x1="26.67" y1="-6.35" x2="27.94" y2="-6.35" width="0.508" layer="94"/>
<wire x1="27.94" y1="-6.35" x2="27.94" y2="-39.37" width="0.508" layer="94"/>
<wire x1="27.94" y1="-39.37" x2="26.67" y2="-39.37" width="0.508" layer="94"/>
<wire x1="27.94" y1="-7.62" x2="27.94" y2="-7.62" width="0.15" layer="94"/>
<wire x1="27.94" y1="-10.16" x2="27.94" y2="-10.16" width="0.15" layer="94"/>
<wire x1="27.94" y1="-12.7" x2="27.94" y2="-12.7" width="0.15" layer="94"/>
<wire x1="27.94" y1="-15.24" x2="27.94" y2="-15.24" width="0.15" layer="94"/>
<wire x1="27.94" y1="-17.78" x2="27.94" y2="-17.78" width="0.15" layer="94"/>
<wire x1="27.94" y1="-20.32" x2="27.94" y2="-20.32" width="0.15" layer="94"/>
<wire x1="27.94" y1="-22.86" x2="27.94" y2="-22.86" width="0.15" layer="94"/>
<wire x1="27.94" y1="-25.4" x2="27.94" y2="-25.4" width="0.15" layer="94"/>
<wire x1="27.94" y1="-27.94" x2="27.94" y2="-27.94" width="0.15" layer="94"/>
<wire x1="27.94" y1="-30.48" x2="27.94" y2="-30.48" width="0.15" layer="94"/>
<wire x1="27.94" y1="-33.02" x2="27.94" y2="-33.02" width="0.15" layer="94"/>
<wire x1="27.94" y1="-35.56" x2="27.94" y2="-35.56" width="0.15" layer="94"/>
<wire x1="27.94" y1="-38.1" x2="27.94" y2="-38.1" width="0.15" layer="94"/>
<text x="5.08" y="-19.05" size="2.54" layer="94" rot="R90">BANK 0</text>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-45.72" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="IO_0/GCLK11" x="33.02" y="-7.62" length="middle" rot="R180"/>
<pin name="IO_L01N_0" x="33.02" y="-10.16" length="middle" rot="R180"/>
<pin name="IO_L01P_0/VREF_0" x="33.02" y="-12.7" length="middle" rot="R180"/>
<pin name="IO_L02N_0/GCLK5" x="33.02" y="-15.24" length="middle" rot="R180"/>
<pin name="IO_L02P_0/GCLK4" x="33.02" y="-17.78" length="middle" rot="R180"/>
<pin name="IO_L03N_0/GCLK7" x="33.02" y="-20.32" length="middle" rot="R180"/>
<pin name="IO_L03P_0/GCLK6" x="33.02" y="-22.86" length="middle" rot="R180"/>
<pin name="IO_L04N_0/GCLK9" x="33.02" y="-25.4" length="middle" rot="R180"/>
<pin name="IO_L04P_0/GCLK8" x="33.02" y="-27.94" length="middle" rot="R180"/>
<pin name="IO_L05N_0" x="33.02" y="-30.48" length="middle" rot="R180"/>
<pin name="IO_L05P_0" x="33.02" y="-33.02" length="middle" rot="R180"/>
<pin name="IO_L06N_0/PUDC_B" x="33.02" y="-35.56" length="middle" rot="R180"/>
<pin name="IO_L06P_0/VREF_0" x="33.02" y="-38.1" length="middle" rot="R180"/>
</symbol>
<symbol name="XILINX_XC3S50A-4VQG100C_0_1">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-38.1" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="35.56" y2="-5.08" width="0.508" layer="94"/>
<wire x1="35.56" y1="-5.08" x2="35.56" y2="-38.1" width="0.508" layer="94"/>
<wire x1="35.56" y1="-38.1" x2="0" y2="-38.1" width="0.508" layer="94"/>
<wire x1="34.29" y1="-36.83" x2="34.29" y2="-6.35" width="0.508" layer="94"/>
<wire x1="34.29" y1="-6.35" x2="35.56" y2="-6.35" width="0.508" layer="94"/>
<wire x1="35.56" y1="-6.35" x2="35.56" y2="-36.83" width="0.508" layer="94"/>
<wire x1="35.56" y1="-36.83" x2="34.29" y2="-36.83" width="0.508" layer="94"/>
<wire x1="35.56" y1="-7.62" x2="35.56" y2="-7.62" width="0.15" layer="94"/>
<wire x1="35.56" y1="-10.16" x2="35.56" y2="-10.16" width="0.15" layer="94"/>
<wire x1="35.56" y1="-12.7" x2="35.56" y2="-12.7" width="0.15" layer="94"/>
<wire x1="35.56" y1="-15.24" x2="35.56" y2="-15.24" width="0.15" layer="94"/>
<wire x1="35.56" y1="-17.78" x2="35.56" y2="-17.78" width="0.15" layer="94"/>
<wire x1="35.56" y1="-20.32" x2="35.56" y2="-20.32" width="0.15" layer="94"/>
<wire x1="35.56" y1="-22.86" x2="35.56" y2="-22.86" width="0.15" layer="94"/>
<wire x1="35.56" y1="-25.4" x2="35.56" y2="-25.4" width="0.15" layer="94"/>
<wire x1="35.56" y1="-27.94" x2="35.56" y2="-27.94" width="0.15" layer="94"/>
<wire x1="35.56" y1="-30.48" x2="35.56" y2="-30.48" width="0.15" layer="94"/>
<wire x1="35.56" y1="-33.02" x2="35.56" y2="-33.02" width="0.15" layer="94"/>
<wire x1="35.56" y1="-35.56" x2="35.56" y2="-35.56" width="0.15" layer="94"/>
<text x="5.08" y="-19.05" size="2.54" layer="94" rot="R90">BANK 1</text>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-43.18" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="IO_L01N_1" x="40.64" y="-7.62" length="middle" rot="R180"/>
<pin name="IO_L01P_1" x="40.64" y="-10.16" length="middle" rot="R180"/>
<pin name="IO_L02N_1/RHCLK1" x="40.64" y="-12.7" length="middle" rot="R180"/>
<pin name="IO_L02P_1/RHCLK0" x="40.64" y="-15.24" length="middle" rot="R180"/>
<pin name="IO_L03N_1/TRDY1/RHCLK3" x="40.64" y="-17.78" length="middle" rot="R180"/>
<pin name="IO_L03P_1/RHCLK2" x="40.64" y="-20.32" length="middle" rot="R180"/>
<pin name="IO_L04N_1/RHCLK7" x="40.64" y="-22.86" length="middle" rot="R180"/>
<pin name="IO_L04P_1/IRDY1/RHCLK6" x="40.64" y="-25.4" length="middle" rot="R180"/>
<pin name="IO_L05N_1" x="40.64" y="-27.94" length="middle" rot="R180"/>
<pin name="IO_L05P_1" x="40.64" y="-30.48" length="middle" rot="R180"/>
<pin name="IO_L06N_1" x="40.64" y="-33.02" length="middle" rot="R180"/>
<pin name="IO_L06P_1" x="40.64" y="-35.56" length="middle" rot="R180"/>
</symbol>
<symbol name="XILINX_XC3S50A-4VQG100C_0_2">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-71.12" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="30.48" y2="-5.08" width="0.508" layer="94"/>
<wire x1="30.48" y1="-5.08" x2="30.48" y2="-71.12" width="0.508" layer="94"/>
<wire x1="30.48" y1="-71.12" x2="0" y2="-71.12" width="0.508" layer="94"/>
<wire x1="29.21" y1="-69.85" x2="29.21" y2="-6.35" width="0.508" layer="94"/>
<wire x1="29.21" y1="-6.35" x2="30.48" y2="-6.35" width="0.508" layer="94"/>
<wire x1="30.48" y1="-6.35" x2="30.48" y2="-69.85" width="0.508" layer="94"/>
<wire x1="30.48" y1="-69.85" x2="29.21" y2="-69.85" width="0.508" layer="94"/>
<wire x1="30.48" y1="-7.62" x2="30.48" y2="-7.62" width="0.15" layer="94"/>
<wire x1="30.48" y1="-10.16" x2="30.48" y2="-10.16" width="0.15" layer="94"/>
<wire x1="30.48" y1="-12.7" x2="30.48" y2="-12.7" width="0.15" layer="94"/>
<wire x1="30.48" y1="-15.24" x2="30.48" y2="-15.24" width="0.15" layer="94"/>
<wire x1="30.48" y1="-17.78" x2="30.48" y2="-17.78" width="0.15" layer="94"/>
<wire x1="30.48" y1="-20.32" x2="30.48" y2="-20.32" width="0.15" layer="94"/>
<wire x1="30.48" y1="-22.86" x2="30.48" y2="-22.86" width="0.15" layer="94"/>
<wire x1="30.48" y1="-25.4" x2="30.48" y2="-25.4" width="0.15" layer="94"/>
<wire x1="30.48" y1="-27.94" x2="30.48" y2="-27.94" width="0.15" layer="94"/>
<wire x1="30.48" y1="-30.48" x2="30.48" y2="-30.48" width="0.15" layer="94"/>
<wire x1="30.48" y1="-33.02" x2="30.48" y2="-33.02" width="0.15" layer="94"/>
<wire x1="30.48" y1="-35.56" x2="30.48" y2="-35.56" width="0.15" layer="94"/>
<wire x1="30.48" y1="-38.1" x2="30.48" y2="-38.1" width="0.15" layer="94"/>
<wire x1="30.48" y1="-40.64" x2="30.48" y2="-40.64" width="0.15" layer="94"/>
<wire x1="30.48" y1="-43.18" x2="30.48" y2="-43.18" width="0.15" layer="94"/>
<wire x1="30.48" y1="-45.72" x2="30.48" y2="-45.72" width="0.15" layer="94"/>
<wire x1="30.48" y1="-48.26" x2="30.48" y2="-48.26" width="0.15" layer="94"/>
<wire x1="30.48" y1="-50.8" x2="30.48" y2="-50.8" width="0.15" layer="94"/>
<wire x1="30.48" y1="-53.34" x2="30.48" y2="-53.34" width="0.15" layer="94"/>
<wire x1="30.48" y1="-55.88" x2="30.48" y2="-55.88" width="0.15" layer="94"/>
<wire x1="30.48" y1="-58.42" x2="30.48" y2="-58.42" width="0.15" layer="94"/>
<wire x1="30.48" y1="-60.96" x2="30.48" y2="-60.96" width="0.15" layer="94"/>
<wire x1="30.48" y1="-63.5" x2="30.48" y2="-63.5" width="0.15" layer="94"/>
<wire x1="30.48" y1="-66.04" x2="30.48" y2="-66.04" width="0.15" layer="94"/>
<wire x1="30.48" y1="-68.58" x2="30.48" y2="-68.58" width="0.15" layer="94"/>
<text x="5.08" y="-19.05" size="2.54" layer="94" rot="R90">BANK 2</text>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-76.2" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="IO_2/MOSI/CSI_B" x="35.56" y="-7.62" length="middle" rot="R180"/>
<pin name="IO_L01N_2/M0" x="35.56" y="-10.16" length="middle" rot="R180"/>
<pin name="IO_L01P_2/M1" x="35.56" y="-12.7" length="middle" rot="R180"/>
<pin name="IO_L02N_2/CSO_B" x="35.56" y="-15.24" length="middle" rot="R180"/>
<pin name="IO_L02P_2/M2" x="35.56" y="-17.78" length="middle" rot="R180"/>
<pin name="IO_L03N_2/VS1" x="35.56" y="-20.32" length="middle" rot="R180"/>
<pin name="IO_L03P_2/RDWR_B" x="35.56" y="-22.86" length="middle" rot="R180"/>
<pin name="IO_L04N_2/VS0" x="35.56" y="-25.4" length="middle" rot="R180"/>
<pin name="IO_L04P_2/VS2" x="35.56" y="-27.94" length="middle" rot="R180"/>
<pin name="IO_L05N_2/D7" x="35.56" y="-30.48" length="middle" rot="R180"/>
<pin name="IO_L05P_2" x="35.56" y="-33.02" length="middle" rot="R180"/>
<pin name="IO_L06N_2/D6" x="35.56" y="-35.56" length="middle" rot="R180"/>
<pin name="IO_L06P_2" x="35.56" y="-38.1" length="middle" rot="R180"/>
<pin name="IO_L07N_2/D4" x="35.56" y="-40.64" length="middle" rot="R180"/>
<pin name="IO_L07P_2/D5" x="35.56" y="-43.18" length="middle" rot="R180"/>
<pin name="IO_L08N_2/GCLK15" x="35.56" y="-45.72" length="middle" rot="R180"/>
<pin name="IO_L08P_2/GCLK14" x="35.56" y="-48.26" length="middle" rot="R180"/>
<pin name="IO_L09N_2/GCLK1" x="35.56" y="-50.8" length="middle" rot="R180"/>
<pin name="IO_L09P_2/GCLK0" x="35.56" y="-53.34" length="middle" rot="R180"/>
<pin name="IO_L10N_2/D3" x="35.56" y="-55.88" length="middle" rot="R180"/>
<pin name="IO_L10P_2/INIT_B" x="35.56" y="-58.42" length="middle" rot="R180"/>
<pin name="IO_L11N_2/D0/DIN/MISO" x="35.56" y="-60.96" length="middle" rot="R180"/>
<pin name="IO_L11P_2/D2" x="35.56" y="-63.5" length="middle" rot="R180"/>
<pin name="IO_L12N_2/CCLK" x="35.56" y="-66.04" length="middle" rot="R180"/>
<pin name="IO_L12P_2/D1" x="35.56" y="-68.58" length="middle" rot="R180"/>
</symbol>
<symbol name="XILINX_XC3S50A-4VQG100C_0_3">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-38.1" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="33.02" y2="-5.08" width="0.508" layer="94"/>
<wire x1="33.02" y1="-5.08" x2="33.02" y2="-38.1" width="0.508" layer="94"/>
<wire x1="33.02" y1="-38.1" x2="0" y2="-38.1" width="0.508" layer="94"/>
<wire x1="31.75" y1="-36.83" x2="31.75" y2="-6.35" width="0.508" layer="94"/>
<wire x1="31.75" y1="-6.35" x2="33.02" y2="-6.35" width="0.508" layer="94"/>
<wire x1="33.02" y1="-6.35" x2="33.02" y2="-36.83" width="0.508" layer="94"/>
<wire x1="33.02" y1="-36.83" x2="31.75" y2="-36.83" width="0.508" layer="94"/>
<wire x1="33.02" y1="-7.62" x2="33.02" y2="-7.62" width="0.15" layer="94"/>
<wire x1="33.02" y1="-10.16" x2="33.02" y2="-10.16" width="0.15" layer="94"/>
<wire x1="33.02" y1="-12.7" x2="33.02" y2="-12.7" width="0.15" layer="94"/>
<wire x1="33.02" y1="-15.24" x2="33.02" y2="-15.24" width="0.15" layer="94"/>
<wire x1="33.02" y1="-17.78" x2="33.02" y2="-17.78" width="0.15" layer="94"/>
<wire x1="33.02" y1="-20.32" x2="33.02" y2="-20.32" width="0.15" layer="94"/>
<wire x1="33.02" y1="-22.86" x2="33.02" y2="-22.86" width="0.15" layer="94"/>
<wire x1="33.02" y1="-25.4" x2="33.02" y2="-25.4" width="0.15" layer="94"/>
<wire x1="33.02" y1="-27.94" x2="33.02" y2="-27.94" width="0.15" layer="94"/>
<wire x1="33.02" y1="-30.48" x2="33.02" y2="-30.48" width="0.15" layer="94"/>
<wire x1="33.02" y1="-33.02" x2="33.02" y2="-33.02" width="0.15" layer="94"/>
<wire x1="33.02" y1="-35.56" x2="33.02" y2="-35.56" width="0.15" layer="94"/>
<text x="5.08" y="-19.05" size="2.54" layer="94" rot="R90">BANK 3</text>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-43.18" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="IO_L01N_3" x="38.1" y="-7.62" length="middle" rot="R180"/>
<pin name="IO_L01P_3" x="38.1" y="-10.16" length="middle" rot="R180"/>
<pin name="IO_L02N_3" x="38.1" y="-12.7" length="middle" rot="R180"/>
<pin name="IO_L02P_3" x="38.1" y="-15.24" length="middle" rot="R180"/>
<pin name="IO_L03N_3/LHCLK1" x="38.1" y="-17.78" length="middle" rot="R180"/>
<pin name="IO_L03P_3/LHCLK0" x="38.1" y="-20.32" length="middle" rot="R180"/>
<pin name="IO_L04N_3/IRDY2/LHCLK3" x="38.1" y="-22.86" length="middle" rot="R180"/>
<pin name="IO_L04P_3/LHCLK2" x="38.1" y="-25.4" length="middle" rot="R180"/>
<pin name="IO_L05N_3/LHCLK7" x="38.1" y="-27.94" length="middle" rot="R180"/>
<pin name="IO_L05P_3/TRDY2/LHCLK6" x="38.1" y="-30.48" length="middle" rot="R180"/>
<pin name="IO_L06N_3" x="38.1" y="-33.02" length="middle" rot="R180"/>
<pin name="IO_L06P_3" x="38.1" y="-35.56" length="middle" rot="R180"/>
</symbol>
<symbol name="XILINX_XC3S50A-4VQG100C_0_4">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-30.48" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="17.78" y2="-5.08" width="0.508" layer="94"/>
<wire x1="17.78" y1="-5.08" x2="17.78" y2="-30.48" width="0.508" layer="94"/>
<wire x1="17.78" y1="-30.48" x2="0" y2="-30.48" width="0.508" layer="94"/>
<wire x1="0" y1="-7.62" x2="0" y2="-7.62" width="0.15" layer="94"/>
<wire x1="0" y1="-10.16" x2="0" y2="-10.16" width="0.15" layer="94"/>
<wire x1="0" y1="-15.24" x2="0" y2="-15.24" width="0.15" layer="94"/>
<wire x1="0" y1="-20.32" x2="0" y2="-20.32" width="0.15" layer="94"/>
<wire x1="0" y1="-25.4" x2="0" y2="-25.4" width="0.15" layer="94"/>
<wire x1="0" y1="-27.94" x2="0" y2="-27.94" width="0.15" layer="94"/>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-35.56" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="IP_0" x="-5.08" y="-7.62" length="middle" direction="in"/>
<pin name="IP_0/VREF_0" x="-5.08" y="-10.16" length="middle" direction="in"/>
<pin name="IP_1/VREF_1" x="-5.08" y="-15.24" length="middle" direction="in"/>
<pin name="IP_2/VREF_2" x="-5.08" y="-20.32" length="middle" direction="in"/>
<pin name="IP_3" x="-5.08" y="-25.4" length="middle" direction="in"/>
<pin name="IP_3/VREF_3" x="-5.08" y="-27.94" length="middle" direction="in"/>
</symbol>
<symbol name="XILINX_XC3S50A-4VQG100C_0_5">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-27.94" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="12.7" y2="-5.08" width="0.508" layer="94"/>
<wire x1="12.7" y1="-5.08" x2="12.7" y2="-27.94" width="0.508" layer="94"/>
<wire x1="12.7" y1="-27.94" x2="0" y2="-27.94" width="0.508" layer="94"/>
<wire x1="0" y1="-7.62" x2="0" y2="-7.62" width="0.15" layer="94"/>
<wire x1="0" y1="-12.7" x2="0" y2="-12.7" width="0.15" layer="94"/>
<wire x1="0" y1="-22.86" x2="0" y2="-22.86" width="0.15" layer="94"/>
<wire x1="0" y1="-17.78" x2="0" y2="-17.78" width="0.15" layer="94"/>
<wire x1="0" y1="-20.32" x2="0" y2="-20.32" width="0.15" layer="94"/>
<wire x1="0" y1="-25.4" x2="0" y2="-25.4" width="0.15" layer="94"/>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-33.02" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="DONE" x="-5.08" y="-7.62" length="middle"/>
<pin name="PROG_B" x="-5.08" y="-12.7" length="middle" direction="in"/>
<pin name="TCK" x="-5.08" y="-22.86" length="middle" direction="in"/>
<pin name="TDI" x="-5.08" y="-17.78" length="middle" direction="in"/>
<pin name="TDO" x="-5.08" y="-20.32" length="middle" direction="out"/>
<pin name="TMS" x="-5.08" y="-25.4" length="middle" direction="in"/>
</symbol>
<symbol name="XILINX_XC3S50A-4VQG100C_0_6">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-30.48" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="25.4" y2="-5.08" width="0.508" layer="94"/>
<wire x1="25.4" y1="-5.08" x2="25.4" y2="-30.48" width="0.508" layer="94"/>
<wire x1="25.4" y1="-30.48" x2="0" y2="-30.48" width="0.508" layer="94"/>
<wire x1="0" y1="-7.62" x2="0" y2="-7.62" width="0.15" layer="94"/>
<wire x1="0" y1="-10.16" x2="0" y2="-10.16" width="0.15" layer="94"/>
<wire x1="0" y1="-15.24" x2="0" y2="-15.24" width="0.15" layer="94"/>
<wire x1="0" y1="-20.32" x2="0" y2="-20.32" width="0.15" layer="94"/>
<wire x1="0" y1="-22.86" x2="0" y2="-22.86" width="0.15" layer="94"/>
<wire x1="0" y1="-27.94" x2="0" y2="-27.94" width="0.15" layer="94"/>
<wire x1="25.4" y1="-7.62" x2="25.4" y2="-7.62" width="0.15" layer="94"/>
<wire x1="25.4" y1="-10.16" x2="25.4" y2="-10.16" width="0.15" layer="94"/>
<wire x1="25.4" y1="-12.7" x2="25.4" y2="-12.7" width="0.15" layer="94"/>
<wire x1="25.4" y1="-17.78" x2="25.4" y2="-17.78" width="0.15" layer="94"/>
<wire x1="25.4" y1="-20.32" x2="25.4" y2="-20.32" width="0.15" layer="94"/>
<wire x1="25.4" y1="-22.86" x2="25.4" y2="-22.86" width="0.15" layer="94"/>
<wire x1="25.4" y1="-25.4" x2="25.4" y2="-25.4" width="0.15" layer="94"/>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-35.56" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="1_VCCO_0" x="-5.08" y="-7.62" length="middle" direction="pwr"/>
<pin name="2_VCCO_0" x="-5.08" y="-10.16" length="middle" direction="pwr"/>
<pin name="VCCO_1" x="-5.08" y="-15.24" length="middle" direction="pwr"/>
<pin name="1_VCCO_2" x="-5.08" y="-20.32" length="middle" direction="pwr"/>
<pin name="2_VCCO_2" x="-5.08" y="-22.86" length="middle" direction="pwr"/>
<pin name="VCCO_3" x="-5.08" y="-27.94" length="middle" direction="pwr"/>
<pin name="1_VCCAUX" x="30.48" y="-7.62" length="middle" direction="pwr" rot="R180"/>
<pin name="2_VCCAUX" x="30.48" y="-10.16" length="middle" direction="pwr" rot="R180"/>
<pin name="3_VCCAUX" x="30.48" y="-12.7" length="middle" direction="pwr" rot="R180"/>
<pin name="1_VCCINT" x="30.48" y="-17.78" length="middle" direction="pwr" rot="R180"/>
<pin name="2_VCCINT" x="30.48" y="-20.32" length="middle" direction="pwr" rot="R180"/>
<pin name="3_VCCINT" x="30.48" y="-22.86" length="middle" direction="pwr" rot="R180"/>
<pin name="4_VCCINT" x="30.48" y="-25.4" length="middle" direction="pwr" rot="R180"/>
</symbol>
<symbol name="XILINX_XC3S50A-4VQG100C_0_7">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<wire x1="0" y1="-25.4" x2="0" y2="-5.08" width="0.508" layer="94"/>
<wire x1="0" y1="-5.08" x2="15.24" y2="-5.08" width="0.508" layer="94"/>
<wire x1="15.24" y1="-5.08" x2="15.24" y2="-25.4" width="0.508" layer="94"/>
<wire x1="15.24" y1="-25.4" x2="0" y2="-25.4" width="0.508" layer="94"/>
<wire x1="0" y1="-7.62" x2="0" y2="-7.62" width="0.15" layer="94"/>
<wire x1="0" y1="-10.16" x2="0" y2="-10.16" width="0.15" layer="94"/>
<wire x1="0" y1="-12.7" x2="0" y2="-12.7" width="0.15" layer="94"/>
<wire x1="0" y1="-15.24" x2="0" y2="-15.24" width="0.15" layer="94"/>
<wire x1="0" y1="-17.78" x2="0" y2="-17.78" width="0.15" layer="94"/>
<wire x1="0" y1="-20.32" x2="0" y2="-20.32" width="0.15" layer="94"/>
<wire x1="0" y1="-22.86" x2="0" y2="-22.86" width="0.15" layer="94"/>
<wire x1="15.24" y1="-7.62" x2="15.24" y2="-7.62" width="0.15" layer="94"/>
<wire x1="15.24" y1="-10.16" x2="15.24" y2="-10.16" width="0.15" layer="94"/>
<wire x1="15.24" y1="-12.7" x2="15.24" y2="-12.7" width="0.15" layer="94"/>
<wire x1="15.24" y1="-15.24" x2="15.24" y2="-15.24" width="0.15" layer="94"/>
<wire x1="15.24" y1="-17.78" x2="15.24" y2="-17.78" width="0.15" layer="94"/>
<wire x1="15.24" y1="-20.32" x2="15.24" y2="-20.32" width="0.15" layer="94"/>
<text x="0" y="-2.54" size="2.54" layer="95" align="top-left">&gt;NAME</text>
<text x="0" y="-30.48" size="2.54" layer="95" align="top-left">XC3S50A-4VQG100C</text>
<pin name="1_GND" x="-5.08" y="-7.62" length="middle" direction="pwr"/>
<pin name="2_GND" x="-5.08" y="-10.16" length="middle" direction="pwr"/>
<pin name="3_GND" x="-5.08" y="-12.7" length="middle" direction="pwr"/>
<pin name="4_GND" x="-5.08" y="-15.24" length="middle" direction="pwr"/>
<pin name="5_GND" x="-5.08" y="-17.78" length="middle" direction="pwr"/>
<pin name="6_GND" x="-5.08" y="-20.32" length="middle" direction="pwr"/>
<pin name="7_GND" x="-5.08" y="-22.86" length="middle" direction="pwr"/>
<pin name="8_GND" x="20.32" y="-7.62" length="middle" direction="pwr" rot="R180"/>
<pin name="9_GND" x="20.32" y="-10.16" length="middle" direction="pwr" rot="R180"/>
<pin name="10_GND" x="20.32" y="-12.7" length="middle" direction="pwr" rot="R180"/>
<pin name="11_GND" x="20.32" y="-15.24" length="middle" direction="pwr" rot="R180"/>
<pin name="12_GND" x="20.32" y="-17.78" length="middle" direction="pwr" rot="R180"/>
<pin name="13_GND" x="20.32" y="-20.32" length="middle" direction="pwr" rot="R180"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="XILINX_XC3S50A-4VQG100C" prefix="U">
<description>FPGA-XSP-XC3S50A-VQ100</description>
<gates>
<gate name="A" symbol="XILINX_XC3S50A-4VQG100C_0_0" x="0" y="0"/>
<gate name="B" symbol="XILINX_XC3S50A-4VQG100C_0_1" x="47.94" y="0"/>
<gate name="C" symbol="XILINX_XC3S50A-4VQG100C_0_2" x="103.5" y="0"/>
<gate name="D" symbol="XILINX_XC3S50A-4VQG100C_0_3" x="153.98" y="0"/>
<gate name="E" symbol="XILINX_XC3S50A-4VQG100C_0_4" x="207" y="0"/>
<gate name="F" symbol="XILINX_XC3S50A-4VQG100C_0_5" x="244.78" y="0"/>
<gate name="G" symbol="XILINX_XC3S50A-4VQG100C_0_6" x="277.48" y="0"/>
<gate name="H" symbol="XILINX_XC3S50A-4VQG100C_0_7" x="322.88" y="0"/>
</gates>
<devices>
<device name="XILINX_XC3S50A-4VQG100C_0_0" package="XILINX_XC3S50A-4VQG100C_0">
<connects>
<connect gate="A" pin="IO_0/GCLK11" pad="90"/>
<connect gate="A" pin="IO_L01N_0" pad="78"/>
<connect gate="A" pin="IO_L01P_0/VREF_0" pad="77"/>
<connect gate="A" pin="IO_L02N_0/GCLK5" pad="84"/>
<connect gate="A" pin="IO_L02P_0/GCLK4" pad="83"/>
<connect gate="A" pin="IO_L03N_0/GCLK7" pad="86"/>
<connect gate="A" pin="IO_L03P_0/GCLK6" pad="85"/>
<connect gate="A" pin="IO_L04N_0/GCLK9" pad="89"/>
<connect gate="A" pin="IO_L04P_0/GCLK8" pad="88"/>
<connect gate="A" pin="IO_L05N_0" pad="94"/>
<connect gate="A" pin="IO_L05P_0" pad="93"/>
<connect gate="A" pin="IO_L06N_0/PUDC_B" pad="99"/>
<connect gate="A" pin="IO_L06P_0/VREF_0" pad="98"/>
<connect gate="B" pin="IO_L01N_1" pad="57"/>
<connect gate="B" pin="IO_L01P_1" pad="56"/>
<connect gate="B" pin="IO_L02N_1/RHCLK1" pad="60"/>
<connect gate="B" pin="IO_L02P_1/RHCLK0" pad="59"/>
<connect gate="B" pin="IO_L03N_1/TRDY1/RHCLK3" pad="62"/>
<connect gate="B" pin="IO_L03P_1/RHCLK2" pad="61"/>
<connect gate="B" pin="IO_L04N_1/RHCLK7" pad="65"/>
<connect gate="B" pin="IO_L04P_1/IRDY1/RHCLK6" pad="64"/>
<connect gate="B" pin="IO_L05N_1" pad="71"/>
<connect gate="B" pin="IO_L05P_1" pad="70"/>
<connect gate="B" pin="IO_L06N_1" pad="73"/>
<connect gate="B" pin="IO_L06P_1" pad="72"/>
<connect gate="C" pin="IO_2/MOSI/CSI_B" pad="46"/>
<connect gate="C" pin="IO_L01N_2/M0" pad="25"/>
<connect gate="C" pin="IO_L01P_2/M1" pad="23"/>
<connect gate="C" pin="IO_L02N_2/CSO_B" pad="27"/>
<connect gate="C" pin="IO_L02P_2/M2" pad="24"/>
<connect gate="C" pin="IO_L03N_2/VS1" pad="30"/>
<connect gate="C" pin="IO_L03P_2/RDWR_B" pad="28"/>
<connect gate="C" pin="IO_L04N_2/VS0" pad="31"/>
<connect gate="C" pin="IO_L04P_2/VS2" pad="29"/>
<connect gate="C" pin="IO_L05N_2/D7" pad="34"/>
<connect gate="C" pin="IO_L05P_2" pad="32"/>
<connect gate="C" pin="IO_L06N_2/D6" pad="35"/>
<connect gate="C" pin="IO_L06P_2" pad="33"/>
<connect gate="C" pin="IO_L07N_2/D4" pad="37"/>
<connect gate="C" pin="IO_L07P_2/D5" pad="36"/>
<connect gate="C" pin="IO_L08N_2/GCLK15" pad="41"/>
<connect gate="C" pin="IO_L08P_2/GCLK14" pad="40"/>
<connect gate="C" pin="IO_L09N_2/GCLK1" pad="44"/>
<connect gate="C" pin="IO_L09P_2/GCLK0" pad="43"/>
<connect gate="C" pin="IO_L10N_2/D3" pad="49"/>
<connect gate="C" pin="IO_L10P_2/INIT_B" pad="48"/>
<connect gate="C" pin="IO_L11N_2/D0/DIN/MISO" pad="51"/>
<connect gate="C" pin="IO_L11P_2/D2" pad="50"/>
<connect gate="C" pin="IO_L12N_2/CCLK" pad="53"/>
<connect gate="C" pin="IO_L12P_2/D1" pad="52"/>
<connect gate="D" pin="IO_L01N_3" pad="4"/>
<connect gate="D" pin="IO_L01P_3" pad="3"/>
<connect gate="D" pin="IO_L02N_3" pad="6"/>
<connect gate="D" pin="IO_L02P_3" pad="5"/>
<connect gate="D" pin="IO_L03N_3/LHCLK1" pad="10"/>
<connect gate="D" pin="IO_L03P_3/LHCLK0" pad="9"/>
<connect gate="D" pin="IO_L04N_3/IRDY2/LHCLK3" pad="13"/>
<connect gate="D" pin="IO_L04P_3/LHCLK2" pad="12"/>
<connect gate="D" pin="IO_L05N_3/LHCLK7" pad="16"/>
<connect gate="D" pin="IO_L05P_3/TRDY2/LHCLK6" pad="15"/>
<connect gate="D" pin="IO_L06N_3" pad="20"/>
<connect gate="D" pin="IO_L06P_3" pad="19"/>
<connect gate="E" pin="IP_0" pad="97"/>
<connect gate="E" pin="IP_0/VREF_0" pad="82"/>
<connect gate="E" pin="IP_1/VREF_1" pad="68"/>
<connect gate="E" pin="IP_2/VREF_2" pad="39"/>
<connect gate="E" pin="IP_3" pad="21"/>
<connect gate="E" pin="IP_3/VREF_3" pad="7"/>
<connect gate="F" pin="DONE" pad="54"/>
<connect gate="F" pin="PROG_B" pad="100"/>
<connect gate="F" pin="TCK" pad="76"/>
<connect gate="F" pin="TDI" pad="2"/>
<connect gate="F" pin="TDO" pad="75"/>
<connect gate="F" pin="TMS" pad="1"/>
<connect gate="G" pin="1_VCCAUX" pad="22"/>
<connect gate="G" pin="1_VCCINT" pad="17"/>
<connect gate="G" pin="1_VCCO_0" pad="79"/>
<connect gate="G" pin="1_VCCO_2" pad="26"/>
<connect gate="G" pin="2_VCCAUX" pad="55"/>
<connect gate="G" pin="2_VCCINT" pad="38"/>
<connect gate="G" pin="2_VCCO_0" pad="96"/>
<connect gate="G" pin="2_VCCO_2" pad="45"/>
<connect gate="G" pin="3_VCCAUX" pad="92"/>
<connect gate="G" pin="3_VCCINT" pad="66"/>
<connect gate="G" pin="4_VCCINT" pad="81"/>
<connect gate="G" pin="VCCO_1" pad="67"/>
<connect gate="G" pin="VCCO_3" pad="11"/>
<connect gate="H" pin="10_GND" pad="80"/>
<connect gate="H" pin="11_GND" pad="87"/>
<connect gate="H" pin="12_GND" pad="91"/>
<connect gate="H" pin="13_GND" pad="95"/>
<connect gate="H" pin="1_GND" pad="14"/>
<connect gate="H" pin="2_GND" pad="18"/>
<connect gate="H" pin="3_GND" pad="42"/>
<connect gate="H" pin="4_GND" pad="47"/>
<connect gate="H" pin="5_GND" pad="58"/>
<connect gate="H" pin="6_GND" pad="63"/>
<connect gate="H" pin="7_GND" pad="69"/>
<connect gate="H" pin="8_GND" pad="74"/>
<connect gate="H" pin="9_GND" pad="8"/>
</connects>
<technologies>
<technology name="">
<attribute name="CIIVA_IDS" value="969722"/>
<attribute name="CODE__JEDEC" value="MS-026-AED"/>
<attribute name="DATASHEET_VERSION" value="ver1.8, Mar-2009"/>
<attribute name="FOOTPRINT_VARIANT_NAME_0" value="Level C"/>
<attribute name="FOOTPRINT_VARIANT_NAME_1" value="Level B"/>
<attribute name="FOOTPRINT_VARIANT_NAME_2" value="Level A"/>
<attribute name="IMPORTED" value="yes"/>
<attribute name="IMPORTED_FROM" value="vault"/>
<attribute name="IMPORT_TS" value="1521866917"/>
<attribute name="MF" value="Xilinx"/>
<attribute name="MPN" value="XC3S50A-4VQG100C"/>
<attribute name="PACKAGE" value="VQG100"/>
<attribute name="PACKAGE_DESCRIPTION" value="100-Pin Very Thin Quad Flat Pack (VQG100) - Pb-Free"/>
<attribute name="PACKAGE_VERSION" value="ver1.2.1, Feb-2007"/>
<attribute name="PIN_0_5_2_INSIDE_EDGE" value="clock"/>
<attribute name="PREFIX" value="U"/>
<attribute name="RELEASE_DATE" value="1298004393"/>
<attribute name="VAULT_GUID" value="A8426ADA-BBEF-4931-BDCF-1792DE133352"/>
<attribute name="VAULT_REVISION" value="FF63C8BF-BEC3-4327-8A72-16ACE5AF5753"/>
</technology>
</technologies>
</device>
<device name="XILINX_XC3S50A-4VQG100C_0_1" package="XILINX_XC3S50A-4VQG100C_1">
<connects>
<connect gate="A" pin="IO_0/GCLK11" pad="90"/>
<connect gate="A" pin="IO_L01N_0" pad="78"/>
<connect gate="A" pin="IO_L01P_0/VREF_0" pad="77"/>
<connect gate="A" pin="IO_L02N_0/GCLK5" pad="84"/>
<connect gate="A" pin="IO_L02P_0/GCLK4" pad="83"/>
<connect gate="A" pin="IO_L03N_0/GCLK7" pad="86"/>
<connect gate="A" pin="IO_L03P_0/GCLK6" pad="85"/>
<connect gate="A" pin="IO_L04N_0/GCLK9" pad="89"/>
<connect gate="A" pin="IO_L04P_0/GCLK8" pad="88"/>
<connect gate="A" pin="IO_L05N_0" pad="94"/>
<connect gate="A" pin="IO_L05P_0" pad="93"/>
<connect gate="A" pin="IO_L06N_0/PUDC_B" pad="99"/>
<connect gate="A" pin="IO_L06P_0/VREF_0" pad="98"/>
<connect gate="B" pin="IO_L01N_1" pad="57"/>
<connect gate="B" pin="IO_L01P_1" pad="56"/>
<connect gate="B" pin="IO_L02N_1/RHCLK1" pad="60"/>
<connect gate="B" pin="IO_L02P_1/RHCLK0" pad="59"/>
<connect gate="B" pin="IO_L03N_1/TRDY1/RHCLK3" pad="62"/>
<connect gate="B" pin="IO_L03P_1/RHCLK2" pad="61"/>
<connect gate="B" pin="IO_L04N_1/RHCLK7" pad="65"/>
<connect gate="B" pin="IO_L04P_1/IRDY1/RHCLK6" pad="64"/>
<connect gate="B" pin="IO_L05N_1" pad="71"/>
<connect gate="B" pin="IO_L05P_1" pad="70"/>
<connect gate="B" pin="IO_L06N_1" pad="73"/>
<connect gate="B" pin="IO_L06P_1" pad="72"/>
<connect gate="C" pin="IO_2/MOSI/CSI_B" pad="46"/>
<connect gate="C" pin="IO_L01N_2/M0" pad="25"/>
<connect gate="C" pin="IO_L01P_2/M1" pad="23"/>
<connect gate="C" pin="IO_L02N_2/CSO_B" pad="27"/>
<connect gate="C" pin="IO_L02P_2/M2" pad="24"/>
<connect gate="C" pin="IO_L03N_2/VS1" pad="30"/>
<connect gate="C" pin="IO_L03P_2/RDWR_B" pad="28"/>
<connect gate="C" pin="IO_L04N_2/VS0" pad="31"/>
<connect gate="C" pin="IO_L04P_2/VS2" pad="29"/>
<connect gate="C" pin="IO_L05N_2/D7" pad="34"/>
<connect gate="C" pin="IO_L05P_2" pad="32"/>
<connect gate="C" pin="IO_L06N_2/D6" pad="35"/>
<connect gate="C" pin="IO_L06P_2" pad="33"/>
<connect gate="C" pin="IO_L07N_2/D4" pad="37"/>
<connect gate="C" pin="IO_L07P_2/D5" pad="36"/>
<connect gate="C" pin="IO_L08N_2/GCLK15" pad="41"/>
<connect gate="C" pin="IO_L08P_2/GCLK14" pad="40"/>
<connect gate="C" pin="IO_L09N_2/GCLK1" pad="44"/>
<connect gate="C" pin="IO_L09P_2/GCLK0" pad="43"/>
<connect gate="C" pin="IO_L10N_2/D3" pad="49"/>
<connect gate="C" pin="IO_L10P_2/INIT_B" pad="48"/>
<connect gate="C" pin="IO_L11N_2/D0/DIN/MISO" pad="51"/>
<connect gate="C" pin="IO_L11P_2/D2" pad="50"/>
<connect gate="C" pin="IO_L12N_2/CCLK" pad="53"/>
<connect gate="C" pin="IO_L12P_2/D1" pad="52"/>
<connect gate="D" pin="IO_L01N_3" pad="4"/>
<connect gate="D" pin="IO_L01P_3" pad="3"/>
<connect gate="D" pin="IO_L02N_3" pad="6"/>
<connect gate="D" pin="IO_L02P_3" pad="5"/>
<connect gate="D" pin="IO_L03N_3/LHCLK1" pad="10"/>
<connect gate="D" pin="IO_L03P_3/LHCLK0" pad="9"/>
<connect gate="D" pin="IO_L04N_3/IRDY2/LHCLK3" pad="13"/>
<connect gate="D" pin="IO_L04P_3/LHCLK2" pad="12"/>
<connect gate="D" pin="IO_L05N_3/LHCLK7" pad="16"/>
<connect gate="D" pin="IO_L05P_3/TRDY2/LHCLK6" pad="15"/>
<connect gate="D" pin="IO_L06N_3" pad="20"/>
<connect gate="D" pin="IO_L06P_3" pad="19"/>
<connect gate="E" pin="IP_0" pad="97"/>
<connect gate="E" pin="IP_0/VREF_0" pad="82"/>
<connect gate="E" pin="IP_1/VREF_1" pad="68"/>
<connect gate="E" pin="IP_2/VREF_2" pad="39"/>
<connect gate="E" pin="IP_3" pad="21"/>
<connect gate="E" pin="IP_3/VREF_3" pad="7"/>
<connect gate="F" pin="DONE" pad="54"/>
<connect gate="F" pin="PROG_B" pad="100"/>
<connect gate="F" pin="TCK" pad="76"/>
<connect gate="F" pin="TDI" pad="2"/>
<connect gate="F" pin="TDO" pad="75"/>
<connect gate="F" pin="TMS" pad="1"/>
<connect gate="G" pin="1_VCCAUX" pad="22"/>
<connect gate="G" pin="1_VCCINT" pad="17"/>
<connect gate="G" pin="1_VCCO_0" pad="79"/>
<connect gate="G" pin="1_VCCO_2" pad="26"/>
<connect gate="G" pin="2_VCCAUX" pad="55"/>
<connect gate="G" pin="2_VCCINT" pad="38"/>
<connect gate="G" pin="2_VCCO_0" pad="96"/>
<connect gate="G" pin="2_VCCO_2" pad="45"/>
<connect gate="G" pin="3_VCCAUX" pad="92"/>
<connect gate="G" pin="3_VCCINT" pad="66"/>
<connect gate="G" pin="4_VCCINT" pad="81"/>
<connect gate="G" pin="VCCO_1" pad="67"/>
<connect gate="G" pin="VCCO_3" pad="11"/>
<connect gate="H" pin="10_GND" pad="80"/>
<connect gate="H" pin="11_GND" pad="87"/>
<connect gate="H" pin="12_GND" pad="91"/>
<connect gate="H" pin="13_GND" pad="95"/>
<connect gate="H" pin="1_GND" pad="14"/>
<connect gate="H" pin="2_GND" pad="18"/>
<connect gate="H" pin="3_GND" pad="42"/>
<connect gate="H" pin="4_GND" pad="47"/>
<connect gate="H" pin="5_GND" pad="58"/>
<connect gate="H" pin="6_GND" pad="63"/>
<connect gate="H" pin="7_GND" pad="69"/>
<connect gate="H" pin="8_GND" pad="74"/>
<connect gate="H" pin="9_GND" pad="8"/>
</connects>
<technologies>
<technology name="">
<attribute name="CIIVA_IDS" value="969722"/>
<attribute name="CODE__JEDEC" value="MS-026-AED"/>
<attribute name="DATASHEET_VERSION" value="ver1.8, Mar-2009"/>
<attribute name="FOOTPRINT_VARIANT_NAME_0" value="Level C"/>
<attribute name="FOOTPRINT_VARIANT_NAME_1" value="Level B"/>
<attribute name="FOOTPRINT_VARIANT_NAME_2" value="Level A"/>
<attribute name="IMPORTED" value="yes"/>
<attribute name="IMPORTED_FROM" value="vault"/>
<attribute name="IMPORT_TS" value="1521866917"/>
<attribute name="MF" value="Xilinx"/>
<attribute name="MPN" value="XC3S50A-4VQG100C"/>
<attribute name="PACKAGE" value="VQG100"/>
<attribute name="PACKAGE_DESCRIPTION" value="100-Pin Very Thin Quad Flat Pack (VQG100) - Pb-Free"/>
<attribute name="PACKAGE_VERSION" value="ver1.2.1, Feb-2007"/>
<attribute name="PIN_0_5_2_INSIDE_EDGE" value="clock"/>
<attribute name="PREFIX" value="U"/>
<attribute name="RELEASE_DATE" value="1298004393"/>
<attribute name="VAULT_GUID" value="A8426ADA-BBEF-4931-BDCF-1792DE133352"/>
<attribute name="VAULT_REVISION" value="FF63C8BF-BEC3-4327-8A72-16ACE5AF5753"/>
</technology>
</technologies>
</device>
<device name="XILINX_XC3S50A-4VQG100C_0_2" package="XILINX_XC3S50A-4VQG100C_2">
<connects>
<connect gate="A" pin="IO_0/GCLK11" pad="90"/>
<connect gate="A" pin="IO_L01N_0" pad="78"/>
<connect gate="A" pin="IO_L01P_0/VREF_0" pad="77"/>
<connect gate="A" pin="IO_L02N_0/GCLK5" pad="84"/>
<connect gate="A" pin="IO_L02P_0/GCLK4" pad="83"/>
<connect gate="A" pin="IO_L03N_0/GCLK7" pad="86"/>
<connect gate="A" pin="IO_L03P_0/GCLK6" pad="85"/>
<connect gate="A" pin="IO_L04N_0/GCLK9" pad="89"/>
<connect gate="A" pin="IO_L04P_0/GCLK8" pad="88"/>
<connect gate="A" pin="IO_L05N_0" pad="94"/>
<connect gate="A" pin="IO_L05P_0" pad="93"/>
<connect gate="A" pin="IO_L06N_0/PUDC_B" pad="99"/>
<connect gate="A" pin="IO_L06P_0/VREF_0" pad="98"/>
<connect gate="B" pin="IO_L01N_1" pad="57"/>
<connect gate="B" pin="IO_L01P_1" pad="56"/>
<connect gate="B" pin="IO_L02N_1/RHCLK1" pad="60"/>
<connect gate="B" pin="IO_L02P_1/RHCLK0" pad="59"/>
<connect gate="B" pin="IO_L03N_1/TRDY1/RHCLK3" pad="62"/>
<connect gate="B" pin="IO_L03P_1/RHCLK2" pad="61"/>
<connect gate="B" pin="IO_L04N_1/RHCLK7" pad="65"/>
<connect gate="B" pin="IO_L04P_1/IRDY1/RHCLK6" pad="64"/>
<connect gate="B" pin="IO_L05N_1" pad="71"/>
<connect gate="B" pin="IO_L05P_1" pad="70"/>
<connect gate="B" pin="IO_L06N_1" pad="73"/>
<connect gate="B" pin="IO_L06P_1" pad="72"/>
<connect gate="C" pin="IO_2/MOSI/CSI_B" pad="46"/>
<connect gate="C" pin="IO_L01N_2/M0" pad="25"/>
<connect gate="C" pin="IO_L01P_2/M1" pad="23"/>
<connect gate="C" pin="IO_L02N_2/CSO_B" pad="27"/>
<connect gate="C" pin="IO_L02P_2/M2" pad="24"/>
<connect gate="C" pin="IO_L03N_2/VS1" pad="30"/>
<connect gate="C" pin="IO_L03P_2/RDWR_B" pad="28"/>
<connect gate="C" pin="IO_L04N_2/VS0" pad="31"/>
<connect gate="C" pin="IO_L04P_2/VS2" pad="29"/>
<connect gate="C" pin="IO_L05N_2/D7" pad="34"/>
<connect gate="C" pin="IO_L05P_2" pad="32"/>
<connect gate="C" pin="IO_L06N_2/D6" pad="35"/>
<connect gate="C" pin="IO_L06P_2" pad="33"/>
<connect gate="C" pin="IO_L07N_2/D4" pad="37"/>
<connect gate="C" pin="IO_L07P_2/D5" pad="36"/>
<connect gate="C" pin="IO_L08N_2/GCLK15" pad="41"/>
<connect gate="C" pin="IO_L08P_2/GCLK14" pad="40"/>
<connect gate="C" pin="IO_L09N_2/GCLK1" pad="44"/>
<connect gate="C" pin="IO_L09P_2/GCLK0" pad="43"/>
<connect gate="C" pin="IO_L10N_2/D3" pad="49"/>
<connect gate="C" pin="IO_L10P_2/INIT_B" pad="48"/>
<connect gate="C" pin="IO_L11N_2/D0/DIN/MISO" pad="51"/>
<connect gate="C" pin="IO_L11P_2/D2" pad="50"/>
<connect gate="C" pin="IO_L12N_2/CCLK" pad="53"/>
<connect gate="C" pin="IO_L12P_2/D1" pad="52"/>
<connect gate="D" pin="IO_L01N_3" pad="4"/>
<connect gate="D" pin="IO_L01P_3" pad="3"/>
<connect gate="D" pin="IO_L02N_3" pad="6"/>
<connect gate="D" pin="IO_L02P_3" pad="5"/>
<connect gate="D" pin="IO_L03N_3/LHCLK1" pad="10"/>
<connect gate="D" pin="IO_L03P_3/LHCLK0" pad="9"/>
<connect gate="D" pin="IO_L04N_3/IRDY2/LHCLK3" pad="13"/>
<connect gate="D" pin="IO_L04P_3/LHCLK2" pad="12"/>
<connect gate="D" pin="IO_L05N_3/LHCLK7" pad="16"/>
<connect gate="D" pin="IO_L05P_3/TRDY2/LHCLK6" pad="15"/>
<connect gate="D" pin="IO_L06N_3" pad="20"/>
<connect gate="D" pin="IO_L06P_3" pad="19"/>
<connect gate="E" pin="IP_0" pad="97"/>
<connect gate="E" pin="IP_0/VREF_0" pad="82"/>
<connect gate="E" pin="IP_1/VREF_1" pad="68"/>
<connect gate="E" pin="IP_2/VREF_2" pad="39"/>
<connect gate="E" pin="IP_3" pad="21"/>
<connect gate="E" pin="IP_3/VREF_3" pad="7"/>
<connect gate="F" pin="DONE" pad="54"/>
<connect gate="F" pin="PROG_B" pad="100"/>
<connect gate="F" pin="TCK" pad="76"/>
<connect gate="F" pin="TDI" pad="2"/>
<connect gate="F" pin="TDO" pad="75"/>
<connect gate="F" pin="TMS" pad="1"/>
<connect gate="G" pin="1_VCCAUX" pad="22"/>
<connect gate="G" pin="1_VCCINT" pad="17"/>
<connect gate="G" pin="1_VCCO_0" pad="79"/>
<connect gate="G" pin="1_VCCO_2" pad="26"/>
<connect gate="G" pin="2_VCCAUX" pad="55"/>
<connect gate="G" pin="2_VCCINT" pad="38"/>
<connect gate="G" pin="2_VCCO_0" pad="96"/>
<connect gate="G" pin="2_VCCO_2" pad="45"/>
<connect gate="G" pin="3_VCCAUX" pad="92"/>
<connect gate="G" pin="3_VCCINT" pad="66"/>
<connect gate="G" pin="4_VCCINT" pad="81"/>
<connect gate="G" pin="VCCO_1" pad="67"/>
<connect gate="G" pin="VCCO_3" pad="11"/>
<connect gate="H" pin="10_GND" pad="80"/>
<connect gate="H" pin="11_GND" pad="87"/>
<connect gate="H" pin="12_GND" pad="91"/>
<connect gate="H" pin="13_GND" pad="95"/>
<connect gate="H" pin="1_GND" pad="14"/>
<connect gate="H" pin="2_GND" pad="18"/>
<connect gate="H" pin="3_GND" pad="42"/>
<connect gate="H" pin="4_GND" pad="47"/>
<connect gate="H" pin="5_GND" pad="58"/>
<connect gate="H" pin="6_GND" pad="63"/>
<connect gate="H" pin="7_GND" pad="69"/>
<connect gate="H" pin="8_GND" pad="74"/>
<connect gate="H" pin="9_GND" pad="8"/>
</connects>
<technologies>
<technology name="">
<attribute name="CIIVA_IDS" value="969722"/>
<attribute name="CODE__JEDEC" value="MS-026-AED"/>
<attribute name="DATASHEET_VERSION" value="ver1.8, Mar-2009"/>
<attribute name="FOOTPRINT_VARIANT_NAME_0" value="Level C"/>
<attribute name="FOOTPRINT_VARIANT_NAME_1" value="Level B"/>
<attribute name="FOOTPRINT_VARIANT_NAME_2" value="Level A"/>
<attribute name="IMPORTED" value="yes"/>
<attribute name="IMPORTED_FROM" value="vault"/>
<attribute name="IMPORT_TS" value="1521866917"/>
<attribute name="MF" value="Xilinx"/>
<attribute name="MPN" value="XC3S50A-4VQG100C"/>
<attribute name="PACKAGE" value="VQG100"/>
<attribute name="PACKAGE_DESCRIPTION" value="100-Pin Very Thin Quad Flat Pack (VQG100) - Pb-Free"/>
<attribute name="PACKAGE_VERSION" value="ver1.2.1, Feb-2007"/>
<attribute name="PIN_0_5_2_INSIDE_EDGE" value="clock"/>
<attribute name="PREFIX" value="U"/>
<attribute name="RELEASE_DATE" value="1298004393"/>
<attribute name="VAULT_GUID" value="A8426ADA-BBEF-4931-BDCF-1792DE133352"/>
<attribute name="VAULT_REVISION" value="FF63C8BF-BEC3-4327-8A72-16ACE5AF5753"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
</eagle>
