const e=JSON.parse(`{"key":"v-6e209318","path":"/cpu/SoC_startup.html","title":"使用Vivado搭建SoC","lang":"zh-CN","frontmatter":{"title":"使用Vivado搭建SoC","description":"本文待完善！！仅供参考！！ 本文大量引用了网络上的文章，在具体引用处的附近均标注了来源，感谢原作者们的分享！！ 有的坑，一个人踩过，就行了，别让后来人再踩了... 封装处理器 将处理器封装成为带有AXI4接口形式的IP核以便调用。下面以gs232为例演示整个过程。 gs232外部中断默认低电平有效！！！ 第1步：创建工程 根据使用的 FPGA 开发平台，选择对应的 FPGA 目标器件。根据实验平台搭载的 FPGA，在筛选器的“Family” 选择“Artix 7”，“Package”选择“fbg676”，在筛选得到的型号里面选择“xc7a200tfbg676-2”。","head":[["meta",{"property":"og:url","content":"https://mister-hope.github.io/cpu/SoC_startup.html"}],["meta",{"property":"og:site_name","content":"Jielahou's Blog"}],["meta",{"property":"og:title","content":"使用Vivado搭建SoC"}],["meta",{"property":"og:description","content":"本文待完善！！仅供参考！！ 本文大量引用了网络上的文章，在具体引用处的附近均标注了来源，感谢原作者们的分享！！ 有的坑，一个人踩过，就行了，别让后来人再踩了... 封装处理器 将处理器封装成为带有AXI4接口形式的IP核以便调用。下面以gs232为例演示整个过程。 gs232外部中断默认低电平有效！！！ 第1步：创建工程 根据使用的 FPGA 开发平台，选择对应的 FPGA 目标器件。根据实验平台搭载的 FPGA，在筛选器的“Family” 选择“Artix 7”，“Package”选择“fbg676”，在筛选得到的型号里面选择“xc7a200tfbg676-2”。"}],["meta",{"property":"og:type","content":"article"}],["meta",{"property":"og:image","content":"https://mister-hope.github.io/"}],["meta",{"property":"og:locale","content":"zh-CN"}],["meta",{"property":"og:updated_time","content":"2023-07-06T14:15:31.000Z"}],["meta",{"name":"twitter:card","content":"summary_large_image"}],["meta",{"name":"twitter:image:alt","content":"使用Vivado搭建SoC"}],["meta",{"property":"article:modified_time","content":"2023-07-06T14:15:31.000Z"}],["script",{"type":"application/ld+json"},"{\\"@context\\":\\"https://schema.org\\",\\"@type\\":\\"Article\\",\\"headline\\":\\"使用Vivado搭建SoC\\",\\"image\\":[\\"https://mister-hope.github.io/\\"],\\"dateModified\\":\\"2023-07-06T14:15:31.000Z\\",\\"author\\":[]}"]]},"headers":[{"level":2,"title":"第1步：创建工程","slug":"第1步-创建工程","link":"#第1步-创建工程","children":[]},{"level":2,"title":"第2步：向新创建的工程中加入设计文件","slug":"第2步-向新创建的工程中加入设计文件","link":"#第2步-向新创建的工程中加入设计文件","children":[]},{"level":2,"title":"第3步：创建并封装IP核","slug":"第3步-创建并封装ip核","link":"#第3步-创建并封装ip核","children":[]},{"level":2,"title":"第4步：编辑IP核","slug":"第4步-编辑ip核","link":"#第4步-编辑ip核","children":[]},{"level":2,"title":"新建工程","slug":"新建工程","link":"#新建工程","children":[]},{"level":2,"title":"导入处理器IP核","slug":"导入处理器ip核","link":"#导入处理器ip核","children":[]},{"level":2,"title":"创建Block Design","slug":"创建block-design","link":"#创建block-design","children":[]},{"level":2,"title":"添加一些基本IP核","slug":"添加一些基本ip核","link":"#添加一些基本ip核","children":[{"level":3,"title":"添加时钟管理单元","slug":"添加时钟管理单元","link":"#添加时钟管理单元","children":[]},{"level":3,"title":"添加BRAM","slug":"添加bram","link":"#添加bram","children":[]},{"level":3,"title":"添加BRAM Controller","slug":"添加bram-controller","link":"#添加bram-controller","children":[]},{"level":3,"title":"尝试自动连接的威力","slug":"尝试自动连接的威力","link":"#尝试自动连接的威力","children":[]},{"level":3,"title":"Processor System Reset是真不熟","slug":"processor-system-reset是真不熟","link":"#processor-system-reset是真不熟","children":[]},{"level":3,"title":"手动补上剩余的、要补的线","slug":"手动补上剩余的、要补的线","link":"#手动补上剩余的、要补的线","children":[]}]},{"level":2,"title":"设置地址空间","slug":"设置地址空间","link":"#设置地址空间","children":[]},{"level":2,"title":"设计检查","slug":"设计检查","link":"#设计检查","children":[]},{"level":2,"title":"封装设计","slug":"封装设计","link":"#封装设计","children":[]},{"level":2,"title":"检验学习成果","slug":"检验学习成果","link":"#检验学习成果","children":[]},{"level":2,"title":"附加：如何把.v文件加入到Block Design中","slug":"附加-如何把-v文件加入到block-design中","link":"#附加-如何把-v文件加入到block-design中","children":[]},{"level":2,"title":"DDR","slug":"ddr","link":"#ddr","children":[{"level":3,"title":"Memory Selection","slug":"memory-selection","link":"#memory-selection","children":[]},{"level":3,"title":"Options For Controller 0","slug":"options-for-controller-0","link":"#options-for-controller-0","children":[]},{"level":3,"title":"AXI parameter options","slug":"axi-parameter-options","link":"#axi-parameter-options","children":[]},{"level":3,"title":"Memory Options","slug":"memory-options","link":"#memory-options","children":[]},{"level":3,"title":"FPGA Options","slug":"fpga-options","link":"#fpga-options","children":[]},{"level":3,"title":"Extended FPGA Options","slug":"extended-fpga-options","link":"#extended-fpga-options","children":[]},{"level":3,"title":"I/O Planning Options","slug":"i-o-planning-options","link":"#i-o-planning-options","children":[]},{"level":3,"title":"Pin Selection","slug":"pin-selection","link":"#pin-selection","children":[]},{"level":3,"title":"各个引脚说明","slug":"各个引脚说明","link":"#各个引脚说明","children":[]}]},{"level":2,"title":"AXI Interupt Controller","slug":"axi-interupt-controller","link":"#axi-interupt-controller","children":[{"level":3,"title":"简介","slug":"简介","link":"#简介","children":[]},{"level":3,"title":"Basic选项卡","slug":"basic选项卡","link":"#basic选项卡","children":[]},{"level":3,"title":"Clock选项卡","slug":"clock选项卡","link":"#clock选项卡","children":[]}]},{"level":2,"title":"AXI Clock Converter","slug":"axi-clock-converter","link":"#axi-clock-converter","children":[{"level":3,"title":"时钟域","slug":"时钟域","link":"#时钟域","children":[]},{"level":3,"title":"配置","slug":"配置","link":"#配置","children":[]}]},{"level":2,"title":"网口","slug":"网口","link":"#网口","children":[{"level":3,"title":"配置","slug":"配置-1","link":"#配置-1","children":[]},{"level":3,"title":"接口","slug":"接口","link":"#接口","children":[]}]},{"level":2,"title":"串口","slug":"串口","link":"#串口","children":[]},{"level":2,"title":"编译流程","slug":"编译流程","link":"#编译流程","children":[]},{"level":2,"title":"Makefile的编写","slug":"makefile的编写","link":"#makefile的编写","children":[]},{"level":2,"title":"中断处理","slug":"中断处理","link":"#中断处理","children":[]}],"git":{"createdTime":1687483656000,"updatedTime":1688652931000,"contributors":[{"name":"jielahou","email":"jielahou@gmail.com","commits":2}]},"readingTime":{"minutes":25.84,"words":7751},"filePathRelative":"cpu/SoC_startup.md","localizedDate":"2023年6月23日","excerpt":"<blockquote>\\n<p>本文待完善！！仅供参考！！</p>\\n<p>本文大量引用了网络上的文章，在具体引用处的附近均标注了来源，感谢原作者们的分享！！</p>\\n<p>有的坑，一个人踩过，就行了，别让后来人再踩了...</p>\\n</blockquote>\\n<h1> 封装处理器</h1>\\n<p>将处理器封装成为带有AXI4接口形式的IP核以便调用。下面以gs232为例演示整个过程。</p>\\n<blockquote>\\n<p>gs232外部中断默认低电平有效！！！</p>\\n</blockquote>\\n<h2> 第1步：创建工程</h2>\\n<blockquote>\\n<p>根据使用的 FPGA 开发平台，选择对应的 FPGA 目标器件。根据实验平台搭载的 FPGA，在筛选器的“Family” 选择“Artix 7”，“Package”选择“fbg676”，在筛选得到的型号里面选择“xc7a200tfbg676-2”。</p>\\n</blockquote>","autoDesc":true}`);export{e as data};
