#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000210bcdf1c70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000210bce0fc20 .scope module, "descriptors_tb" "descriptors_tb" 3 10;
 .timescale -9 -12;
P_00000210bcd9ac90 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_00000210bcd9acc8 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_00000210bcd9ad00 .param/l "PATCH_SIZE" 0 3 15, +C4<00000000000000000000000000000100>;
P_00000210bcd9ad38 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_00000210bcd9ad70 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v00000210bce76810_0 .net "O1L1_x_address", 11 0, v00000210bce73830_0;  1 drivers
v00000210bce75410_0 .net/s "O1L1_x_grad", 7 0, L_00000210bccf6910;  1 drivers
v00000210bce750f0_0 .net "O1L1_y_address", 11 0, v00000210bce73150_0;  1 drivers
v00000210bce75ff0_0 .net/s "O1L1_y_grad", 7 0, L_00000210bccf69f0;  1 drivers
v00000210bce75190_0 .net "O1L2_x_address", 11 0, v00000210bce74690_0;  1 drivers
v00000210bce76090_0 .net/s "O1L2_x_grad", 7 0, L_00000210bccf6bb0;  1 drivers
v00000210bce74d30_0 .net "O1L2_y_address", 11 0, v00000210bce735b0_0;  1 drivers
v00000210bce754b0_0 .net/s "O1L2_y_grad", 7 0, L_00000210bccf6ad0;  1 drivers
v00000210bce74bf0_0 .net "O2L1_x_address", 9 0, v00000210bce72a70_0;  1 drivers
v00000210bce75550_0 .net/s "O2L1_x_grad", 7 0, L_00000210bccf5640;  1 drivers
v00000210bce7a4c0_0 .net "O2L1_y_address", 9 0, v00000210bce72b10_0;  1 drivers
v00000210bce795c0_0 .net/s "O2L1_y_grad", 7 0, L_00000210bccf5bf0;  1 drivers
v00000210bce790c0_0 .net "O2L2_x_address", 9 0, v00000210bce745f0_0;  1 drivers
v00000210bce78f80_0 .net/s "O2L2_x_grad", 7 0, L_00000210bccf5790;  1 drivers
v00000210bce79480_0 .net "O2L2_y_address", 9 0, v00000210bce736f0_0;  1 drivers
v00000210bce79a20_0 .net/s "O2L2_y_grad", 7 0, L_00000210bccf5b80;  1 drivers
v00000210bce7a560_0 .net "O3L1_x_address", 9 0, v00000210bce742d0_0;  1 drivers
v00000210bce7a060_0 .var/s "O3L1_x_grad", 7 0;
v00000210bce7a100_0 .net "O3L1_y_address", 9 0, v00000210bce74370_0;  1 drivers
v00000210bce7a740_0 .var/s "O3L1_y_grad", 7 0;
v00000210bce7ace0_0 .net "O3L2_x_address", 7 0, v00000210bce74410_0;  1 drivers
v00000210bce7ab00_0 .var/s "O3L2_x_grad", 7 0;
v00000210bce7a600_0 .net "O3L2_y_address", 7 0, v00000210bce729d0_0;  1 drivers
v00000210bce79d40_0 .var/s "O3L2_y_grad", 7 0;
v00000210bce79200_0 .var "clk_in", 0 0;
v00000210bce7ad80_0 .net "desc_out", 23 0, v00000210bce76630_0;  1 drivers
v00000210bce78ee0_0 .net "desc_wea", 0 0, v00000210bce75230_0;  1 drivers
v00000210bce79520_0 .net "desc_write_addr", 11 0, v00000210bce74c90_0;  1 drivers
v00000210bce79ca0_0 .net "descriptors_done", 0 0, v00000210bce74b50_0;  1 drivers
v00000210bce7a6a0_0 .net "key_read_addr", 9 0, v00000210bce76310_0;  1 drivers
v00000210bce7aba0_0 .net "keypoint_read", 12 0, L_00000210bccf6a60;  1 drivers
v00000210bce79660_0 .net "octave", 1 0, v00000210bce75050_0;  1 drivers
v00000210bce7a7e0_0 .var "rst_in", 0 0;
v00000210bce79700_0 .var "start_desc", 0 0;
v00000210bce79340_0 .net "state", 3 0, v00000210bce74e70_0;  1 drivers
S_00000210bccd2600 .scope module, "O1L1_x" "xilinx_single_port_ram_read_first" 3 100, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bcce8590 .param/str "INIT_FILE" 0 4 16, "O1L1_x.mem";
P_00000210bcce85c8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000210bcce8600 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bcce8638 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bce0ef20 .array "BRAM", 0 4095, 7 0;
v00000210bce0e480_0 .net "addra", 11 0, v00000210bce73830_0;  alias, 1 drivers
v00000210bce0eca0_0 .net "clka", 0 0, v00000210bce79200_0;  1 drivers
L_00000210bce7f5a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce0e200_0 .net "dina", 7 0, L_00000210bce7f5a8;  1 drivers
v00000210bce0e020_0 .net "douta", 7 0, L_00000210bccf6910;  alias, 1 drivers
L_00000210bce7f638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce0ed40_0 .net "ena", 0 0, L_00000210bce7f638;  1 drivers
v00000210bce0e2a0_0 .var "ram_data", 7 0;
L_00000210bce7f680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce0e0c0_0 .net "regcea", 0 0, L_00000210bce7f680;  1 drivers
v00000210bce0e3e0_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  1 drivers
L_00000210bce7f5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bce0e980_0 .net "wea", 0 0, L_00000210bce7f5f0;  1 drivers
S_00000210bcce8680 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bccd2600;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bcce8680
v00000210bce0f7e0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v00000210bce0f7e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000210bce0f7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce0f7e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000210bcce8810 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bccd2600;
 .timescale -9 -12;
L_00000210bccf6910 .functor BUFZ 8, v00000210bce0df80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bce0df80_0 .var "douta_reg", 7 0;
E_00000210bcdd6310 .event posedge, v00000210bce0eca0_0;
S_00000210bccbdff0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bccd2600;
 .timescale -9 -12;
S_00000210bccbe180 .scope module, "O1L1_y" "xilinx_single_port_ram_read_first" 3 116, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bccbe310 .param/str "INIT_FILE" 0 4 16, "O1L1_y.mem";
P_00000210bccbe348 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000210bccbe380 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bccbe3b8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bce0e7a0 .array "BRAM", 0 4095, 7 0;
v00000210bce0f240_0 .net "addra", 11 0, v00000210bce73150_0;  alias, 1 drivers
v00000210bce0ede0_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7f6c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce0ee80_0 .net "dina", 7 0, L_00000210bce7f6c8;  1 drivers
v00000210bce0f4c0_0 .net "douta", 7 0, L_00000210bccf69f0;  alias, 1 drivers
L_00000210bce7f758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce0e700_0 .net "ena", 0 0, L_00000210bce7f758;  1 drivers
v00000210bce0f880_0 .var "ram_data", 7 0;
L_00000210bce7f7a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce0f2e0_0 .net "regcea", 0 0, L_00000210bce7f7a0;  1 drivers
v00000210bce0e840_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7f710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bce0eac0_0 .net "wea", 0 0, L_00000210bce7f710;  1 drivers
S_00000210bcca9f70 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bccbe180;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bcca9f70
v00000210bce0e340_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v00000210bce0e340_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v00000210bce0e340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce0e340_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_00000210bccaa100 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bccbe180;
 .timescale -9 -12;
L_00000210bccf69f0 .functor BUFZ 8, v00000210bce0dd00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bce0dd00_0 .var "douta_reg", 7 0;
S_00000210bcc90c20 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bccbe180;
 .timescale -9 -12;
S_00000210bcc90db0 .scope module, "O1L2_x" "xilinx_single_port_ram_read_first" 3 132, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bcc90f40 .param/str "INIT_FILE" 0 4 16, "O1L2_x.mem";
P_00000210bcc90f78 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000210bcc90fb0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bcc90fe8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bce0eb60 .array "BRAM", 0 4095, 7 0;
v00000210bce0f920_0 .net "addra", 11 0, v00000210bce74690_0;  alias, 1 drivers
v00000210bce0dda0_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7f7e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce0dee0_0 .net "dina", 7 0, L_00000210bce7f7e8;  1 drivers
v00000210bce0efc0_0 .net "douta", 7 0, L_00000210bccf6bb0;  alias, 1 drivers
L_00000210bce7f878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce0f060_0 .net "ena", 0 0, L_00000210bce7f878;  1 drivers
v00000210bce0e5c0_0 .var "ram_data", 7 0;
L_00000210bce7f8c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce0e660_0 .net "regcea", 0 0, L_00000210bce7f8c0;  1 drivers
v00000210bce0f1a0_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7f830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bce0f9c0_0 .net "wea", 0 0, L_00000210bce7f830;  1 drivers
S_00000210bccf0010 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bcc90db0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bccf0010
v00000210bce0f380_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v00000210bce0f380_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v00000210bce0f380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce0f380_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_00000210bccf01a0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bcc90db0;
 .timescale -9 -12;
L_00000210bccf6bb0 .functor BUFZ 8, v00000210bce0e8e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bce0e8e0_0 .var "douta_reg", 7 0;
S_00000210bcc22ce0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bcc90db0;
 .timescale -9 -12;
S_00000210bce60640 .scope module, "O1L2_y" "xilinx_single_port_ram_read_first" 3 148, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bccf0330 .param/str "INIT_FILE" 0 4 16, "O1L2_y.mem";
P_00000210bccf0368 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_00000210bccf03a0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bccf03d8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bce0fb00 .array "BRAM", 0 4095, 7 0;
v00000210bce0f420_0 .net "addra", 11 0, v00000210bce735b0_0;  alias, 1 drivers
v00000210bce0ec00_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7f908 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce0f600_0 .net "dina", 7 0, L_00000210bce7f908;  1 drivers
v00000210bce0dc60_0 .net "douta", 7 0, L_00000210bccf6ad0;  alias, 1 drivers
L_00000210bce7f998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bcdf7ee0_0 .net "ena", 0 0, L_00000210bce7f998;  1 drivers
v00000210bcdf62c0_0 .var "ram_data", 7 0;
L_00000210bce7f9e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bcdf6400_0 .net "regcea", 0 0, L_00000210bce7f9e0;  1 drivers
v00000210bcdf6cc0_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7f950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bcdf6680_0 .net "wea", 0 0, L_00000210bce7f950;  1 drivers
S_00000210bce607d0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bce60640;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bce607d0
v00000210bce0fa60_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v00000210bce0fa60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v00000210bce0fa60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce0fa60_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_00000210bce60320 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bce60640;
 .timescale -9 -12;
L_00000210bccf6ad0 .functor BUFZ 8, v00000210bce0de40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bce0de40_0 .var "douta_reg", 7 0;
S_00000210bce60190 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bce60640;
 .timescale -9 -12;
S_00000210bce604b0 .scope module, "O2L1_x" "xilinx_single_port_ram_read_first" 3 180, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bccaa290 .param/str "INIT_FILE" 0 4 16, "O2L1_x.mem";
P_00000210bccaa2c8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_00000210bccaa300 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bccaa338 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bcdf7a80 .array "BRAM", 0 1023, 7 0;
v00000210bcdf64a0_0 .net "addra", 9 0, v00000210bce72a70_0;  alias, 1 drivers
v00000210bcdf6540_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7fb48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bcdf6e00_0 .net "dina", 7 0, L_00000210bce7fb48;  1 drivers
v00000210bcdf65e0_0 .net "douta", 7 0, L_00000210bccf5640;  alias, 1 drivers
L_00000210bce7fbd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bcdf6720_0 .net "ena", 0 0, L_00000210bce7fbd8;  1 drivers
v00000210bcdf67c0_0 .var "ram_data", 7 0;
L_00000210bce7fc20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bcdf69a0_0 .net "regcea", 0 0, L_00000210bce7fc20;  1 drivers
v00000210bcdb4ba0_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7fb90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bcdb4560_0 .net "wea", 0 0, L_00000210bce7fb90;  1 drivers
S_00000210bce60e10 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bce604b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bce60e10
v00000210bcdf76c0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v00000210bcdf76c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v00000210bcdf76c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bcdf76c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_00000210bce60960 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bce604b0;
 .timescale -9 -12;
L_00000210bccf5640 .functor BUFZ 8, v00000210bcdf79e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bcdf79e0_0 .var "douta_reg", 7 0;
S_00000210bce60af0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bce604b0;
 .timescale -9 -12;
S_00000210bce60000 .scope module, "O2L1_y" "xilinx_single_port_ram_read_first" 3 164, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bcc22e70 .param/str "INIT_FILE" 0 4 16, "O2L1_y.mem";
P_00000210bcc22ea8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_00000210bcc22ee0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bcc22f18 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bcdb3e80 .array "BRAM", 0 1023, 7 0;
v00000210bcdb3fc0_0 .net "addra", 9 0, v00000210bce72b10_0;  alias, 1 drivers
v00000210bcdb4060_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7fa28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bcdb41a0_0 .net "dina", 7 0, L_00000210bce7fa28;  1 drivers
v00000210bce64ba0_0 .net "douta", 7 0, L_00000210bccf5bf0;  alias, 1 drivers
L_00000210bce7fab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce644c0_0 .net "ena", 0 0, L_00000210bce7fab8;  1 drivers
v00000210bce638e0_0 .var "ram_data", 7 0;
L_00000210bce7fb00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce63d40_0 .net "regcea", 0 0, L_00000210bce7fb00;  1 drivers
v00000210bce64c40_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7fa70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bce63980_0 .net "wea", 0 0, L_00000210bce7fa70;  1 drivers
S_00000210bce60c80 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bce60000;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bce60c80
v00000210bcdb4ce0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v00000210bcdb4ce0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v00000210bcdb4ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bcdb4ce0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_00000210bce62780 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bce60000;
 .timescale -9 -12;
L_00000210bccf5bf0 .functor BUFZ 8, v00000210bcdb4600_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bcdb4600_0 .var "douta_reg", 7 0;
S_00000210bce617e0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bce60000;
 .timescale -9 -12;
S_00000210bce61fb0 .scope module, "O2L2_x" "xilinx_single_port_ram_read_first" 3 212, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bcc22f60 .param/str "INIT_FILE" 0 4 16, "O2L2_x.mem";
P_00000210bcc22f98 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_00000210bcc22fd0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bcc23008 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bce637a0 .array "BRAM", 0 1023, 7 0;
v00000210bce63020_0 .net "addra", 9 0, v00000210bce745f0_0;  alias, 1 drivers
v00000210bce63ac0_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7fd88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce649c0_0 .net "dina", 7 0, L_00000210bce7fd88;  1 drivers
v00000210bce64ce0_0 .net "douta", 7 0, L_00000210bccf5790;  alias, 1 drivers
L_00000210bce7fe18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce63520_0 .net "ena", 0 0, L_00000210bce7fe18;  1 drivers
v00000210bce63340_0 .var "ram_data", 7 0;
L_00000210bce7fe60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce633e0_0 .net "regcea", 0 0, L_00000210bce7fe60;  1 drivers
v00000210bce632a0_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7fdd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bce64100_0 .net "wea", 0 0, L_00000210bce7fdd0;  1 drivers
S_00000210bce62910 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bce61fb0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bce62910
v00000210bce64420_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v00000210bce64420_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v00000210bce64420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce64420_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_00000210bce611a0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bce61fb0;
 .timescale -9 -12;
L_00000210bccf5790 .functor BUFZ 8, v00000210bce64560_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bce64560_0 .var "douta_reg", 7 0;
S_00000210bce62460 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bce61fb0;
 .timescale -9 -12;
S_00000210bce61010 .scope module, "O2L2_y" "xilinx_single_port_ram_read_first" 3 196, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_00000210bcc23050 .param/str "INIT_FILE" 0 4 16, "O2L2_y.mem";
P_00000210bcc23088 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_00000210bcc230c0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bcc230f8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v00000210bce63840 .array "BRAM", 0 1023, 7 0;
v00000210bce641a0_0 .net "addra", 9 0, v00000210bce736f0_0;  alias, 1 drivers
v00000210bce64060_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7fc68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce63ca0_0 .net "dina", 7 0, L_00000210bce7fc68;  1 drivers
v00000210bce64d80_0 .net "douta", 7 0, L_00000210bccf5b80;  alias, 1 drivers
L_00000210bce7fcf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce63480_0 .net "ena", 0 0, L_00000210bce7fcf8;  1 drivers
v00000210bce63700_0 .var "ram_data", 7 0;
L_00000210bce7fd40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce635c0_0 .net "regcea", 0 0, L_00000210bce7fd40;  1 drivers
v00000210bce63660_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7fcb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bce63b60_0 .net "wea", 0 0, L_00000210bce7fcb0;  1 drivers
S_00000210bce61b00 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bce61010;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bce61b00
v00000210bce646a0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v00000210bce646a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v00000210bce646a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce646a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_00000210bce61650 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bce61010;
 .timescale -9 -12;
L_00000210bccf5b80 .functor BUFZ 8, v00000210bce64880_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000210bce64880_0 .var "douta_reg", 7 0;
S_00000210bce61330 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bce61010;
 .timescale -9 -12;
S_00000210bce625f0 .scope module, "generator" "generate_descriptors" 3 39, 5 4 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "desc_write_addr";
    .port_info 3 /OUTPUT 1 "desc_wea";
    .port_info 4 /OUTPUT 24 "desc_out";
    .port_info 5 /OUTPUT 10 "key_read_addr";
    .port_info 6 /INPUT 13 "keypoint_read";
    .port_info 7 /INPUT 8 "O1L1_x_grad";
    .port_info 8 /INPUT 8 "O1L1_y_grad";
    .port_info 9 /OUTPUT 12 "O1L1_x_address";
    .port_info 10 /OUTPUT 12 "O1L1_y_address";
    .port_info 11 /INPUT 8 "O1L2_x_grad";
    .port_info 12 /INPUT 8 "O1L2_y_grad";
    .port_info 13 /OUTPUT 12 "O1L2_x_address";
    .port_info 14 /OUTPUT 12 "O1L2_y_address";
    .port_info 15 /INPUT 8 "O2L1_x_grad";
    .port_info 16 /INPUT 8 "O2L1_y_grad";
    .port_info 17 /OUTPUT 10 "O2L1_x_address";
    .port_info 18 /OUTPUT 10 "O2L1_y_address";
    .port_info 19 /INPUT 8 "O2L2_x_grad";
    .port_info 20 /INPUT 8 "O2L2_y_grad";
    .port_info 21 /OUTPUT 10 "O2L2_x_address";
    .port_info 22 /OUTPUT 10 "O2L2_y_address";
    .port_info 23 /INPUT 8 "O3L1_x_grad";
    .port_info 24 /INPUT 8 "O3L1_y_grad";
    .port_info 25 /OUTPUT 10 "O3L1_x_address";
    .port_info 26 /OUTPUT 10 "O3L1_y_address";
    .port_info 27 /INPUT 8 "O3L2_x_grad";
    .port_info 28 /INPUT 8 "O3L2_y_grad";
    .port_info 29 /OUTPUT 8 "O3L2_x_address";
    .port_info 30 /OUTPUT 8 "O3L2_y_address";
    .port_info 31 /OUTPUT 2 "octave_state_num";
    .port_info 32 /OUTPUT 4 "generic_state_num";
    .port_info 33 /INPUT 1 "start";
    .port_info 34 /OUTPUT 1 "descriptors_done";
P_00000210bce62c30 .param/l "BIT_DEPTH" 0 5 8, +C4<00000000000000000000000000001000>;
P_00000210bce62c68 .param/l "DIMENSION" 0 5 5, +C4<00000000000000000000000001000000>;
P_00000210bce62ca0 .param/l "HEIGHT" 0 5 67, +C4<00000000000000000000000001000000>;
P_00000210bce62cd8 .param/l "NUMBER_KEYPOINTS" 0 5 6, +C4<00000000000000000000001111101000>;
P_00000210bce62d10 .param/l "NUMBER_OCTAVES" 0 5 7, +C4<00000000000000000000000000000011>;
P_00000210bce62d48 .param/l "PATCH_SIZE" 0 5 9, +C4<00000000000000000000000000000100>;
P_00000210bce62d80 .param/l "WIDTH" 0 5 68, +C4<00000000000000000000000001000000>;
enum00000210bcd09c70 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
enum00000210bcd09bd0 .enum2/s (32)
   "IDLE" 0,
   "READ" 1,
   "START_HISTOGRAM" 2,
   "PATCH_ONE" 3,
   "PATCH_TWO" 4,
   "PATCH_THREE" 5,
   "PATCH_FOUR" 6,
   "FINISH" 7
 ;
v00000210bce73830_0 .var "O1L1_x_address", 11 0;
v00000210bce73c90_0 .net/s "O1L1_x_grad", 7 0, L_00000210bccf6910;  alias, 1 drivers
v00000210bce73150_0 .var "O1L1_y_address", 11 0;
v00000210bce73470_0 .net/s "O1L1_y_grad", 7 0, L_00000210bccf69f0;  alias, 1 drivers
v00000210bce74690_0 .var "O1L2_x_address", 11 0;
v00000210bce730b0_0 .net/s "O1L2_x_grad", 7 0, L_00000210bccf6bb0;  alias, 1 drivers
v00000210bce735b0_0 .var "O1L2_y_address", 11 0;
v00000210bce731f0_0 .net/s "O1L2_y_grad", 7 0, L_00000210bccf6ad0;  alias, 1 drivers
v00000210bce73dd0_0 .net "O1_histogram_done", 0 0, v00000210bce65590_0;  1 drivers
v00000210bce733d0_0 .var "O1_histogram_ea", 0 0;
v00000210bce73510_0 .net "O1_histogram_out", 23 0, v00000210bce65d10_0;  1 drivers
v00000210bce72e30_0 .net "O1_x_address", 11 0, v00000210bce64b00_0;  1 drivers
v00000210bce73a10_0 .var "O1_x_coord", 5 0;
v00000210bce73650_0 .var/s "O1_x_grad", 7 0;
v00000210bce74550_0 .net "O1_y_address", 11 0, v00000210bce668f0_0;  1 drivers
v00000210bce73bf0_0 .var "O1_y_coord", 5 0;
v00000210bce72ed0_0 .var/s "O1_y_grad", 7 0;
v00000210bce72a70_0 .var "O2L1_x_address", 9 0;
v00000210bce74190_0 .net/s "O2L1_x_grad", 7 0, L_00000210bccf5640;  alias, 1 drivers
v00000210bce72b10_0 .var "O2L1_y_address", 9 0;
v00000210bce73e70_0 .net/s "O2L1_y_grad", 7 0, L_00000210bccf5bf0;  alias, 1 drivers
v00000210bce745f0_0 .var "O2L2_x_address", 9 0;
v00000210bce72f70_0 .net/s "O2L2_x_grad", 7 0, L_00000210bccf5790;  alias, 1 drivers
v00000210bce736f0_0 .var "O2L2_y_address", 9 0;
v00000210bce73f10_0 .net/s "O2L2_y_grad", 7 0, L_00000210bccf5b80;  alias, 1 drivers
v00000210bce72cf0_0 .net "O2_histogram_done", 0 0, v00000210bce68d70_0;  1 drivers
v00000210bce73790_0 .var "O2_histogram_ea", 0 0;
v00000210bce73970_0 .net "O2_histogram_out", 23 0, v00000210bce69630_0;  1 drivers
v00000210bce73010_0 .net "O2_x_address", 9 0, v00000210bce65f90_0;  1 drivers
v00000210bce73fb0_0 .var "O2_x_coord", 4 0;
v00000210bce74730_0 .var/s "O2_x_grad", 7 0;
v00000210bce74230_0 .net "O2_y_address", 9 0, v00000210bce66d50_0;  1 drivers
v00000210bce72890_0 .var "O2_y_coord", 4 0;
v00000210bce73ab0_0 .var/s "O2_y_grad", 7 0;
v00000210bce742d0_0 .var "O3L1_x_address", 9 0;
v00000210bce72930_0 .net/s "O3L1_x_grad", 7 0, v00000210bce7a060_0;  1 drivers
v00000210bce74370_0 .var "O3L1_y_address", 9 0;
v00000210bce72bb0_0 .net/s "O3L1_y_grad", 7 0, v00000210bce7a740_0;  1 drivers
v00000210bce74410_0 .var "O3L2_x_address", 7 0;
v00000210bce744b0_0 .net/s "O3L2_x_grad", 7 0, v00000210bce7ab00_0;  1 drivers
v00000210bce729d0_0 .var "O3L2_y_address", 7 0;
v00000210bce72c50_0 .net/s "O3L2_y_grad", 7 0, v00000210bce79d40_0;  1 drivers
v00000210bce76450_0 .net "O3_histogram_done", 0 0, v00000210bce69950_0;  1 drivers
v00000210bce75910_0 .var "O3_histogram_ea", 0 0;
v00000210bce74dd0_0 .net "O3_histogram_out", 23 0, v00000210bce693b0_0;  1 drivers
v00000210bce76270_0 .net "O3_x_address", 7 0, v00000210bce68e10_0;  1 drivers
v00000210bce75c30_0 .var "O3_x_coord", 3 0;
v00000210bce75690_0 .var/s "O3_x_grad", 7 0;
v00000210bce76130_0 .net "O3_y_address", 7 0, v00000210bce6a490_0;  1 drivers
v00000210bce764f0_0 .var "O3_y_coord", 3 0;
v00000210bce75f50_0 .var/s "O3_y_grad", 7 0;
v00000210bce761d0_0 .net "clk", 0 0, v00000210bce79200_0;  alias, 1 drivers
v00000210bce76630_0 .var "desc_out", 23 0;
v00000210bce75230_0 .var "desc_wea", 0 0;
v00000210bce74c90_0 .var "desc_write_addr", 11 0;
v00000210bce74b50_0 .var "descriptors_done", 0 0;
v00000210bce74e70_0 .var "generic_state_num", 3 0;
v00000210bce74f10_0 .var "histogram_ea", 0 0;
v00000210bce76310_0 .var "key_read_addr", 9 0;
v00000210bce755f0_0 .net "keypoint_read", 12 0, L_00000210bccf6a60;  alias, 1 drivers
v00000210bce75cd0_0 .var "level", 0 0;
v00000210bce757d0_0 .var/2s "octave", 31 0;
v00000210bce75050_0 .var "octave_state_num", 1 0;
v00000210bce75af0_0 .var "read_counter", 1 0;
v00000210bce759b0_0 .net "rst_in", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
v00000210bce766d0_0 .net "start", 0 0, v00000210bce79700_0;  1 drivers
v00000210bce752d0_0 .var/2s "state", 31 0;
v00000210bce75730_0 .var "x", 5 0;
v00000210bce763b0_0 .var "y", 5 0;
E_00000210bcdd6210/0 .event anyedge, v00000210bce757d0_0, v00000210bce74f10_0, v00000210bce65590_0, v00000210bce75730_0;
E_00000210bcdd6210/1 .event anyedge, v00000210bce763b0_0, v00000210bce65d10_0, v00000210bce68d70_0, v00000210bce69630_0;
E_00000210bcdd6210/2 .event anyedge, v00000210bce69950_0, v00000210bce693b0_0;
E_00000210bcdd6210 .event/or E_00000210bcdd6210/0, E_00000210bcdd6210/1, E_00000210bcdd6210/2;
E_00000210bcdd7050/0 .event anyedge, v00000210bce757d0_0, v00000210bce64b00_0, v00000210bce668f0_0, v00000210bce75cd0_0;
E_00000210bcdd7050/1 .event anyedge, v00000210bce0efc0_0, v00000210bce0e020_0, v00000210bce0dc60_0, v00000210bce0f4c0_0;
E_00000210bcdd7050/2 .event anyedge, v00000210bce65f90_0, v00000210bce66d50_0, v00000210bce64ce0_0, v00000210bcdf65e0_0;
E_00000210bcdd7050/3 .event anyedge, v00000210bce64d80_0, v00000210bce64ba0_0, v00000210bce68e10_0, v00000210bce6a490_0;
E_00000210bcdd7050/4 .event anyedge, v00000210bce744b0_0, v00000210bce72930_0, v00000210bce72c50_0, v00000210bce72bb0_0;
E_00000210bcdd7050 .event/or E_00000210bcdd7050/0, E_00000210bcdd7050/1, E_00000210bcdd7050/2, E_00000210bcdd7050/3, E_00000210bcdd7050/4;
E_00000210bcdd6390 .event anyedge, v00000210bce757d0_0, v00000210bce752d0_0;
S_00000210bce61970 .scope module, "O1_hist" "histogram" 5 151, 6 5 0, S_00000210bce625f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 6 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 12 "x_read_addr";
    .port_info 8 /OUTPUT 12 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_00000210bce65220 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_00000210bce65258 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000001000000>;
P_00000210bce65290 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_00000210bce652c8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000001000000>;
enum00000210bcd09d10 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v00000210bce66e90_0 .net "bin_out", 2 0, v00000210bce64ec0_0;  1 drivers
v00000210bce66350_0 .var "center_addr_x", 5 0;
v00000210bce67250_0 .var "center_addr_y", 5 0;
v00000210bce66670_0 .net "clk_in", 0 0, v00000210bce79200_0;  alias, 1 drivers
v00000210bce65590_0 .var "histogram_done", 0 0;
v00000210bce65d10_0 .var "histogram_out", 23 0;
v00000210bce665d0_0 .var "last_save", 0 0;
v00000210bce66f30_0 .var "orientation_valid_in", 0 0;
v00000210bce66490_0 .net "orientation_valid_out", 0 0, v00000210bce64920_0;  1 drivers
v00000210bce66fd0_0 .net "rst_in", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
v00000210bce66c10_0 .var "save_to_hist", 0 0;
v00000210bce65db0_0 .net "start", 0 0, v00000210bce733d0_0;  1 drivers
v00000210bce65e50_0 .var/2s "state", 31 0;
v00000210bce65b30_0 .net "x", 5 0, v00000210bce73a10_0;  1 drivers
v00000210bce658b0_0 .net/s "x_grad_in", 7 0, v00000210bce73650_0;  1 drivers
v00000210bce654f0_0 .net "x_read_addr", 11 0, v00000210bce64b00_0;  alias, 1 drivers
v00000210bce66cb0_0 .net "y", 5 0, v00000210bce73bf0_0;  1 drivers
v00000210bce65950_0 .net/s "y_grad_in", 7 0, v00000210bce73650_0;  alias, 1 drivers
v00000210bce667b0_0 .net "y_read_addr", 11 0, v00000210bce668f0_0;  alias, 1 drivers
S_00000210bce62140 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_00000210bce61970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 12 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 6 "center_addr_x";
    .port_info 9 /INPUT 6 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_00000210bcd71580 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_00000210bcd715b8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_00000210bcd715f0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
enum00000210bcd09db0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_00000210bce7f2d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce64380_0 .net/2u *"_ivl_0", 7 0, L_00000210bce7f2d8;  1 drivers
L_00000210bce7f320 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce630c0_0 .net/2u *"_ivl_4", 7 0, L_00000210bce7f320;  1 drivers
v00000210bce64ec0_0 .var "bin_out", 2 0;
v00000210bce64740_0 .net "center_addr_x", 5 0, v00000210bce66350_0;  1 drivers
v00000210bce63f20_0 .net "center_addr_y", 5 0, v00000210bce67250_0;  1 drivers
v00000210bce63c00_0 .net "clk_in", 0 0, v00000210bce79200_0;  alias, 1 drivers
v00000210bce64600_0 .net "rst_in", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
v00000210bce63e80_0 .var/2s "state", 31 0;
v00000210bce63160_0 .var "state_num", 1 0;
v00000210bce63200_0 .net "valid_in", 0 0, v00000210bce66f30_0;  1 drivers
v00000210bce64920_0 .var "valid_out", 0 0;
v00000210bce63fc0_0 .var "x_grad", 7 0;
v00000210bce64e20_0 .net "x_grad_neg", 7 0, L_00000210bce7be60;  1 drivers
v00000210bce647e0_0 .net "x_pixel_in", 7 0, v00000210bce73650_0;  alias, 1 drivers
v00000210bce64b00_0 .var "x_read_addr", 11 0;
v00000210bce64a60_0 .var "x_read_addr_valid", 0 0;
v00000210bce64240_0 .var "x_read_addr_valid_pipe", 1 0;
v00000210bce642e0_0 .var "y_grad", 7 0;
v00000210bce67110_0 .net "y_grad_neg", 7 0, L_00000210bce7d440;  1 drivers
v00000210bce65c70_0 .net "y_pixel_in", 7 0, v00000210bce73650_0;  alias, 1 drivers
v00000210bce668f0_0 .var "y_read_addr", 11 0;
v00000210bce65450_0 .var "y_read_addr_valid", 0 0;
v00000210bce66530_0 .var "y_read_addr_valid_pipe", 1 0;
E_00000210bcdd6990 .event anyedge, v00000210bce63e80_0;
L_00000210bce7be60 .arith/sub 8, L_00000210bce7f2d8, v00000210bce63fc0_0;
L_00000210bce7d440 .arith/sub 8, L_00000210bce7f320, v00000210bce642e0_0;
S_00000210bce62aa0 .scope module, "O2_hist" "histogram" 5 176, 6 5 0, S_00000210bce625f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 10 "x_read_addr";
    .port_info 8 /OUTPUT 10 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_00000210bce67af0 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_00000210bce67b28 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000100000>;
P_00000210bce67b60 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_00000210bce67b98 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
enum00000210bcd09e50 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v00000210bce67070_0 .net "bin_out", 2 0, v00000210bce66030_0;  1 drivers
v00000210bce672f0_0 .var "center_addr_x", 4 0;
v00000210bce662b0_0 .var "center_addr_y", 4 0;
v00000210bce6a210_0 .net "clk_in", 0 0, v00000210bce79200_0;  alias, 1 drivers
v00000210bce68d70_0 .var "histogram_done", 0 0;
v00000210bce69630_0 .var "histogram_out", 23 0;
v00000210bce69d10_0 .var "last_save", 0 0;
v00000210bce69130_0 .var "orientation_valid_in", 0 0;
v00000210bce6a170_0 .net "orientation_valid_out", 0 0, v00000210bce65770_0;  1 drivers
v00000210bce6a3f0_0 .net "rst_in", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
v00000210bce6a530_0 .var "save_to_hist", 0 0;
v00000210bce6a5d0_0 .net "start", 0 0, v00000210bce73790_0;  1 drivers
v00000210bce6a0d0_0 .var/2s "state", 31 0;
v00000210bce69810_0 .net "x", 4 0, v00000210bce73fb0_0;  1 drivers
v00000210bce68a50_0 .net/s "x_grad_in", 7 0, v00000210bce74730_0;  1 drivers
v00000210bce6a2b0_0 .net "x_read_addr", 9 0, v00000210bce65f90_0;  alias, 1 drivers
v00000210bce68af0_0 .net "y", 4 0, v00000210bce72890_0;  1 drivers
v00000210bce699f0_0 .net/s "y_grad_in", 7 0, v00000210bce74730_0;  alias, 1 drivers
v00000210bce6a670_0 .net "y_read_addr", 9 0, v00000210bce66d50_0;  alias, 1 drivers
S_00000210bce614c0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_00000210bce62aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 10 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 5 "center_addr_x";
    .port_info 9 /INPUT 5 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_00000210bcd71630 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_00000210bcd71668 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_00000210bcd716a0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
enum00000210bcafaa80 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_00000210bce7f368 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce66710_0 .net/2u *"_ivl_0", 7 0, L_00000210bce7f368;  1 drivers
L_00000210bce7f3b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce66170_0 .net/2u *"_ivl_4", 7 0, L_00000210bce7f3b0;  1 drivers
v00000210bce66030_0 .var "bin_out", 2 0;
v00000210bce656d0_0 .net "center_addr_x", 4 0, v00000210bce672f0_0;  1 drivers
v00000210bce65630_0 .net "center_addr_y", 4 0, v00000210bce662b0_0;  1 drivers
v00000210bce671b0_0 .net "clk_in", 0 0, v00000210bce79200_0;  alias, 1 drivers
v00000210bce65ef0_0 .net "rst_in", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
v00000210bce66850_0 .var/2s "state", 31 0;
v00000210bce663f0_0 .var "state_num", 1 0;
v00000210bce65a90_0 .net "valid_in", 0 0, v00000210bce69130_0;  1 drivers
v00000210bce65770_0 .var "valid_out", 0 0;
v00000210bce66990_0 .var "x_grad", 7 0;
v00000210bce65bd0_0 .net "x_grad_neg", 7 0, L_00000210bce7b820;  1 drivers
v00000210bce66a30_0 .net "x_pixel_in", 7 0, v00000210bce74730_0;  alias, 1 drivers
v00000210bce65f90_0 .var "x_read_addr", 9 0;
v00000210bce66ad0_0 .var "x_read_addr_valid", 0 0;
v00000210bce660d0_0 .var "x_read_addr_valid_pipe", 1 0;
v00000210bce66b70_0 .var "y_grad", 7 0;
v00000210bce65810_0 .net "y_grad_neg", 7 0, L_00000210bce7baa0;  1 drivers
v00000210bce659f0_0 .net "y_pixel_in", 7 0, v00000210bce74730_0;  alias, 1 drivers
v00000210bce66d50_0 .var "y_read_addr", 9 0;
v00000210bce66df0_0 .var "y_read_addr_valid", 0 0;
v00000210bce66210_0 .var "y_read_addr_valid_pipe", 1 0;
E_00000210bcdd6810 .event anyedge, v00000210bce66850_0;
L_00000210bce7b820 .arith/sub 8, L_00000210bce7f368, v00000210bce66990_0;
L_00000210bce7baa0 .arith/sub 8, L_00000210bce7f3b0, v00000210bce66b70_0;
S_00000210bce622d0 .scope module, "O3_hist" "histogram" 5 201, 6 5 0, S_00000210bce625f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 4 "x";
    .port_info 4 /INPUT 4 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 8 "x_read_addr";
    .port_info 8 /OUTPUT 8 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_00000210bce67910 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_00000210bce67948 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000010000>;
P_00000210bce67980 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_00000210bce679b8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
enum00000210bcafbb30 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v00000210bce69770_0 .net "bin_out", 2 0, v00000210bce69e50_0;  1 drivers
v00000210bce691d0_0 .var "center_addr_x", 3 0;
v00000210bce69270_0 .var "center_addr_y", 3 0;
v00000210bce69310_0 .net "clk_in", 0 0, v00000210bce79200_0;  alias, 1 drivers
v00000210bce69950_0 .var "histogram_done", 0 0;
v00000210bce693b0_0 .var "histogram_out", 23 0;
v00000210bce694f0_0 .var "last_save", 0 0;
v00000210bce698b0_0 .var "orientation_valid_in", 0 0;
v00000210bce69b30_0 .net "orientation_valid_out", 0 0, v00000210bce69db0_0;  1 drivers
v00000210bce69bd0_0 .net "rst_in", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
v00000210bce69c70_0 .var "save_to_hist", 0 0;
v00000210bce73d30_0 .net "start", 0 0, v00000210bce75910_0;  1 drivers
v00000210bce73330_0 .var/2s "state", 31 0;
v00000210bce73290_0 .net "x", 3 0, v00000210bce75c30_0;  1 drivers
v00000210bce74050_0 .net/s "x_grad_in", 7 0, v00000210bce75690_0;  1 drivers
v00000210bce72d90_0 .net "x_read_addr", 7 0, v00000210bce68e10_0;  alias, 1 drivers
v00000210bce740f0_0 .net "y", 3 0, v00000210bce764f0_0;  1 drivers
v00000210bce738d0_0 .net/s "y_grad_in", 7 0, v00000210bce75690_0;  alias, 1 drivers
v00000210bce73b50_0 .net "y_read_addr", 7 0, v00000210bce6a490_0;  alias, 1 drivers
S_00000210bce61e20 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_00000210bce622d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 8 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 4 "center_addr_x";
    .port_info 9 /INPUT 4 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_00000210bcd71bb0 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_00000210bcd71be8 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_00000210bcd71c20 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
enum00000210bcafbbd0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_00000210bce7f3f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce69a90_0 .net/2u *"_ivl_0", 7 0, L_00000210bce7f3f8;  1 drivers
L_00000210bce7f440 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000210bce69590_0 .net/2u *"_ivl_4", 7 0, L_00000210bce7f440;  1 drivers
v00000210bce69e50_0 .var "bin_out", 2 0;
v00000210bce68b90_0 .net "center_addr_x", 3 0, v00000210bce691d0_0;  1 drivers
v00000210bce6a030_0 .net "center_addr_y", 3 0, v00000210bce69270_0;  1 drivers
v00000210bce68910_0 .net "clk_in", 0 0, v00000210bce79200_0;  alias, 1 drivers
v00000210bce6a710_0 .net "rst_in", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
v00000210bce69450_0 .var/2s "state", 31 0;
v00000210bce69ef0_0 .var "state_num", 1 0;
v00000210bce696d0_0 .net "valid_in", 0 0, v00000210bce698b0_0;  1 drivers
v00000210bce69db0_0 .var "valid_out", 0 0;
v00000210bce6a350_0 .var "x_grad", 7 0;
v00000210bce68ff0_0 .net "x_grad_neg", 7 0, L_00000210bce7b8c0;  1 drivers
v00000210bce68c30_0 .net "x_pixel_in", 7 0, v00000210bce75690_0;  alias, 1 drivers
v00000210bce68e10_0 .var "x_read_addr", 7 0;
v00000210bce68cd0_0 .var "x_read_addr_valid", 0 0;
v00000210bce68870_0 .var "x_read_addr_valid_pipe", 1 0;
v00000210bce69f90_0 .var "y_grad", 7 0;
v00000210bce68eb0_0 .net "y_grad_neg", 7 0, L_00000210bce7bb40;  1 drivers
v00000210bce68f50_0 .net "y_pixel_in", 7 0, v00000210bce75690_0;  alias, 1 drivers
v00000210bce6a490_0 .var "y_read_addr", 7 0;
v00000210bce689b0_0 .var "y_read_addr_valid", 0 0;
v00000210bce69090_0 .var "y_read_addr_valid_pipe", 1 0;
E_00000210bcdd6550 .event anyedge, v00000210bce69450_0;
L_00000210bce7b8c0 .arith/sub 8, L_00000210bce7f3f8, v00000210bce6a350_0;
L_00000210bce7bb40 .arith/sub 8, L_00000210bce7f440, v00000210bce69f90_0;
S_00000210bce62dc0 .scope module, "keypoints" "xilinx_single_port_ram_read_first" 3 84, 4 12 0, S_00000210bce0fc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 13 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 13 "douta";
P_00000210bce67640 .param/str "INIT_FILE" 0 4 16, "keypoints.mem";
P_00000210bce67678 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_00000210bce676b0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_00000210bce676e8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001101>;
v00000210bce75d70 .array "BRAM", 0 999, 12 0;
v00000210bce75370_0 .net "addra", 9 0, v00000210bce76310_0;  alias, 1 drivers
v00000210bce75a50_0 .net "clka", 0 0, v00000210bce79200_0;  alias, 1 drivers
L_00000210bce7f488 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v00000210bce76950_0 .net "dina", 12 0, L_00000210bce7f488;  1 drivers
v00000210bce75b90_0 .net "douta", 12 0, L_00000210bccf6a60;  alias, 1 drivers
L_00000210bce7f518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce76770_0 .net "ena", 0 0, L_00000210bce7f518;  1 drivers
v00000210bce75e10_0 .var "ram_data", 12 0;
L_00000210bce7f560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000210bce768b0_0 .net "regcea", 0 0, L_00000210bce7f560;  1 drivers
v00000210bce75eb0_0 .net "rsta", 0 0, v00000210bce7a7e0_0;  alias, 1 drivers
L_00000210bce7f4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000210bce74ab0_0 .net "wea", 0 0, L_00000210bce7f4d0;  1 drivers
S_00000210bce61c90 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_00000210bce62dc0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bce61c90
v00000210bce74fb0_0 .var/i "depth", 31 0;
TD_descriptors_tb.keypoints.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v00000210bce74fb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v00000210bce74fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce74fb0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_00000210bce77830 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_00000210bce62dc0;
 .timescale -9 -12;
L_00000210bccf6a60 .functor BUFZ 13, v00000210bce76590_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v00000210bce76590_0 .var "douta_reg", 12 0;
S_00000210bce78320 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_00000210bce62dc0;
 .timescale -9 -12;
S_00000210bce0fdb0 .scope module, "gradient_image" "gradient_image" 8 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_00000210bcd71fd0 .param/l "BIT_DEPTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_00000210bcd72008 .param/l "HEIGHT" 0 8 7, +C4<00000000000000000000000001000000>;
P_00000210bcd72040 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000001000000>;
enum00000210bcafbc70 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v00000210bce7a1a0_0 .var "center_addr_x", 5 0;
v00000210bce79160_0 .var "center_addr_y", 5 0;
o00000210bce14778 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce79ac0_0 .net "clk_in", 0 0, o00000210bce14778;  0 drivers
o00000210bce147a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000210bce7a880_0 .net "ext_pixel_in", 7 0, o00000210bce147a8;  0 drivers
v00000210bce797a0_0 .var "ext_read_addr", 11 0;
v00000210bce7a240_0 .var "ext_read_addr_valid", 0 0;
v00000210bce79840_0 .var "ext_read_addr_valid_pipe", 1 0;
v00000210bce7a2e0_0 .var "gradient_done", 0 0;
v00000210bce79980_0 .var/s "pixel1_signed", 8 0;
v00000210bce7a380_0 .var/s "pixel2_signed", 8 0;
o00000210bce148f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce79020_0 .net "rst_in", 0 0, o00000210bce148f8;  0 drivers
o00000210bce14928 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7aa60_0 .net "start_in", 0 0, o00000210bce14928;  0 drivers
v00000210bce7a9c0_0 .var/2s "state", 31 0;
v00000210bce7a420_0 .var "state_num", 2 0;
v00000210bce7a920_0 .var "x_pixel_out", 7 0;
v00000210bce79b60_0 .var "x_write_addr", 11 0;
v00000210bce792a0_0 .var "x_write_valid", 0 0;
v00000210bce7ac40_0 .var "y_pixel_out", 7 0;
v00000210bce79de0_0 .var "y_write_addr", 11 0;
v00000210bce79c00_0 .var "y_write_valid", 0 0;
E_00000210bcdd6890 .event posedge, v00000210bce79ac0_0;
E_00000210bcdd69d0 .event anyedge, v00000210bce7a9c0_0;
S_00000210bccd2380 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_00000210bccd2510 .param/str "INIT_FILE" 0 9 14, "\000";
P_00000210bccd2548 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_00000210bccd2580 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_00000210bccd25b8 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v00000210bce7bc80 .array "BRAM", 0 1023, 17 0;
o00000210bce14e68 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000210bce7bd20_0 .net "addra", 9 0, o00000210bce14e68;  0 drivers
o00000210bce14e98 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000210bce7ce00_0 .net "addrb", 9 0, o00000210bce14e98;  0 drivers
o00000210bce14ec8 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7d1c0_0 .net "clka", 0 0, o00000210bce14ec8;  0 drivers
o00000210bce14ef8 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7d080_0 .net "clkb", 0 0, o00000210bce14ef8;  0 drivers
o00000210bce14f28 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v00000210bce7da80_0 .net "dina", 17 0, o00000210bce14f28;  0 drivers
o00000210bce14f58 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v00000210bce7d300_0 .net "dinb", 17 0, o00000210bce14f58;  0 drivers
v00000210bce7cea0_0 .net "douta", 17 0, L_00000210bccf68a0;  1 drivers
v00000210bce7b500_0 .net "doutb", 17 0, L_00000210bccf5c60;  1 drivers
o00000210bce14fe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7d8a0_0 .net "ena", 0 0, o00000210bce14fe8;  0 drivers
o00000210bce15018 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7c540_0 .net "enb", 0 0, o00000210bce15018;  0 drivers
v00000210bce7b6e0_0 .var/i "idx", 31 0;
v00000210bce7c860_0 .var "ram_data_a", 17 0;
v00000210bce7ba00_0 .var "ram_data_b", 17 0;
o00000210bce150d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7b780_0 .net "regcea", 0 0, o00000210bce150d8;  0 drivers
o00000210bce15108 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7b5a0_0 .net "regceb", 0 0, o00000210bce15108;  0 drivers
o00000210bce15138 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7c900_0 .net "rsta", 0 0, o00000210bce15138;  0 drivers
o00000210bce15168 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7d3a0_0 .net "rstb", 0 0, o00000210bce15168;  0 drivers
o00000210bce15198 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7b960_0 .net "wea", 0 0, o00000210bce15198;  0 drivers
o00000210bce151c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000210bce7bdc0_0 .net "web", 0 0, o00000210bce151c8;  0 drivers
S_00000210bce78190 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_00000210bccd2380;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000210bce78190
v00000210bce798e0_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v00000210bce798e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v00000210bce798e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000210bce798e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_00000210bce78960 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_00000210bccd2380;
 .timescale -9 -12;
v00000210bce793e0_0 .var/i "ram_index", 31 0;
S_00000210bce779c0 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_00000210bccd2380;
 .timescale -9 -12;
L_00000210bccf68a0 .functor BUFZ 18, v00000210bce79f20_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_00000210bccf5c60 .functor BUFZ 18, v00000210bce79fc0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v00000210bce79f20_0 .var "douta_reg", 17 0;
v00000210bce79fc0_0 .var "doutb_reg", 17 0;
E_00000210bcdd6a10 .event posedge, v00000210bce7d080_0;
E_00000210bcdd6bd0 .event posedge, v00000210bce7d1c0_0;
    .scope S_00000210bce62140;
T_10 ;
Ewait_0 .event/or E_00000210bcdd6990, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000210bce63e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000210bce63160_0, 0, 2;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000210bce63160_0, 0, 2;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000210bce63160_0, 0, 2;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000210bce63160_0, 0, 2;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000210bce62140;
T_11 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce64a60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce64240_0, 4, 5;
    %load/vec4 v00000210bce64240_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce64240_0, 4, 5;
    %load/vec4 v00000210bce65450_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce66530_0, 4, 5;
    %load/vec4 v00000210bce66530_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce66530_0, 4, 5;
    %jmp T_11;
    .thread T_11;
    .scope S_00000210bce62140;
T_12 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce64600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce63e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce64a60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000210bce64b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce65450_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000210bce668f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce64920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000210bce64a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce64a60_0, 0;
T_12.2 ;
    %load/vec4 v00000210bce65450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce65450_0, 0;
T_12.4 ;
    %load/vec4 v00000210bce64920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce64920_0, 0;
T_12.6 ;
    %load/vec4 v00000210bce63e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v00000210bce63200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce63e80_0, 0;
    %load/vec4 v00000210bce64740_0;
    %pad/u 32;
    %load/vec4 v00000210bce63f20_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce64b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce64a60_0, 0;
T_12.13 ;
    %jmp T_12.12;
T_12.9 ;
    %load/vec4 v00000210bce64240_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v00000210bce647e0_0;
    %assign/vec4 v00000210bce63fc0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce63e80_0, 0;
    %load/vec4 v00000210bce64740_0;
    %pad/u 32;
    %load/vec4 v00000210bce63f20_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce668f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce65450_0, 0;
T_12.15 ;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v00000210bce66530_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v00000210bce65c70_0;
    %assign/vec4 v00000210bce642e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce63e80_0, 0;
T_12.17 ;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v00000210bce63fc0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.21, 4;
    %load/vec4 v00000210bce642e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %load/vec4 v00000210bce63fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.24, 4;
    %load/vec4 v00000210bce642e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v00000210bce642e0_0;
    %load/vec4 v00000210bce63fc0_0;
    %cmp/u;
    %jmp/0xz  T_12.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
T_12.26 ;
T_12.23 ;
T_12.19 ;
    %load/vec4 v00000210bce63fc0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.29, 4;
    %load/vec4 v00000210bce642e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %load/vec4 v00000210bce63fc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.32, 4;
    %load/vec4 v00000210bce642e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.31;
T_12.30 ;
    %load/vec4 v00000210bce64e20_0;
    %load/vec4 v00000210bce642e0_0;
    %cmp/u;
    %jmp/0xz  T_12.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.34;
T_12.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
T_12.34 ;
T_12.31 ;
T_12.27 ;
    %load/vec4 v00000210bce63fc0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.37, 4;
    %load/vec4 v00000210bce642e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.35, 8;
    %load/vec4 v00000210bce63fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.40, 4;
    %load/vec4 v00000210bce642e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.39;
T_12.38 ;
    %load/vec4 v00000210bce67110_0;
    %load/vec4 v00000210bce64e20_0;
    %cmp/u;
    %jmp/0xz  T_12.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
T_12.42 ;
T_12.39 ;
T_12.35 ;
    %load/vec4 v00000210bce63fc0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.45, 4;
    %load/vec4 v00000210bce642e0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.43, 8;
    %load/vec4 v00000210bce63fc0_0;
    %load/vec4 v00000210bce67110_0;
    %cmp/u;
    %jmp/0xz  T_12.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000210bce64ec0_0, 0;
T_12.47 ;
T_12.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce64920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce63e80_0, 0;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000210bce61970;
T_13 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce66fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce66350_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce67250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce65590_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000210bce65d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce665d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000210bce66f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66f30_0, 0;
T_13.2 ;
    %load/vec4 v00000210bce65590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce65590_0, 0;
T_13.4 ;
    %load/vec4 v00000210bce66c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66c10_0, 0;
    %load/vec4 v00000210bce66e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.17;
T_13.8 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.9 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.10 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.11 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.12 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.13 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.14 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.15 ;
    %load/vec4 v00000210bce65d10_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce65d10_0, 4, 5;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %load/vec4 v00000210bce665d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce665d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce65590_0, 0;
T_13.18 ;
T_13.6 ;
    %load/vec4 v00000210bce65e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce65e50_0, 0;
    %jmp T_13.26;
T_13.20 ;
    %load/vec4 v00000210bce65db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000210bce65d10_0, 0;
    %load/vec4 v00000210bce65b30_0;
    %assign/vec4 v00000210bce66350_0, 0;
    %load/vec4 v00000210bce66cb0_0;
    %assign/vec4 v00000210bce67250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66f30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce65e50_0, 0;
T_13.27 ;
    %jmp T_13.26;
T_13.21 ;
    %load/vec4 v00000210bce66490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66c10_0, 0;
    %load/vec4 v00000210bce65b30_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000210bce66350_0, 0;
    %load/vec4 v00000210bce66cb0_0;
    %assign/vec4 v00000210bce67250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66f30_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce65e50_0, 0;
T_13.29 ;
    %jmp T_13.26;
T_13.22 ;
    %load/vec4 v00000210bce66490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66c10_0, 0;
    %load/vec4 v00000210bce65b30_0;
    %assign/vec4 v00000210bce66350_0, 0;
    %load/vec4 v00000210bce66cb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000210bce67250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66f30_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce65e50_0, 0;
T_13.31 ;
    %jmp T_13.26;
T_13.23 ;
    %load/vec4 v00000210bce66490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66c10_0, 0;
    %load/vec4 v00000210bce65b30_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000210bce66350_0, 0;
    %load/vec4 v00000210bce66cb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000210bce67250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66f30_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000210bce65e50_0, 0;
T_13.33 ;
    %jmp T_13.26;
T_13.24 ;
    %load/vec4 v00000210bce66490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce665d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce65e50_0, 0;
T_13.35 ;
    %jmp T_13.26;
T_13.26 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000210bce614c0;
T_14 ;
Ewait_1 .event/or E_00000210bcdd6810, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000210bce66850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000210bce663f0_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000210bce663f0_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000210bce663f0_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000210bce663f0_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000210bce614c0;
T_15 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce66ad0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce660d0_0, 4, 5;
    %load/vec4 v00000210bce660d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce660d0_0, 4, 5;
    %load/vec4 v00000210bce66df0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce66210_0, 4, 5;
    %load/vec4 v00000210bce66210_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce66210_0, 4, 5;
    %jmp T_15;
    .thread T_15;
    .scope S_00000210bce614c0;
T_16 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce65ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce66850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66ad0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000210bce65f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66df0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000210bce66d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce65770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000210bce66ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66ad0_0, 0;
T_16.2 ;
    %load/vec4 v00000210bce66df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce66df0_0, 0;
T_16.4 ;
    %load/vec4 v00000210bce65770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce65770_0, 0;
T_16.6 ;
    %load/vec4 v00000210bce66850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v00000210bce65a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce66850_0, 0;
    %load/vec4 v00000210bce656d0_0;
    %pad/u 32;
    %load/vec4 v00000210bce65630_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000210bce65f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66ad0_0, 0;
T_16.13 ;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v00000210bce660d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v00000210bce66a30_0;
    %assign/vec4 v00000210bce66990_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce66850_0, 0;
    %load/vec4 v00000210bce656d0_0;
    %pad/u 32;
    %load/vec4 v00000210bce65630_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v00000210bce66d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce66df0_0, 0;
T_16.15 ;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v00000210bce66210_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v00000210bce659f0_0;
    %assign/vec4 v00000210bce66b70_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce66850_0, 0;
T_16.17 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v00000210bce66990_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.21, 4;
    %load/vec4 v00000210bce66b70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %load/vec4 v00000210bce66990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.24, 4;
    %load/vec4 v00000210bce66b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v00000210bce66b70_0;
    %load/vec4 v00000210bce66990_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
T_16.26 ;
T_16.23 ;
T_16.19 ;
    %load/vec4 v00000210bce66990_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v00000210bce66b70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.27, 8;
    %load/vec4 v00000210bce66990_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.32, 4;
    %load/vec4 v00000210bce66b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v00000210bce65bd0_0;
    %load/vec4 v00000210bce66b70_0;
    %cmp/u;
    %jmp/0xz  T_16.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
T_16.34 ;
T_16.31 ;
T_16.27 ;
    %load/vec4 v00000210bce66990_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v00000210bce66b70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v00000210bce66990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.40, 4;
    %load/vec4 v00000210bce66b70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v00000210bce65810_0;
    %load/vec4 v00000210bce65bd0_0;
    %cmp/u;
    %jmp/0xz  T_16.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
T_16.42 ;
T_16.39 ;
T_16.35 ;
    %load/vec4 v00000210bce66990_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.45, 4;
    %load/vec4 v00000210bce66b70_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v00000210bce66990_0;
    %load/vec4 v00000210bce65810_0;
    %cmp/u;
    %jmp/0xz  T_16.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000210bce66030_0, 0;
T_16.47 ;
T_16.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce65770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce66850_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000210bce62aa0;
T_17 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce6a3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000210bce672f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000210bce662b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce68d70_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000210bce69630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce6a530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69d10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000210bce69130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69130_0, 0;
T_17.2 ;
    %load/vec4 v00000210bce68d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce68d70_0, 0;
T_17.4 ;
    %load/vec4 v00000210bce6a530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce6a530_0, 0;
    %load/vec4 v00000210bce67070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v00000210bce69630_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69630_0, 4, 5;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %load/vec4 v00000210bce69d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce68d70_0, 0;
T_17.18 ;
T_17.6 ;
    %load/vec4 v00000210bce6a0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce6a0d0_0, 0;
    %jmp T_17.26;
T_17.20 ;
    %load/vec4 v00000210bce6a5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000210bce69630_0, 0;
    %load/vec4 v00000210bce69810_0;
    %assign/vec4 v00000210bce672f0_0, 0;
    %load/vec4 v00000210bce68af0_0;
    %assign/vec4 v00000210bce662b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69130_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce6a0d0_0, 0;
T_17.27 ;
    %jmp T_17.26;
T_17.21 ;
    %load/vec4 v00000210bce6a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce6a530_0, 0;
    %load/vec4 v00000210bce69810_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000210bce672f0_0, 0;
    %load/vec4 v00000210bce68af0_0;
    %assign/vec4 v00000210bce662b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69130_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce6a0d0_0, 0;
T_17.29 ;
    %jmp T_17.26;
T_17.22 ;
    %load/vec4 v00000210bce6a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce6a530_0, 0;
    %load/vec4 v00000210bce69810_0;
    %assign/vec4 v00000210bce672f0_0, 0;
    %load/vec4 v00000210bce68af0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000210bce662b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69130_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce6a0d0_0, 0;
T_17.31 ;
    %jmp T_17.26;
T_17.23 ;
    %load/vec4 v00000210bce6a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce6a530_0, 0;
    %load/vec4 v00000210bce69810_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000210bce672f0_0, 0;
    %load/vec4 v00000210bce68af0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000210bce662b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69130_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000210bce6a0d0_0, 0;
T_17.33 ;
    %jmp T_17.26;
T_17.24 ;
    %load/vec4 v00000210bce6a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce6a530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce6a0d0_0, 0;
T_17.35 ;
    %jmp T_17.26;
T_17.26 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000210bce61e20;
T_18 ;
Ewait_2 .event/or E_00000210bcdd6550, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000210bce69450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000210bce69ef0_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000210bce69ef0_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000210bce69ef0_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000210bce69ef0_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000210bce61e20;
T_19 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce68cd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce68870_0, 4, 5;
    %load/vec4 v00000210bce68870_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce68870_0, 4, 5;
    %load/vec4 v00000210bce689b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69090_0, 4, 5;
    %load/vec4 v00000210bce69090_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce69090_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_00000210bce61e20;
T_20 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce6a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce69450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce68cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce68e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce689b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce6a490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69db0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000210bce68cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce68cd0_0, 0;
T_20.2 ;
    %load/vec4 v00000210bce689b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce689b0_0, 0;
T_20.4 ;
    %load/vec4 v00000210bce69db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69db0_0, 0;
T_20.6 ;
    %load/vec4 v00000210bce69450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v00000210bce696d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce69450_0, 0;
    %load/vec4 v00000210bce68b90_0;
    %pad/u 32;
    %load/vec4 v00000210bce6a030_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000210bce68e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce68cd0_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v00000210bce68870_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v00000210bce68c30_0;
    %assign/vec4 v00000210bce6a350_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce69450_0, 0;
    %load/vec4 v00000210bce68b90_0;
    %pad/u 32;
    %load/vec4 v00000210bce6a030_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v00000210bce6a490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce689b0_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v00000210bce69090_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v00000210bce68f50_0;
    %assign/vec4 v00000210bce69f90_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce69450_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v00000210bce6a350_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v00000210bce69f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v00000210bce6a350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v00000210bce69f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v00000210bce69f90_0;
    %load/vec4 v00000210bce6a350_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v00000210bce6a350_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v00000210bce69f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v00000210bce6a350_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v00000210bce69f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v00000210bce68ff0_0;
    %load/vec4 v00000210bce69f90_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v00000210bce6a350_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v00000210bce69f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v00000210bce6a350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v00000210bce69f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v00000210bce68eb0_0;
    %load/vec4 v00000210bce68ff0_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v00000210bce6a350_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v00000210bce69f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v00000210bce6a350_0;
    %load/vec4 v00000210bce68eb0_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000210bce69e50_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce69450_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000210bce622d0;
T_21 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce69bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210bce691d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000210bce69270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce698b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69950_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000210bce693b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce694f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000210bce698b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce698b0_0, 0;
T_21.2 ;
    %load/vec4 v00000210bce69950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69950_0, 0;
T_21.4 ;
    %load/vec4 v00000210bce69c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce69c70_0, 0;
    %load/vec4 v00000210bce69770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.17;
T_21.8 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.9 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.10 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.11 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.12 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.13 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.14 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.15 ;
    %load/vec4 v00000210bce693b0_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce693b0_0, 4, 5;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
    %load/vec4 v00000210bce694f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce694f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69950_0, 0;
T_21.18 ;
T_21.6 ;
    %load/vec4 v00000210bce73330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce73330_0, 0;
    %jmp T_21.26;
T_21.20 ;
    %load/vec4 v00000210bce73d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000210bce693b0_0, 0;
    %load/vec4 v00000210bce73290_0;
    %assign/vec4 v00000210bce691d0_0, 0;
    %load/vec4 v00000210bce740f0_0;
    %assign/vec4 v00000210bce69270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce698b0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce73330_0, 0;
T_21.27 ;
    %jmp T_21.26;
T_21.21 ;
    %load/vec4 v00000210bce69b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69c70_0, 0;
    %load/vec4 v00000210bce73290_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000210bce691d0_0, 0;
    %load/vec4 v00000210bce740f0_0;
    %assign/vec4 v00000210bce69270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce698b0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce73330_0, 0;
T_21.29 ;
    %jmp T_21.26;
T_21.22 ;
    %load/vec4 v00000210bce69b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69c70_0, 0;
    %load/vec4 v00000210bce73290_0;
    %assign/vec4 v00000210bce691d0_0, 0;
    %load/vec4 v00000210bce740f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000210bce69270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce698b0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce73330_0, 0;
T_21.31 ;
    %jmp T_21.26;
T_21.23 ;
    %load/vec4 v00000210bce69b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69c70_0, 0;
    %load/vec4 v00000210bce73290_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000210bce691d0_0, 0;
    %load/vec4 v00000210bce740f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000210bce69270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce698b0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000210bce73330_0, 0;
T_21.33 ;
    %jmp T_21.26;
T_21.24 ;
    %load/vec4 v00000210bce69b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce69c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce694f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce73330_0, 0;
T_21.35 ;
    %jmp T_21.26;
T_21.26 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000210bce625f0;
T_22 ;
Ewait_3 .event/or E_00000210bcdd6390, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000210bce757d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %jmp T_22.3;
T_22.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000210bce75050_0, 0, 2;
    %jmp T_22.3;
T_22.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000210bce75050_0, 0, 2;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000210bce75050_0, 0, 2;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %load/vec4 v00000210bce752d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %jmp T_22.12;
T_22.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000210bce74e70_0, 0, 4;
    %jmp T_22.12;
T_22.12 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000210bce625f0;
T_23 ;
Ewait_4 .event/or E_00000210bcdd7050, E_0x0;
    %wait Ewait_4;
    %load/vec4 v00000210bce757d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %jmp T_23.3;
T_23.0 ;
    %load/vec4 v00000210bce72e30_0;
    %store/vec4 v00000210bce74690_0, 0, 12;
    %load/vec4 v00000210bce72e30_0;
    %store/vec4 v00000210bce73830_0, 0, 12;
    %load/vec4 v00000210bce74550_0;
    %store/vec4 v00000210bce735b0_0, 0, 12;
    %load/vec4 v00000210bce74550_0;
    %store/vec4 v00000210bce73150_0, 0, 12;
    %load/vec4 v00000210bce75cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.4, 8;
    %load/vec4 v00000210bce730b0_0;
    %jmp/1 T_23.5, 8;
T_23.4 ; End of true expr.
    %load/vec4 v00000210bce73c90_0;
    %jmp/0 T_23.5, 8;
 ; End of false expr.
    %blend;
T_23.5;
    %store/vec4 v00000210bce73650_0, 0, 8;
    %load/vec4 v00000210bce75cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.6, 8;
    %load/vec4 v00000210bce731f0_0;
    %jmp/1 T_23.7, 8;
T_23.6 ; End of true expr.
    %load/vec4 v00000210bce73470_0;
    %jmp/0 T_23.7, 8;
 ; End of false expr.
    %blend;
T_23.7;
    %store/vec4 v00000210bce72ed0_0, 0, 8;
    %jmp T_23.3;
T_23.1 ;
    %load/vec4 v00000210bce73010_0;
    %store/vec4 v00000210bce745f0_0, 0, 10;
    %load/vec4 v00000210bce73010_0;
    %store/vec4 v00000210bce72a70_0, 0, 10;
    %load/vec4 v00000210bce74230_0;
    %store/vec4 v00000210bce736f0_0, 0, 10;
    %load/vec4 v00000210bce74230_0;
    %store/vec4 v00000210bce72b10_0, 0, 10;
    %load/vec4 v00000210bce75cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.8, 8;
    %load/vec4 v00000210bce72f70_0;
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %load/vec4 v00000210bce74190_0;
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v00000210bce74730_0, 0, 8;
    %load/vec4 v00000210bce75cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.10, 8;
    %load/vec4 v00000210bce73f10_0;
    %jmp/1 T_23.11, 8;
T_23.10 ; End of true expr.
    %load/vec4 v00000210bce73e70_0;
    %jmp/0 T_23.11, 8;
 ; End of false expr.
    %blend;
T_23.11;
    %store/vec4 v00000210bce73ab0_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000210bce76270_0;
    %store/vec4 v00000210bce74410_0, 0, 8;
    %load/vec4 v00000210bce76270_0;
    %pad/u 10;
    %store/vec4 v00000210bce742d0_0, 0, 10;
    %load/vec4 v00000210bce76130_0;
    %store/vec4 v00000210bce729d0_0, 0, 8;
    %load/vec4 v00000210bce76130_0;
    %pad/u 10;
    %store/vec4 v00000210bce74370_0, 0, 10;
    %load/vec4 v00000210bce75cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.12, 8;
    %load/vec4 v00000210bce744b0_0;
    %jmp/1 T_23.13, 8;
T_23.12 ; End of true expr.
    %load/vec4 v00000210bce72930_0;
    %jmp/0 T_23.13, 8;
 ; End of false expr.
    %blend;
T_23.13;
    %store/vec4 v00000210bce75690_0, 0, 8;
    %load/vec4 v00000210bce75cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.14, 8;
    %load/vec4 v00000210bce72c50_0;
    %jmp/1 T_23.15, 8;
T_23.14 ; End of true expr.
    %load/vec4 v00000210bce72bb0_0;
    %jmp/0 T_23.15, 8;
 ; End of false expr.
    %blend;
T_23.15;
    %store/vec4 v00000210bce75f50_0, 0, 8;
    %jmp T_23.3;
T_23.3 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000210bce625f0;
T_24 ;
Ewait_5 .event/or E_00000210bcdd6210, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000210bce757d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %jmp T_24.3;
T_24.0 ;
    %load/vec4 v00000210bce74f10_0;
    %store/vec4 v00000210bce733d0_0, 0, 1;
    %load/vec4 v00000210bce73dd0_0;
    %store/vec4 v00000210bce75230_0, 0, 1;
    %load/vec4 v00000210bce75730_0;
    %store/vec4 v00000210bce73a10_0, 0, 6;
    %load/vec4 v00000210bce763b0_0;
    %store/vec4 v00000210bce73bf0_0, 0, 6;
    %load/vec4 v00000210bce73510_0;
    %store/vec4 v00000210bce76630_0, 0, 24;
    %jmp T_24.3;
T_24.1 ;
    %load/vec4 v00000210bce74f10_0;
    %store/vec4 v00000210bce73790_0, 0, 1;
    %load/vec4 v00000210bce72cf0_0;
    %store/vec4 v00000210bce75230_0, 0, 1;
    %load/vec4 v00000210bce75730_0;
    %pad/u 5;
    %store/vec4 v00000210bce73fb0_0, 0, 5;
    %load/vec4 v00000210bce763b0_0;
    %pad/u 5;
    %store/vec4 v00000210bce72890_0, 0, 5;
    %load/vec4 v00000210bce73970_0;
    %store/vec4 v00000210bce76630_0, 0, 24;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v00000210bce74f10_0;
    %store/vec4 v00000210bce75910_0, 0, 1;
    %load/vec4 v00000210bce76450_0;
    %store/vec4 v00000210bce75230_0, 0, 1;
    %load/vec4 v00000210bce75730_0;
    %pad/u 4;
    %store/vec4 v00000210bce75c30_0, 0, 4;
    %load/vec4 v00000210bce763b0_0;
    %pad/u 4;
    %store/vec4 v00000210bce764f0_0, 0, 4;
    %load/vec4 v00000210bce74dd0_0;
    %store/vec4 v00000210bce76630_0, 0, 24;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000210bce625f0;
T_25 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce759b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce757d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000210bce76310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000210bce75af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000210bce74c90_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000210bce752d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %jmp T_25.10;
T_25.2 ;
    %load/vec4 v00000210bce766d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000210bce76310_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000210bce75af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce757d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74b50_0, 0;
    %jmp T_25.12;
T_25.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74b50_0, 0;
T_25.12 ;
    %jmp T_25.10;
T_25.3 ;
    %load/vec4 v00000210bce75af0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_25.13, 4;
    %load/vec4 v00000210bce755f0_0;
    %cmpi/e 0, 0, 13;
    %jmp/0xz  T_25.15, 4;
    %load/vec4 v00000210bce76310_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000210bce76310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000210bce75af0_0, 0;
    %load/vec4 v00000210bce757d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.19, 6;
    %jmp T_25.20;
T_25.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce757d0_0, 0;
    %jmp T_25.20;
T_25.18 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %jmp T_25.20;
T_25.19 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %jmp T_25.20;
T_25.20 ;
    %pop/vec4 1;
    %jmp T_25.16;
T_25.15 ;
    %load/vec4 v00000210bce755f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000210bce75cd0_0, 0;
    %load/vec4 v00000210bce757d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %jmp T_25.24;
T_25.21 ;
    %load/vec4 v00000210bce755f0_0;
    %parti/s 6, 7, 4;
    %assign/vec4 v00000210bce75730_0, 0;
    %load/vec4 v00000210bce755f0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v00000210bce763b0_0, 0;
    %jmp T_25.24;
T_25.22 ;
    %load/vec4 v00000210bce755f0_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %assign/vec4 v00000210bce75730_0, 0;
    %load/vec4 v00000210bce755f0_0;
    %parti/s 5, 1, 2;
    %pad/u 6;
    %assign/vec4 v00000210bce763b0_0, 0;
    %jmp T_25.24;
T_25.23 ;
    %load/vec4 v00000210bce755f0_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %assign/vec4 v00000210bce75730_0, 0;
    %load/vec4 v00000210bce755f0_0;
    %parti/s 4, 1, 2;
    %pad/u 6;
    %assign/vec4 v00000210bce763b0_0, 0;
    %jmp T_25.24;
T_25.24 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
T_25.16 ;
    %jmp T_25.14;
T_25.13 ;
    %load/vec4 v00000210bce75af0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000210bce75af0_0, 0;
T_25.14 ;
    %jmp T_25.10;
T_25.4 ;
    %load/vec4 v00000210bce75730_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.25, 5;
    %load/vec4 v00000210bce75730_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v00000210bce75730_0, 0;
    %jmp T_25.26;
T_25.25 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce75730_0, 0;
T_25.26 ;
    %load/vec4 v00000210bce763b0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.27, 5;
    %load/vec4 v00000210bce763b0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v00000210bce763b0_0, 0;
    %jmp T_25.28;
T_25.27 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce763b0_0, 0;
T_25.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %jmp T_25.10;
T_25.5 ;
    %load/vec4 v00000210bce75230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %load/vec4 v00000210bce75730_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v00000210bce75730_0, 0;
    %load/vec4 v00000210bce74c90_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000210bce74c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %jmp T_25.30;
T_25.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
T_25.30 ;
    %jmp T_25.10;
T_25.6 ;
    %load/vec4 v00000210bce75230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %load/vec4 v00000210bce763b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v00000210bce763b0_0, 0;
    %load/vec4 v00000210bce74c90_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000210bce74c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %jmp T_25.32;
T_25.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
T_25.32 ;
    %jmp T_25.10;
T_25.7 ;
    %load/vec4 v00000210bce75230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %load/vec4 v00000210bce75730_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v00000210bce75730_0, 0;
    %load/vec4 v00000210bce74c90_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000210bce74c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %jmp T_25.34;
T_25.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
T_25.34 ;
    %jmp T_25.10;
T_25.8 ;
    %load/vec4 v00000210bce75230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.35, 8;
    %load/vec4 v00000210bce74c90_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000210bce74c90_0, 0;
    %load/vec4 v00000210bce76310_0;
    %pad/u 32;
    %cmpi/u 4095, 0, 32;
    %jmp/0xz  T_25.37, 5;
    %load/vec4 v00000210bce76310_0;
    %addi 1, 0, 10;
    %assign/vec4 v00000210bce76310_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000210bce75af0_0, 0;
    %jmp T_25.38;
T_25.37 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
T_25.38 ;
    %jmp T_25.36;
T_25.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce74f10_0, 0;
T_25.36 ;
    %jmp T_25.10;
T_25.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce74b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce752d0_0, 0;
    %jmp T_25.10;
T_25.10 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000210bce78320;
T_26 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bce67640, v00000210bce75d70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_26;
    .scope S_00000210bce77830;
T_27 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000210bce76590_0, 0, 13;
    %end;
    .thread T_27, $init;
    .scope S_00000210bce77830;
T_28 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce75eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000210bce76590_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000210bce768b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v00000210bce75e10_0;
    %assign/vec4 v00000210bce76590_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000210bce62dc0;
T_29 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000210bce75e10_0, 0, 13;
    %end;
    .thread T_29, $init;
    .scope S_00000210bce62dc0;
T_30 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce76770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v00000210bce74ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v00000210bce76950_0;
    %load/vec4 v00000210bce75370_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce75d70, 0, 4;
T_30.2 ;
    %load/vec4 v00000210bce75370_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000210bce75d70, 4;
    %assign/vec4 v00000210bce75e10_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000210bccbdff0;
T_31 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bcce8590, v00000210bce0ef20, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_31;
    .scope S_00000210bcce8810;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce0df80_0, 0, 8;
    %end;
    .thread T_32, $init;
    .scope S_00000210bcce8810;
T_33 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce0e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce0df80_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000210bce0e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v00000210bce0e2a0_0;
    %assign/vec4 v00000210bce0df80_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000210bccd2600;
T_34 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce0e2a0_0, 0, 8;
    %end;
    .thread T_34, $init;
    .scope S_00000210bccd2600;
T_35 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce0ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v00000210bce0e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v00000210bce0e200_0;
    %load/vec4 v00000210bce0e480_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce0ef20, 0, 4;
T_35.2 ;
    %load/vec4 v00000210bce0e480_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000210bce0ef20, 4;
    %assign/vec4 v00000210bce0e2a0_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000210bcc90c20;
T_36 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bccbe310, v00000210bce0e7a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_36;
    .scope S_00000210bccaa100;
T_37 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce0dd00_0, 0, 8;
    %end;
    .thread T_37, $init;
    .scope S_00000210bccaa100;
T_38 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce0e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce0dd00_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v00000210bce0f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v00000210bce0f880_0;
    %assign/vec4 v00000210bce0dd00_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00000210bccbe180;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce0f880_0, 0, 8;
    %end;
    .thread T_39, $init;
    .scope S_00000210bccbe180;
T_40 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce0e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v00000210bce0eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v00000210bce0ee80_0;
    %load/vec4 v00000210bce0f240_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce0e7a0, 0, 4;
T_40.2 ;
    %load/vec4 v00000210bce0f240_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000210bce0e7a0, 4;
    %assign/vec4 v00000210bce0f880_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000210bcc22ce0;
T_41 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bcc90f40, v00000210bce0eb60, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_41;
    .scope S_00000210bccf01a0;
T_42 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce0e8e0_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_00000210bccf01a0;
T_43 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce0f1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce0e8e0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v00000210bce0e660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v00000210bce0e5c0_0;
    %assign/vec4 v00000210bce0e8e0_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00000210bcc90db0;
T_44 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce0e5c0_0, 0, 8;
    %end;
    .thread T_44, $init;
    .scope S_00000210bcc90db0;
T_45 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce0f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v00000210bce0f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v00000210bce0dee0_0;
    %load/vec4 v00000210bce0f920_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce0eb60, 0, 4;
T_45.2 ;
    %load/vec4 v00000210bce0f920_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000210bce0eb60, 4;
    %assign/vec4 v00000210bce0e5c0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000210bce60190;
T_46 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bccf0330, v00000210bce0fb00, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_46;
    .scope S_00000210bce60320;
T_47 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce0de40_0, 0, 8;
    %end;
    .thread T_47, $init;
    .scope S_00000210bce60320;
T_48 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bcdf6cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce0de40_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000210bcdf6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v00000210bcdf62c0_0;
    %assign/vec4 v00000210bce0de40_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_00000210bce60640;
T_49 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bcdf62c0_0, 0, 8;
    %end;
    .thread T_49, $init;
    .scope S_00000210bce60640;
T_50 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bcdf7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v00000210bcdf6680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v00000210bce0f600_0;
    %load/vec4 v00000210bce0f420_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce0fb00, 0, 4;
T_50.2 ;
    %load/vec4 v00000210bce0f420_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000210bce0fb00, 4;
    %assign/vec4 v00000210bcdf62c0_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_00000210bce617e0;
T_51 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bcc22e70, v00000210bcdb3e80, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_51;
    .scope S_00000210bce62780;
T_52 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bcdb4600_0, 0, 8;
    %end;
    .thread T_52, $init;
    .scope S_00000210bce62780;
T_53 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce64c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bcdb4600_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000210bce63d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v00000210bce638e0_0;
    %assign/vec4 v00000210bcdb4600_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_00000210bce60000;
T_54 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce638e0_0, 0, 8;
    %end;
    .thread T_54, $init;
    .scope S_00000210bce60000;
T_55 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce644c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v00000210bce63980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v00000210bcdb41a0_0;
    %load/vec4 v00000210bcdb3fc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bcdb3e80, 0, 4;
T_55.2 ;
    %load/vec4 v00000210bcdb3fc0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000210bcdb3e80, 4;
    %assign/vec4 v00000210bce638e0_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_00000210bce60af0;
T_56 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bccaa290, v00000210bcdf7a80, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_56;
    .scope S_00000210bce60960;
T_57 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bcdf79e0_0, 0, 8;
    %end;
    .thread T_57, $init;
    .scope S_00000210bce60960;
T_58 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bcdb4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bcdf79e0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000210bcdf69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v00000210bcdf67c0_0;
    %assign/vec4 v00000210bcdf79e0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_00000210bce604b0;
T_59 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bcdf67c0_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_00000210bce604b0;
T_60 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bcdf6720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v00000210bcdb4560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v00000210bcdf6e00_0;
    %load/vec4 v00000210bcdf64a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bcdf7a80, 0, 4;
T_60.2 ;
    %load/vec4 v00000210bcdf64a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000210bcdf7a80, 4;
    %assign/vec4 v00000210bcdf67c0_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_00000210bce61330;
T_61 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bcc23050, v00000210bce63840, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_61;
    .scope S_00000210bce61650;
T_62 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce64880_0, 0, 8;
    %end;
    .thread T_62, $init;
    .scope S_00000210bce61650;
T_63 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce63660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce64880_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v00000210bce635c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v00000210bce63700_0;
    %assign/vec4 v00000210bce64880_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_00000210bce61010;
T_64 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce63700_0, 0, 8;
    %end;
    .thread T_64, $init;
    .scope S_00000210bce61010;
T_65 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce63480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v00000210bce63b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v00000210bce63ca0_0;
    %load/vec4 v00000210bce641a0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce63840, 0, 4;
T_65.2 ;
    %load/vec4 v00000210bce641a0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000210bce63840, 4;
    %assign/vec4 v00000210bce63700_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_00000210bce62460;
T_66 ;
    %vpi_call/w 4 35 "$readmemb", P_00000210bcc22f60, v00000210bce637a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_66;
    .scope S_00000210bce611a0;
T_67 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce64560_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_00000210bce611a0;
T_68 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce632a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000210bce64560_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v00000210bce633e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v00000210bce63340_0;
    %assign/vec4 v00000210bce64560_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_00000210bce61fb0;
T_69 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000210bce63340_0, 0, 8;
    %end;
    .thread T_69, $init;
    .scope S_00000210bce61fb0;
T_70 ;
    %wait E_00000210bcdd6310;
    %load/vec4 v00000210bce63520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v00000210bce64100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v00000210bce649c0_0;
    %load/vec4 v00000210bce63020_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce637a0, 0, 4;
T_70.2 ;
    %load/vec4 v00000210bce63020_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000210bce637a0, 4;
    %assign/vec4 v00000210bce63340_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_00000210bce0fc20;
T_71 ;
    %delay 5000, 0;
    %load/vec4 v00000210bce79200_0;
    %nor/r;
    %store/vec4 v00000210bce79200_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_00000210bce0fc20;
T_72 ;
    %vpi_call/w 3 229 "$dumpfile", "descriptors.vcd" {0 0 0};
    %vpi_call/w 3 230 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000210bce0fc20 {0 0 0};
    %vpi_call/w 3 231 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210bce79200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210bce7a7e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210bce7a7e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210bce7a7e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210bce79700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210bce79700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210bce79700_0, 0, 1;
T_72.0 ;
    %load/vec4 v00000210bce79ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_72.1, 8;
    %load/vec4 v00000210bce78ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %vpi_call/w 3 249 "$display", "Writing  (", v00000210bce7ad80_0, " at ", v00000210bce79520_0 {0 0 0};
T_72.2 ;
    %delay 10000, 0;
    %jmp T_72.0;
T_72.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 256 "$finish" {0 0 0};
    %end;
    .thread T_72;
    .scope S_00000210bce0fdb0;
T_73 ;
Ewait_6 .event/or E_00000210bcdd69d0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v00000210bce7a9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000210bce7a420_0, 0, 3;
    %jmp T_73.9;
T_73.9 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00000210bce0fdb0;
T_74 ;
    %wait E_00000210bcdd6890;
    %load/vec4 v00000210bce7a240_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce79840_0, 4, 5;
    %load/vec4 v00000210bce79840_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000210bce79840_0, 4, 5;
    %jmp T_74;
    .thread T_74;
    .scope S_00000210bce0fdb0;
T_75 ;
    %wait E_00000210bcdd6890;
    %load/vec4 v00000210bce79020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce7a1a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce79160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce7a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce7a240_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v00000210bce7a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce7a240_0, 0;
T_75.2 ;
    %load/vec4 v00000210bce792a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce792a0_0, 0;
T_75.4 ;
    %load/vec4 v00000210bce79c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce79c00_0, 0;
T_75.6 ;
    %load/vec4 v00000210bce7a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210bce7a2e0_0, 0;
T_75.8 ;
    %load/vec4 v00000210bce7a9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_75.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_75.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_75.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_75.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_75.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_75.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_75.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_75.17, 6;
    %jmp T_75.18;
T_75.10 ;
    %load/vec4 v00000210bce7aa60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_75.21, 8;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_75.22, 8;
T_75.21 ; End of true expr.
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %jmp/0 T_75.22, 8;
 ; End of false expr.
    %blend;
T_75.22;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce797a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce7a240_0, 0;
T_75.19 ;
    %jmp T_75.18;
T_75.11 ;
    %load/vec4 v00000210bce79840_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000210bce7a880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000210bce79980_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_75.25, 8;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_75.26, 8;
T_75.25 ; End of true expr.
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %jmp/0 T_75.26, 8;
 ; End of false expr.
    %blend;
T_75.26;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce797a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce7a240_0, 0;
T_75.23 ;
    %jmp T_75.18;
T_75.12 ;
    %load/vec4 v00000210bce79840_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000210bce7a880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000210bce7a380_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
T_75.27 ;
    %jmp T_75.18;
T_75.13 ;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce79b60_0, 0;
    %load/vec4 v00000210bce7a380_0;
    %load/vec4 v00000210bce79980_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v00000210bce7a920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce792a0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_75.29, 8;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_75.30, 8;
T_75.29 ; End of true expr.
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %jmp/0 T_75.30, 8;
 ; End of false expr.
    %blend;
T_75.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce797a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce7a240_0, 0;
    %jmp T_75.18;
T_75.14 ;
    %load/vec4 v00000210bce79840_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000210bce7a880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000210bce79980_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_75.33, 8;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_75.34, 8;
T_75.33 ; End of true expr.
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %jmp/0 T_75.34, 8;
 ; End of false expr.
    %blend;
T_75.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce797a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce7a240_0, 0;
T_75.31 ;
    %jmp T_75.18;
T_75.15 ;
    %load/vec4 v00000210bce79840_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000210bce7a880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000210bce7a380_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
T_75.35 ;
    %jmp T_75.18;
T_75.16 ;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce79de0_0, 0;
    %load/vec4 v00000210bce7a380_0;
    %load/vec4 v00000210bce79980_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v00000210bce7ac40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce79c00_0, 0;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_75.37, 4;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_75.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce7a1a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce79160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce7a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
    %jmp T_75.40;
T_75.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000210bce7a1a0_0, 0;
    %load/vec4 v00000210bce79160_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000210bce79160_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
T_75.40 ;
    %jmp T_75.38;
T_75.37 ;
    %load/vec4 v00000210bce7a1a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000210bce7a1a0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
T_75.38 ;
    %jmp T_75.18;
T_75.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000210bce7a9c0_0, 0;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_75.41, 8;
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_75.42, 8;
T_75.41 ; End of true expr.
    %load/vec4 v00000210bce7a1a0_0;
    %pad/u 32;
    %jmp/0 T_75.42, 8;
 ; End of false expr.
    %blend;
T_75.42;
    %load/vec4 v00000210bce79160_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v00000210bce797a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210bce7a240_0, 0;
    %jmp T_75.18;
T_75.18 ;
    %pop/vec4 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_00000210bce78960;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000210bce793e0_0, 0, 32;
T_76.0 ;
    %load/vec4 v00000210bce793e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_76.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v00000210bce793e0_0;
    %store/vec4a v00000210bce7bc80, 4, 0;
    %load/vec4 v00000210bce793e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000210bce793e0_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %end;
    .thread T_76;
    .scope S_00000210bce779c0;
T_77 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000210bce79f20_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000210bce79fc0_0, 0, 18;
    %end;
    .thread T_77, $init;
    .scope S_00000210bce779c0;
T_78 ;
    %wait E_00000210bcdd6bd0;
    %load/vec4 v00000210bce7c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000210bce79f20_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v00000210bce7b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v00000210bce7c860_0;
    %assign/vec4 v00000210bce79f20_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_00000210bce779c0;
T_79 ;
    %wait E_00000210bcdd6a10;
    %load/vec4 v00000210bce7d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v00000210bce79fc0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v00000210bce7b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v00000210bce7ba00_0;
    %assign/vec4 v00000210bce79fc0_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_00000210bccd2380;
T_80 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000210bce7c860_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v00000210bce7ba00_0, 0, 18;
    %end;
    .thread T_80, $init;
    .scope S_00000210bccd2380;
T_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000210bce7b6e0_0, 0, 32;
T_81.0 ;
    %load/vec4 v00000210bce7b6e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_81.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000210bce7bc80, v00000210bce7b6e0_0 > {0 0 0};
    %load/vec4 v00000210bce7b6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000210bce7b6e0_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %end;
    .thread T_81;
    .scope S_00000210bccd2380;
T_82 ;
    %wait E_00000210bcdd6bd0;
    %load/vec4 v00000210bce7d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v00000210bce7b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v00000210bce7da80_0;
    %load/vec4 v00000210bce7bd20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce7bc80, 0, 4;
T_82.2 ;
    %load/vec4 v00000210bce7bd20_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000210bce7bc80, 4;
    %assign/vec4 v00000210bce7c860_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_00000210bccd2380;
T_83 ;
    %wait E_00000210bcdd6a10;
    %load/vec4 v00000210bce7c540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v00000210bce7bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v00000210bce7d300_0;
    %load/vec4 v00000210bce7ce00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000210bce7bc80, 0, 4;
T_83.2 ;
    %load/vec4 v00000210bce7ce00_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000210bce7bc80, 4;
    %assign/vec4 v00000210bce7ba00_0, 0;
T_83.0 ;
    %jmp T_83;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim\descriptors_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\generate_descriptors.sv";
    "hdl\histogram.sv";
    "hdl\gradient_orientation.sv";
    "hdl\gradient.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
