

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Nov  1 15:49:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cordiccart2pol
* Solution:       Baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.848 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      202|      202|  2.020 us|  2.020 us|  203|  203|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_46_1_fu_90  |cordiccart2pol_Pipeline_VITIS_LOOP_46_1  |      183|      183|  1.830 us|  1.830 us|  183|  183|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    320|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     791|   1069|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    157|    -|
|Register         |        -|    -|     108|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     899|   1546|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_46_1_fu_90  |cordiccart2pol_Pipeline_VITIS_LOOP_46_1  |        0|   5|  791|  1069|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U14                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U15                    |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U13                  |fdiv_32ns_32ns_32_16_no_dsp_1            |        0|   0|    0|     0|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                         |        0|   5|  791|  1069|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln25_1_fu_155_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln25_2_fu_195_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_200_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_1_fu_143_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln25_2_fu_177_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln25_3_fu_183_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln25_fu_137_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln25_1_fu_189_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln25_fu_149_p2        |        or|   0|  0|   2|           1|           1|
    |current_cos_2_fu_226_p3  |    select|   0|  0|  32|           1|          32|
    |current_cos_3_fu_264_p3  |    select|   0|  0|  32|           1|          32|
    |current_sin_2_fu_232_p3  |    select|   0|  0|  32|           1|          32|
    |current_sin_3_fu_256_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln25_1_fu_247_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln25_fu_239_p3    |    select|   0|  0|  32|           1|          32|
    |xor_ln27_fu_206_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln34_fu_216_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 320|         137|         269|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  106|         21|    1|         21|
    |grp_fu_108_ce      |    9|          2|    1|          2|
    |grp_fu_108_opcode  |   14|          3|    5|         15|
    |grp_fu_108_p0      |   14|          3|   32|         96|
    |grp_fu_108_p1      |   14|          3|   32|         96|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  157|         32|   71|        230|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  20|   0|   20|          0|
    |current_cos_3_reg_338                                           |  32|   0|   32|          0|
    |current_sin_3_reg_333                                           |  32|   0|   32|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_46_1_fu_90_ap_start_reg  |   1|   0|    1|          0|
    |select_ln25_1_reg_328                                           |  21|   0|   32|         11|
    |tmp_1_reg_318                                                   |   1|   0|    1|          0|
    |tmp_3_reg_323                                                   |   1|   0|    1|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 108|   0|  119|         11|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   32|     ap_none|               x|        scalar|
|y             |   in|   32|     ap_none|               y|        scalar|
|r             |  out|   32|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   32|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

