CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[0..2], a=p0load, b=p1load, c=p2load, d=p3load, e=p4load, f=p5load, g=p6load, h=p7load);

    
    RAM512(in=in, load=p0load, address=address[3..11], out=out0);
    RAM512(in=in, load=p1load, address=address[3..11], out=out1);
    RAM512(in=in, load=p2load, address=address[3..11], out=out2);
    RAM512(in=in, load=p3load, address=address[3..11], out=out3);
    RAM512(in=in, load=p4load, address=address[3..11], out=out4);
    RAM512(in=in, load=p5load, address=address[3..11], out=out5);
    RAM512(in=in, load=p6load, address=address[3..11], out=out6);
    RAM512(in=in, load=p7load, address=address[3..11], out=out7);

    
    Mux8Way16(a=out0, b=out1, c=out2, d=out3, e=out4, f=out5, g=out6, h=out7, sel=address[0..2], out=out);
}
