# [circt-verilog][arcilator] `arcilator` fails to legalize `sim.fmt.literal` generated from SystemVerilog `$error`

## Bug Description

`arcilator` fails to lower SystemVerilog immediate assertions with `$error` system function due to missing legalization pattern for `sim.fmt.literal` operation.

## Error Message

```
<stdin>:3:10: error: failed to legalize operation 'sim.fmt.literal'
    %0 = sim.fmt.literal "fail"
         ^
<stdin>:3:10: note: see current operation: %0 = "sim.fmt.literal"() <{literal = "fail"}> : () -> !sim.fstring
```

## Testcase

**File: bug.sv**
```systemverilog
module test;
  always @(*) begin
    assert (1'b0) else $error("fail");
  end
endmodule
```

## Reproduction Command

```bash
circt-verilog --ir-hw bug.sv | arcilator
```

## Steps to Reproduce

1. Create a SystemVerilog module with an immediate assertion using `$error` system function
2. Run `circt-verilog --ir-hw` to generate CIRCT IR (succeeds)
3. Pipe the output to `arcilator` to lower to LLVM IR
4. `arcilator` fails with legalization error for `sim.fmt.literal`

## Actual Behavior

`arcilator` crashes with `failed to legalize operation 'sim.fmt.literal'`.

## Expected Behavior

`arcilator` should successfully lower `sim.fmt.literal` operations to LLVM IR or provide a reasonable fallback behavior.

## Additional Context

### Root Cause

The `sim.fmt.literal` operation is generated by `circt-verilog` when parsing SystemVerilog's `$error` system function with format string literals. However, `arcilator`'s legalization pass lacks a conversion pattern to handle this operation.

### Tool Pipeline

```
circt-verilog --ir-hw → arcilator → opt → llc
                         ↑
                     CRASH HERE
```

- `circt-verilog --ir-hw`: Parses SystemVerilog, successfully generates HW IR with `sim.fmt.literal`
- `arcilator`: Attempts to lower HW IR for simulation, **FAILS** at legalization

### Affected Constructs

Any SystemVerilog simulation system task with format strings:
- `$error("message")`
- `$fatal("message")`
- `$warning("message")`
- `$info("message")`
- `$display("message")` (potentially)

### Cross-Tool Validation

| Tool | Version | Result | Notes |
|------|---------|--------|-------|
| Verilator | 5.022 | ✅ Pass | No errors or warnings |
| Slang | 10.0.6 | ✅ Pass | No errors or warnings |
| circt-verilog | - | ✅ Pass | Successfully generates IR with `sim.fmt.literal` operation |
| arcilator | - | ❌ Fail | `failed to legalize operation 'sim.fmt.literal'` |

### Related Issues

This appears to be part of broader `arcilator` legalization gaps:

- #9467 - `arcilator` fails to lower `llhd.constant_time` (same tool, same error type, different operation)
- #8286 - Verilog-to-LLVM lowering issues (broad arcilator legalization problems)

However, `sim.fmt.literal` specifically is not covered by existing issues.

### Suggested Fix Areas

1. **lib/Dialect/Arc/Transforms/Legalization** - Add pattern for `sim.fmt.literal`
2. **lib/Dialect/Sim/SimOps.td** - Check if lowering interface is defined
3. **include/circt/Conversion/SimToArc.h** - May need new conversion pass

### Technical Details

The `sim.fmt.literal` operation produces a `!sim.fstring` type and represents a static format string used in simulation messages. `arcilator` needs to either:
1. Implement a lowering pattern to handle `sim.fmt.literal`
2. Or strip/ignore these operations if simulation messages are not supported in the target flow

## Environment

- **CIRCT Version**: circt-1.139.0
- **LLVM Version**: 22.0.0git
- **OS**: Linux
- **Testcase ID**: 260128-00000959
