# 61C Project 3: CPU

## Spec:
> The full spec can be read here: https://cs61c.org/sp22/projects/proj3/

A CPU that runs actual RISC-V 32-bit ISA instructions.  

~~Insert image here~~

## Notes: 
Built with Logisim, my CPU implements the following:
- a control logic created using ROM
- 2 stage pipeline
- handles control hazards 
