$date
	Sat Oct 22 20:27:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#187022
b11010 &
b11010 %
1$
b11010 !
1"
#187023
0"
#187026
b1101 &
b1101 %
#187030
b101000 &
b101000 %
#187034
b10100 &
b10100 %
#187038
b1010 &
b1010 %
#187042
b101 &
b101 %
#187046
b10000 &
b10000 %
#187050
b1000 &
b1000 %
#187054
b100 &
b100 %
#187058
b10 &
b10 %
#187062
b1 &
1#
b1 %
#187066
b0 &
b0 %
0#
0$
#1220697
b1110 !
1"
#1220698
b1110 &
b1110 %
1$
#1220699
0"
#1220702
b111 &
b111 %
#1220706
b10110 &
b10110 %
#1220710
b1011 &
b1011 %
#1220714
b100010 &
b100010 %
#1220718
b10001 &
b10001 %
#1220722
b110100 &
b110100 %
#1220726
b11010 &
b11010 %
#1220730
b1101 &
b1101 %
#1220734
b101000 &
b101000 %
#1220738
b10100 &
b10100 %
#1220742
b1010 &
b1010 %
#1220746
b101 &
b101 %
#1220750
b10000 &
b10000 %
#1220754
b1000 &
b1000 %
#1220758
b100 &
b100 %
#1220762
b10 &
b10 %
#1220766
b1 &
1#
b1 %
#1220770
b0 &
b0 %
0#
0$
#2146529
b1010 !
1"
#2146530
b1010 &
b1010 %
1$
#2146531
0"
#2146534
b101 &
b101 %
#2146538
b10000 &
b10000 %
#2146542
b1000 &
b1000 %
#2146546
b100 &
b100 %
#2146550
b10 &
b10 %
#2146554
b1 &
b1 %
1#
#2146558
b0 &
0#
b0 %
0$
#4500012
