\section{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def Struct Reference}
\label{structFSMC__Bank2__TypeDef}\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+C\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ S\+R2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+M\+E\+M2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+A\+T\+T2}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+C\+C\+R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

Definition at line \textbf{ 615} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structFSMC__Bank2__TypeDef_a05a47a1664adc7a3db3fa3e83fe883b4}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!E\+C\+C\+R2@{E\+C\+C\+R2}}
\index{E\+C\+C\+R2@{E\+C\+C\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{E\+C\+C\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+C\+C\+R2}

N\+A\+ND Flash E\+CC result registers 2, Address offset\+: 0x74 

Definition at line \textbf{ 622} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFSMC__Bank2__TypeDef_a9c1bc909ec5ed32df45444488ea6668b}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!P\+A\+T\+T2@{P\+A\+T\+T2}}
\index{P\+A\+T\+T2@{P\+A\+T\+T2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{P\+A\+T\+T2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+A\+T\+T2}

N\+A\+ND Flash Attribute memory space timing register 2, Address offset\+: 0x6C 

Definition at line \textbf{ 620} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFSMC__Bank2__TypeDef_ab0cb1d704ee64c62ad5be55522a2683a}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!P\+C\+R2@{P\+C\+R2}}
\index{P\+C\+R2@{P\+C\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{P\+C\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+C\+R2}

N\+A\+ND Flash control register 2, Address offset\+: 0x60 

Definition at line \textbf{ 617} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFSMC__Bank2__TypeDef_a2e5a7a96de68a6612affa6df8c309c3d}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!P\+M\+E\+M2@{P\+M\+E\+M2}}
\index{P\+M\+E\+M2@{P\+M\+E\+M2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{P\+M\+E\+M2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+M\+E\+M2}

N\+A\+ND Flash Common memory space timing register 2, Address offset\+: 0x68 

Definition at line \textbf{ 619} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFSMC__Bank2__TypeDef_af86c61a5d38a4fc9cef942a12744486b}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x70 

Definition at line \textbf{ 621} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structFSMC__Bank2__TypeDef_a89623ee198737b29dc0a803310605a83}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{S\+R2}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t S\+R2}

N\+A\+ND Flash F\+I\+FO status and interrupt register 2, Address offset\+: 0x64 

Definition at line \textbf{ 618} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
