// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
module clk_wiz_0(clk_sys_320, clk_ref_200, reset, clk_in1_p, 
  clk_in1_n);
  output clk_sys_320;
  output clk_ref_200;
  input reset;
  input clk_in1_p;
  input clk_in1_n;
endmodule
