Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon May 03 21:54:32 2021
| Host              : DESKTOP-MVCFNNV running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file OpenSSD2_timing_summary_routed.rpt -rpx OpenSSD2_timing_summary_routed.rpx
| Design            : OpenSSD2
| Device            : 7z045-ffg900
| Speed File        : -3  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[4]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0               111174        0.026        0.000                      0               110994        0.000        0.000                       0                 41163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                ------------         ----------      --------------
CH0_DQSFromNAND_Clock                                                                                                                                {0.000 5.000}        10.000          100.000         
CH1_DQSFromNAND_Clock                                                                                                                                {0.000 5.000}        10.000          100.000         
NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y0                                                                                                                                    {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y0                                                                                                                              {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y0                                                                                                                                    {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y0                                                                                                                              {0.000 2.000}        4.000           250.000         
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                   {0.000 5.000}        10.000          100.000         
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                  {0.000 1.000}        2.000           500.000         
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                                                                                  {0.000 2.000}        4.000           250.000         
PCIe_RefClock_100MHz                                                                                                                                 {0.000 5.000}        10.000          100.000         
clk_fpga_0                                                                                                                                           {0.000 5.000}        10.000          100.000         
  MMCM0_GEN200M_Clock                                                                                                                                {0.000 2.500}        5.000           200.000         
    CH0_DQSToNAND_Clock                                                                                                                              {0.000 2.500}        5.000           200.000         
      CH0_DQSToNAND_ClockOut                                                                                                                         {0.000 2.500}        5.000           200.000         
    CH0_REToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
    CH0_WEToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
    CH1_DQSToNAND_Clock                                                                                                                              {0.000 2.500}        5.000           200.000         
      CH1_DQSToNAND_ClockOut                                                                                                                         {0.000 2.500}        5.000           200.000         
    CH1_REToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
    CH1_WEToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out1_OpenSSD2_clk_wiz_0_0                                                                                                                      {0.000 2.500}        5.000           200.000         
  clkfbout_OpenSSD2_clk_wiz_0_0                                                                                                                      {0.000 5.000}        10.000          100.000         
clk_fpga_2                                                                                                                                           {0.000 2.500}        5.000           200.000         
clk_fpga_3                                                                                                                                           {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CH0_DQSFromNAND_Clock                                                                                                                                      0.066        0.000                      0                  128        0.148        0.000                      0                  128        4.193        0.000                       0                    62  
CH1_DQSFromNAND_Clock                                                                                                                                      0.173        0.000                      0                  128        0.159        0.000                      0                  128        4.193        0.000                       0                    62  
NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    7.576        0.000                       0                     3  
  clk_125mhz_x0y0                                                                                                                                          3.062        0.000                      0                 1827        0.085        0.000                      0                 1827        2.286        0.000                       0                   789  
    clk_125mhz_mux_x0y0                                                                                                                                    4.310        0.000                      0                 5775        0.056        0.000                      0                 5775        3.600        0.000                       0                  2578  
  clk_250mhz_x0y0                                                                                                                                                                                                                                                                                      2.651        0.000                       0                     2  
    clk_250mhz_mux_x0y0                                                                                                                                    0.310        0.000                      0                 5775        0.056        0.000                      0                 5775        0.000        0.000                       0                  2578  
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                                                                                                                                                                     9.063        0.000                       0                     2  
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                        0.215        0.000                      0                  627        0.026        0.000                      0                  627        0.000        0.000                       0                   180  
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                                                                                        0.452        0.000                      0                11032        0.054        0.000                      0                11032        0.000        0.000                       0                  6053  
PCIe_RefClock_100MHz                                                                                                                                       9.049        0.000                      0                   56        0.172        0.000                      0                   56        4.450        0.000                       0                    84  
clk_fpga_0                                                                                                                                                 0.397        0.000                      0                69567        0.033        0.000                      0                69503        4.193        0.000                       0                 24522  
  MMCM0_GEN200M_Clock                                                                                                                                                                                                                                                                                  0.264        0.000                       0                    44  
      CH0_DQSToNAND_ClockOut                                                                                                                               0.632        0.000                      0                  120        0.748        0.000                      0                  120        1.693        0.000                       0                    62  
      CH1_DQSToNAND_ClockOut                                                                                                                               0.577        0.000                      0                  120        0.759        0.000                      0                  120        1.693        0.000                       0                    62  
  clk_out1_OpenSSD2_clk_wiz_0_0                                                                                                                                                                                                                                                                        3.650        0.000                       0                     2  
  clkfbout_OpenSSD2_clk_wiz_0_0                                                                                                                                                                                                                                                                        8.651        0.000                       0                     3  
clk_fpga_2                                                                                                                                                 0.396        0.000                      0                 4040        0.056        0.000                      0                 4040        1.950        0.000                       0                  2106  
clk_fpga_3                                                                                                                                                 0.428        0.000                      0                11216        0.044        0.000                      0                11216        1.326        0.000                       0                  4671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0              CH0_DQSFromNAND_Clock         2.392        0.000                      0                    2        0.162        0.000                      0                    2  
clk_fpga_0              CH1_DQSFromNAND_Clock         3.206        0.000                      0                    2        0.409        0.000                      0                    2  
clk_125mhz_mux_x0y0     clk_125mhz_x0y0               4.962        0.000                      0                   31        0.291        0.000                      0                   31  
clk_250mhz_mux_x0y0     clk_125mhz_x0y0               0.962        0.000                      0                   31        0.100        0.000                      0                   31  
clk_125mhz_x0y0         clk_125mhz_mux_x0y0           6.353        0.000                      0                   10        0.291        0.000                      0                   10  
clk_125mhz_x0y0         clk_250mhz_mux_x0y0           2.353        0.000                      0                   10        0.100        0.000                      0                   10  
CH0_DQSFromNAND_Clock   clk_fpga_0                    0.943        0.000                      0                   52        1.035        0.000                      0                   52  
CH1_DQSFromNAND_Clock   clk_fpga_0                    0.956        0.000                      0                   52        0.989        0.000                      0                   52  
clk_fpga_3              clk_fpga_0                    3.272        0.000                      0                   58                                                                        
MMCM0_GEN200M_Clock     CH0_DQSToNAND_ClockOut        0.475        0.000                      0                    8        0.277        0.000                      0                    8  
MMCM0_GEN200M_Clock     CH0_WEToNAND_Clock            1.131        0.000                      0                   10        0.743        0.000                      0                   10  
MMCM0_GEN200M_Clock     CH1_DQSToNAND_ClockOut        0.202        0.000                      0                    8        0.152        0.000                      0                    8  
MMCM0_GEN200M_Clock     CH1_WEToNAND_Clock            0.937        0.000                      0                   10        0.523        0.000                      0                   10  
clk_fpga_0              clk_fpga_3                    9.316        0.000                      0                   58                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_fpga_0                                                         clk_fpga_0                                                               0.521        0.000                      0                 3974        0.222        0.000                      0                 3974  
**async_default**                                                  clk_fpga_2                                                         clk_fpga_2                                                               0.500        0.000                      0                  177        0.459        0.000                      0                  177  
**async_default**                                                  clk_fpga_3                                                         clk_fpga_3                                                               0.968        0.000                      0                  957        0.221        0.000                      0                  957  
**async_default**                                                  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        0.871        0.000                      0                 1465        0.389        0.000                      0                 1465  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CH0_DQSFromNAND_Clock
  To Clock:  CH0_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[6]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.413ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 7.617 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AH23                                              0.000     6.500 r  IO_NAND_CH0_DQ[6]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IO
    AH23                 IBUF (Prop_ibuf_I_O)         0.413     6.913 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.913    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[6]
    ILOGIC_X0Y140        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.518     7.617    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y140                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                         clock pessimism              0.000     7.617    
                         clock uncertainty           -0.635     6.981    
    ILOGIC_X0Y140        IDDR (Setup_iddr_C_D)       -0.002     6.979    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[7]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.414ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 7.634 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AH24                                              0.000     6.500 r  IO_NAND_CH0_DQ[7]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IO
    AH24                 IBUF (Prop_ibuf_I_O)         0.414     6.914 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.914    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[7]
    ILOGIC_X0Y139        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.535     7.634    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                         clock pessimism              0.000     7.634    
                         clock uncertainty           -0.635     6.998    
    ILOGIC_X0Y139        IDDR (Setup_iddr_C_D)       -0.002     6.996    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          6.996    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[2]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.433ns  (logic 0.433ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AK22                                              0.000    11.500 r  IO_NAND_CH0_DQ[2]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IO
    AK22                 IBUF (Prop_ibuf_I_O)         0.433    11.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.933    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[2]
    ILOGIC_X0Y146        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.583    12.682    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y146                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                         clock pessimism              0.000    12.682    
                         clock uncertainty           -0.635    12.047    
    ILOGIC_X0Y146        IDDR (Setup_iddr_C_D)       -0.002    12.045    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.045    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[5]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AJ24                                              0.000     6.500 r  IO_NAND_CH0_DQ[5]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IO
    AJ24                 IBUF (Prop_ibuf_I_O)         0.408     6.908 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.908    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[5]
    ILOGIC_X0Y141        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.560     7.659    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y141                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                         clock pessimism              0.000     7.659    
                         clock uncertainty           -0.635     7.024    
    ILOGIC_X0Y141        IDDR (Setup_iddr_C_D)       -0.002     7.022    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[4]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.409ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AJ23                                              0.000    11.500 r  IO_NAND_CH0_DQ[4]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IO
    AJ23                 IBUF (Prop_ibuf_I_O)         0.409    11.909 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.909    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[4]
    ILOGIC_X0Y142        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.566    12.665    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                         clock pessimism              0.000    12.665    
                         clock uncertainty           -0.635    12.030    
    ILOGIC_X0Y142        IDDR (Setup_iddr_C_D)       -0.002    12.028    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.028    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[3]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.433ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 7.691 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AK23                                              0.000     6.500 r  IO_NAND_CH0_DQ[3]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IO
    AK23                 IBUF (Prop_ibuf_I_O)         0.433     6.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.933    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[3]
    ILOGIC_X0Y145        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.592     7.691    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                         clock pessimism              0.000     7.691    
                         clock uncertainty           -0.635     7.056    
    ILOGIC_X0Y145        IDDR (Setup_iddr_C_D)       -0.002     7.054    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[1]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.409ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AK25                                              0.000    11.500 r  IO_NAND_CH0_DQ[1]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.409    11.909 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.909    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[1]
    ILOGIC_X0Y147        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.599    12.698    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.635    12.063    
    ILOGIC_X0Y147        IDDR (Setup_iddr_C_D)       -0.002    12.061    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[0]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.409ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 7.706 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AJ25                                              0.000     6.500 r  IO_NAND_CH0_DQ[0]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IO
    AJ25                 IBUF (Prop_ibuf_I_O)         0.409     6.909 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.909    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[0]
    ILOGIC_X0Y148        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.607     7.706    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                         clock pessimism              0.000     7.706    
                         clock uncertainty           -0.635     7.070    
    ILOGIC_X0Y148        IDDR (Setup_iddr_C_D)       -0.002     7.068    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.082ns  (logic 0.362ns (33.467%)  route 0.720ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns = ( 9.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.152     9.095    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362     9.457 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.720    10.177    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    13.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.428    13.900    
                         clock uncertainty           -0.635    13.265    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.437    12.828    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.984ns  (logic 0.362ns (36.782%)  route 0.622ns (63.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    4.094ns = ( 9.094 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151     9.094    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q2)        0.362     9.456 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.622    10.078    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    13.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.405    13.877    
                         clock uncertainty           -0.635    13.242    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.437    12.805    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  2.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.091ns (10.748%)  route 0.756ns (89.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.568     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y145                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.091     2.758 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/Q
                         net (fo=3, routed)           0.756     3.514    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[11]
    SLICE_X3Y143         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.710     3.142    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
                         clock pessimism             -0.378     2.764    
                         clock uncertainty            0.600     3.364    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.002     3.366    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.195ns (22.949%)  route 0.655ns (77.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.566     2.665    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.195     2.860 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.655     3.515    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X1Y142         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.694     3.126    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.406     2.719    
                         clock uncertainty            0.600     3.319    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.013     3.332    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.107ns (12.004%)  route 0.784ns (87.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.150ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     2.639    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.107     2.746 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/Q
                         net (fo=3, routed)           0.784     3.530    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[14]
    SLICE_X2Y142         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.718     3.150    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/C
                         clock pessimism             -0.406     2.743    
                         clock uncertainty            0.600     3.343    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)        -0.006     3.337    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.337    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.195ns (24.724%)  route 0.594ns (75.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.518     2.617    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y140                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        IDDR (Prop_iddr_C_Q1)        0.195     2.812 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.594     3.405    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[6]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.683     3.115    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.406     2.708    
                         clock uncertainty            0.600     3.308    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D1[2])
                                                     -0.104     3.204    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.195ns (26.489%)  route 0.541ns (73.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.592     2.691    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q1)        0.195     2.886 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.541     3.427    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[3]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.683     3.115    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.378     2.736    
                         clock uncertainty            0.600     3.336    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D0[3])
                                                     -0.111     3.225    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.118ns (12.565%)  route 0.821ns (87.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.509     2.608    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y138                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.118     2.726 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[3]/Q
                         net (fo=3, routed)           0.821     3.547    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[3]
    SLICE_X4Y139         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.656     3.088    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]/C
                         clock pessimism             -0.378     2.710    
                         clock uncertainty            0.600     3.310    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.032     3.342    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.091ns (9.096%)  route 0.909ns (90.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.541     2.640    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y148                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.091     2.731 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/Q
                         net (fo=3, routed)           0.909     3.640    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[8]
    SLICE_X1Y151         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.765     3.197    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y151                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/C
                         clock pessimism             -0.378     2.819    
                         clock uncertainty            0.600     3.419    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.004     3.423    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.640    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.118ns (13.286%)  route 0.770ns (86.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.501     2.599    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.118     2.717 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/Q
                         net (fo=3, routed)           0.770     3.487    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[7]
    SLICE_X0Y138         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.575     3.007    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y138                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]/C
                         clock pessimism             -0.378     2.629    
                         clock uncertainty            0.600     3.229    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.040     3.269    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.118ns (12.395%)  route 0.834ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.645     2.743    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y157                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.118     2.861 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/Q
                         net (fo=2, routed)           0.834     3.695    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oPI_ValidFlag[1]
    SLICE_X4Y156         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.785     3.217    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y156                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
                         clock pessimism             -0.378     2.838    
                         clock uncertainty            0.600     3.438    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.037     3.475    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.100ns (11.294%)  route 0.785ns (88.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.567     2.665    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.100     2.765 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/Q
                         net (fo=3, routed)           0.785     3.551    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[4]
    SLICE_X1Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.656     3.088    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/C
                         clock pessimism             -0.406     2.682    
                         clock uncertainty            0.600     3.282    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.038     3.320    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH0_DQSFromNAND_Clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { IO_NAND_CH0_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     10.000  8.124  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y148  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y147  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y146  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y145  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y142  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y141  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y140  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y139  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.750     10.000  9.250  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X0Y140   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y148   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X0Y140   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y148   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X3Y139   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y144   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[9]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[12]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[4]/C         



---------------------------------------------------------------------------------------------------
From Clock:  CH1_DQSFromNAND_Clock
  To Clock:  CH1_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[1]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 7.624 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    Y21                                               0.000     6.500 r  IO_NAND_CH1_DQ[1]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IO
    Y21                  IBUF (Prop_ibuf_I_O)         0.313     6.813 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.813    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[1]
    ILOGIC_X0Y109        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     5.919 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.118 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.506     7.624    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                         clock pessimism              0.000     7.624    
                         clock uncertainty           -0.635     6.988    
    ILOGIC_X0Y109        IDDR (Setup_iddr_C_D)       -0.002     6.986    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          6.986    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[0]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    W21                                               0.000    11.500 r  IO_NAND_CH1_DQ[0]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.313    11.813 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.813    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[0]
    ILOGIC_X0Y110        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.542    12.660    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.635    12.024    
    ILOGIC_X0Y110        IDDR (Setup_iddr_C_D)       -0.002    12.022    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[5]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AA23                                              0.000    11.500 r  IO_NAND_CH1_DQ[5]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IO
    AA23                 IBUF (Prop_ibuf_I_O)         0.313    11.813 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.813    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[5]
    ILOGIC_X0Y103        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.576    12.694    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                         clock pessimism              0.000    12.694    
                         clock uncertainty           -0.635    12.059    
    ILOGIC_X0Y103        IDDR (Setup_iddr_C_D)       -0.002    12.057    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[2]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.324ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AA24                                              0.000    11.500 r  IO_NAND_CH1_DQ[2]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IO
    AA24                 IBUF (Prop_ibuf_I_O)         0.324    11.824 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.824    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[2]
    ILOGIC_X0Y106        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.588    12.706    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                         clock pessimism              0.000    12.706    
                         clock uncertainty           -0.635    12.070    
    ILOGIC_X0Y106        IDDR (Setup_iddr_C_D)       -0.002    12.068    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[3]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.327ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AB24                                              0.000    11.500 r  IO_NAND_CH1_DQ[3]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IO
    AB24                 IBUF (Prop_ibuf_I_O)         0.327    11.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[3]
    ILOGIC_X0Y105        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.596    12.714    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y105                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                         clock pessimism              0.000    12.714    
                         clock uncertainty           -0.635    12.078    
    ILOGIC_X0Y105        IDDR (Setup_iddr_C_D)       -0.002    12.076    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[6]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.735 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AC22                                              0.000    11.500 r  IO_NAND_CH1_DQ[6]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IO
    AC22                 IBUF (Prop_ibuf_I_O)         0.331    11.831 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.831    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[6]
    ILOGIC_X0Y102        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.618    12.735    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                         clock pessimism              0.000    12.735    
                         clock uncertainty           -0.635    12.100    
    ILOGIC_X0Y102        IDDR (Setup_iddr_C_D)       -0.002    12.098    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[7]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.326ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AC23                                              0.000     6.500 r  IO_NAND_CH1_DQ[7]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IO
    AC23                 IBUF (Prop_ibuf_I_O)         0.326     6.826 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.826    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[7]
    ILOGIC_X0Y101        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     5.919 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.118 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.622     7.740    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.635     7.104    
    ILOGIC_X0Y101        IDDR (Setup_iddr_C_D)       -0.002     7.102    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[4]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 7.729 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AA22                                              0.000     6.500 r  IO_NAND_CH1_DQ[4]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IO
    AA22                 IBUF (Prop_ibuf_I_O)         0.314     6.814 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.814    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[4]
    ILOGIC_X0Y104        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     5.919 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.118 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.611     7.729    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty           -0.635     7.094    
    ILOGIC_X0Y104        IDDR (Setup_iddr_C_D)       -0.002     7.092    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.945ns  (logic 0.362ns (38.289%)  route 0.583ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 13.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.163ns = ( 9.163 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.201     9.163    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q2)        0.362     9.525 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.583    10.109    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    13.370    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.405    13.775    
                         clock uncertainty           -0.635    13.139    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.435    12.704    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.004ns  (logic 0.362ns (36.041%)  route 0.642ns (63.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 13.370 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 9.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.128     9.090    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q2)        0.362     9.452 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.642    10.095    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    13.370    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.405    13.775    
                         clock uncertainty           -0.635    13.139    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.437    12.702    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.118ns (13.389%)  route 0.763ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.378     2.496    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.118     2.614 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.763     3.377    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X0Y111         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     2.991    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
                         clock pessimism             -0.378     2.612    
                         clock uncertainty            0.600     3.212    
    SLICE_X0Y111         FDRE (Hold_fdre_C_R)         0.006     3.218    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.118ns (13.389%)  route 0.763ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.378     2.496    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.118     2.614 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.763     3.377    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X0Y111         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     2.991    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/C
                         clock pessimism             -0.378     2.612    
                         clock uncertainty            0.600     3.212    
    SLICE_X0Y111         FDRE (Hold_fdre_C_R)         0.006     3.218    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.118ns (13.389%)  route 0.763ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.378     2.496    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.118     2.614 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.763     3.377    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X0Y111         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     2.991    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
                         clock pessimism             -0.378     2.612    
                         clock uncertainty            0.600     3.212    
    SLICE_X0Y111         FDRE (Hold_fdre_C_R)         0.006     3.218    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.195ns (24.201%)  route 0.611ns (75.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.611     2.729    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q1)        0.195     2.924 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.611     3.535    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X1Y104         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.692     3.143    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.378     2.765    
                         clock uncertainty            0.600     3.365    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.011     3.376    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.195ns (30.024%)  route 0.454ns (69.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.576     2.694    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q1)        0.195     2.889 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.454     3.344    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[5]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.585     3.037    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.378     2.658    
                         clock uncertainty            0.600     3.258    
    IN_FIFO_X0Y8         IN_FIFO (Hold_in_fifo_WRCLK_D1[1])
                                                     -0.104     3.154    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.118ns (12.866%)  route 0.799ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.661     2.779    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.118     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/Q
                         net (fo=2, routed)           0.799     3.696    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oPI_ValidFlag[1]
    SLICE_X4Y154         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.793     3.244    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
                         clock pessimism             -0.389     2.855    
                         clock uncertainty            0.600     3.455    
    SLICE_X4Y154         FDRE (Hold_fdre_C_D)         0.037     3.492    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.195ns (22.478%)  route 0.673ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.618     2.735    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q1)        0.195     2.930 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.673     3.603    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[6]
    SLICE_X0Y102         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.709     3.160    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]/C
                         clock pessimism             -0.378     2.781    
                         clock uncertainty            0.600     3.381    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.010     3.391    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.195ns (20.605%)  route 0.751ns (79.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.542     2.660    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q1)        0.195     2.855 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.751     3.606    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    SLICE_X1Y102         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.709     3.160    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C
                         clock pessimism             -0.378     2.781    
                         clock uncertainty            0.600     3.381    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.013     3.394    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.394    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.100ns (11.112%)  route 0.800ns (88.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.581     2.698    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.100     2.798 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/Q
                         net (fo=3, routed)           0.800     3.598    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[13]
    SLICE_X2Y102         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.693     3.144    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C
                         clock pessimism             -0.391     2.752    
                         clock uncertainty            0.600     3.352    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.032     3.384    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 IO_NAND_CH1_DQ[7]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.641ns  (logic 0.641ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 9.163 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  4.000     9.500    
    AC23                                              0.000     9.500 r  IO_NAND_CH1_DQ[7]
                         net (fo=1, unset)            0.000     9.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IO
    AC23                 IBUF (Prop_ibuf_I_O)         0.641    10.141 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    10.141    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[7]
    ILOGIC_X0Y101        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.201     9.163    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                         clock pessimism              0.000     9.163    
                         clock uncertainty            0.635     9.799    
    ILOGIC_X0Y101        IDDR (Hold_iddr_C_D)         0.124     9.923    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         -9.923    
                         arrival time                          10.141    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH1_DQSFromNAND_Clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { IO_NAND_CH1_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     10.000  8.124  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y110  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y109  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y106  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y105  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y104  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y103  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y102  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y101  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.700     10.000  9.300  SLICE_X0Y122   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y122   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           
Low Pulse Width   Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X3Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X3Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X3Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C        
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y154   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C      
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y154   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C      
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C         
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X3Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y101   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X3Y101   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[2]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C         



---------------------------------------------------------------------------------------------------
From Clock:  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                  
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  
Min Period  n/a     BUFG/I                  n/a            1.349     10.000  8.651   BUFGCTRL_X0Y22       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/I             
Min Period  n/a     MMCME2_ADV/CLKIN1       n/a            0.937     10.000  9.063   MMCME2_ADV_X0Y2      NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       
Max Period  n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2      NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        3.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.232ns (5.214%)  route 4.217ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.217     9.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.232ns (5.214%)  route 4.217ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.217     9.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.232ns (5.214%)  route 4.217ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.217     9.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.232ns (5.214%)  route 4.217ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.217     9.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X160Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X160Y100       FDRE (Setup_fdre_C_R)       -0.347    12.550    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.232ns (5.294%)  route 4.150ns (94.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.150     9.397    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X163Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X163Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.232ns (5.294%)  route 4.150ns (94.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.150     9.397    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X163Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X163Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.232ns (5.294%)  route 4.150ns (94.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.150     9.397    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X163Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X163Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.232ns (5.294%)  route 4.150ns (94.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.150     9.397    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X163Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X163Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.232ns (5.294%)  route 4.150ns (94.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.150     9.397    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X163Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X163Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.232ns (5.414%)  route 4.053ns (94.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 12.773 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y148       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.053     9.300    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X162Y99        FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.237    12.773    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y99                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/C
                         clock pessimism              0.286    13.059    
                         clock uncertainty           -0.071    12.988    
    SLICE_X162Y99        FDRE (Setup_fdre_C_R)       -0.371    12.617    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  3.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.744%)  route 0.186ns (59.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.658     2.312    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y98                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y98        FDRE (Prop_fdre_C_Q)         0.100     2.412 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/Q
                         net (fo=2, routed)           0.186     2.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[5]
    SLICE_X160Y100       LUT6 (Prop_lut6_I4_O)        0.028     2.626 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[5]_i_1__6/O
                         net (fo=1, routed)           0.000     2.626    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[5]
    SLICE_X160Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.808     2.793    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/C
                         clock pessimism             -0.339     2.454    
    SLICE_X160Y100       FDRE (Hold_fdre_C_D)         0.087     2.541    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.775%)  route 0.067ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.579     2.233    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y173                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y173       FDRE (Prop_fdre_C_Q)         0.100     2.333 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/mode_reg/Q
                         net (fo=6, routed)           0.067     2.400    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/mode_reg
    SLICE_X160Y173       LUT6 (Prop_lut6_I2_O)        0.028     2.428 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/fsm[7]_i_1/O
                         net (fo=1, routed)           0.000     2.428    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm[7]
    SLICE_X160Y173       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.783     2.768    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y173                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[7]/C
                         clock pessimism             -0.524     2.244    
    SLICE_X160Y173       FDRE (Hold_fdre_C_D)         0.087     2.331    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.775%)  route 0.067ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.589     2.243    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y189                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y189       FDRE (Prop_fdre_C_Q)         0.100     2.343 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index_reg[4]/Q
                         net (fo=28, routed)          0.067     2.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]
    SLICE_X156Y189       LUT5 (Prop_lut5_I1_O)        0.028     2.438 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.438    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg[12]
    SLICE_X156Y189       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y189                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism             -0.527     2.254    
    SLICE_X156Y189       FDRE (Hold_fdre_C_D)         0.087     2.341    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.146ns (32.441%)  route 0.304ns (67.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y101                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y101       FDRE (Prop_fdre_C_Q)         0.118     2.378 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[4]/Q
                         net (fo=28, routed)          0.304     2.682    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]
    SLICE_X160Y99        LUT6 (Prop_lut6_I1_O)        0.028     2.710 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.710    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[3]
    SLICE_X160Y99        FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.880     2.865    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y99                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]/C
                         clock pessimism             -0.339     2.526    
    SLICE_X160Y99        FDRE (Hold_fdre_C_D)         0.087     2.613    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.119%)  route 0.078ns (37.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y148       FDRE (Prop_fdre_C_Q)         0.100     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/Q
                         net (fo=35, routed)          0.078     2.438    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[3]
    SLICE_X160Y148       LUT5 (Prop_lut5_I3_O)        0.028     2.466 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[13]_i_1__2/O
                         net (fo=1, routed)           0.000     2.466    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[13]
    SLICE_X160Y148       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.808     2.793    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism             -0.522     2.271    
    SLICE_X160Y148       FDRE (Hold_fdre_C_D)         0.087     2.358    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.103%)  route 0.100ns (43.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.594     2.248    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y122                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDRE (Prop_fdre_C_Q)         0.100     2.348 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[6]/Q
                         net (fo=2, routed)           0.100     2.448    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2[6]
    SLICE_X160Y122       LUT6 (Prop_lut6_I1_O)        0.028     2.476 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.476    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di[6]
    SLICE_X160Y122       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y122                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]/C
                         clock pessimism             -0.499     2.280    
    SLICE_X160Y122       FDRE (Hold_fdre_C_D)         0.087     2.367    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.596%)  route 0.083ns (39.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.593     2.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.100     2.347 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]/Q
                         net (fo=12, routed)          0.083     2.430    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]
    SLICE_X158Y123       LUT6 (Prop_lut6_I1_O)        0.028     2.458 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/load_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.458    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_load_cnt[1]_i_1__0
    SLICE_X158Y123       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.792     2.777    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[1]/C
                         clock pessimism             -0.519     2.258    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.087     2.345    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.310%)  route 0.084ns (39.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.593     2.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.100     2.347 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]/Q
                         net (fo=12, routed)          0.084     2.431    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[1]
    SLICE_X158Y123       LUT6 (Prop_lut6_I1_O)        0.028     2.459 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/load_cnt[0]_i_1__5/O
                         net (fo=1, routed)           0.000     2.459    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_load_cnt[0]_i_1__5
    SLICE_X158Y123       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.792     2.777    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[0]/C
                         clock pessimism             -0.519     2.258    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.087     2.345    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/load_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.736%)  route 0.275ns (68.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y148       FDRE (Prop_fdre_C_Q)         0.100     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/Q
                         net (fo=28, routed)          0.275     2.635    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]
    SLICE_X158Y150       LUT6 (Prop_lut6_I1_O)        0.028     2.663 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.663    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[9]
    SLICE_X158Y150       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism             -0.331     2.453    
    SLICE_X158Y150       FDRE (Hold_fdre_C_D)         0.087     2.540    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.729%)  route 0.275ns (68.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDRE (Prop_fdre_C_Q)         0.100     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[0]/Q
                         net (fo=49, routed)          0.275     2.635    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[0]
    SLICE_X160Y152       LUT6 (Prop_lut6_I2_O)        0.028     2.663 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/addr_reg[7]_i_1__2/O
                         net (fo=1, routed)           0.000     2.663    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_addr_reg[7]_i_1__2
    SLICE_X160Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]/C
                         clock pessimism             -0.331     2.453    
    SLICE_X160Y152       FDRE (Hold_fdre_C_D)         0.087     2.540    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                                                                                                      
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y3    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK  
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y12  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y11  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y2    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK  
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y10  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y9   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y8   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2      NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0                                                                          
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X161Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C                                                                   
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X161Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[10]/C                                                                  
Low Pulse Width   Fast    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y188       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C                                                                  
Low Pulse Width   Fast    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X159Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[14]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C                                                                  
Low Pulse Width   Fast    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y188       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C                                                                   
Low Pulse Width   Fast    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y188       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X158Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X160Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[1]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X161Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[2]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X161Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[3]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X161Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[4]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X162Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[5]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X162Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X160Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[0]/C                                                                    
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X160Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[10]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X159Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[11]/C                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.836ns (25.975%)  route 2.382ns (74.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 12.772 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.382     8.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][1]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.236    12.772    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y9                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274    13.046    
                         clock uncertainty           -0.065    12.981    
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.277    12.704    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.836ns (25.960%)  route 2.384ns (74.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.384     8.396    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.244    12.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274    13.054    
                         clock uncertainty           -0.065    12.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.277    12.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.836ns (26.064%)  route 2.371ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.371     8.383    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.244    12.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274    13.054    
                         clock uncertainty           -0.065    12.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.277    12.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.836ns (26.533%)  route 2.315ns (73.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 12.772 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.315     8.326    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][2]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.236    12.772    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y9                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274    13.046    
                         clock uncertainty           -0.065    12.981    
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.277    12.704    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.216ns (6.872%)  route 2.927ns (93.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.927     8.155    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X155Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism              0.274    12.898    
                         clock uncertainty           -0.065    12.833    
    SLICE_X155Y152       FDRE (Setup_fdre_C_R)       -0.295    12.538    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.836ns (26.544%)  route 2.313ns (73.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.313     8.325    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][4]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.244    12.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274    13.054    
                         clock uncertainty           -0.065    12.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.277    12.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.910     8.138    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X157Y179       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.078    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y179                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]/C
                         clock pessimism              0.274    12.888    
                         clock uncertainty           -0.065    12.823    
    SLICE_X157Y179       FDRE (Setup_fdre_C_R)       -0.295    12.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.910     8.138    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X157Y179       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.078    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y179                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]/C
                         clock pessimism              0.274    12.888    
                         clock uncertainty           -0.065    12.823    
    SLICE_X157Y179       FDRE (Setup_fdre_C_R)       -0.295    12.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.910     8.138    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X157Y179       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.078    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y179                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]/C
                         clock pessimism              0.274    12.888    
                         clock uncertainty           -0.065    12.823    
    SLICE_X157Y179       FDRE (Setup_fdre_C_R)       -0.295    12.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.216ns (6.872%)  route 2.927ns (93.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.927     8.155    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X154Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                         clock pessimism              0.274    12.898    
                         clock uncertainty           -0.065    12.833    
    SLICE_X154Y152       FDRE (Setup_fdre_C_R)       -0.271    12.562    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  4.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.230%)  route 0.163ns (52.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X148Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y149       FDRE (Prop_fdre_C_Q)         0.118     2.376 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/Q
                         net (fo=3, routed)           0.163     2.539    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]
    SLICE_X147Y151       LUT2 (Prop_lut2_I1_O)        0.028     2.567 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.567    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pipe_rx4_char_is_k_gt[0]
    SLICE_X147Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                         clock pessimism             -0.331     2.451    
    SLICE_X147Y151       FDRE (Hold_fdre_C_D)         0.060     2.511    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.091ns (16.150%)  route 0.472ns (83.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.589     2.243    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y155       FDRE (Prop_fdre_C_Q)         0.091     2.334 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.472     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx7_valid
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.524     2.257    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7VALID)
                                                      0.468     2.725    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.727%)  route 0.053ns (29.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.596     2.250    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y129                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.100     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/Q
                         net (fo=1, routed)           0.053     2.403    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]
    SLICE_X158Y129       LUT5 (Prop_lut5_I2_O)        0.028     2.431 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/txeq_txcoeff[8]_i_1__4/O
                         net (fo=1, routed)           0.000     2.431    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_txeq_txcoeff[8]_i_1__4
    SLICE_X158Y129       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y129                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism             -0.520     2.261    
    SLICE_X158Y129       FDRE (Hold_fdre_C_D)         0.087     2.348    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.954%)  route 0.055ns (30.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.580     2.234    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y172                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y172       FDRE (Prop_fdre_C_Q)         0.100     2.334 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.055     2.389    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X154Y172       LUT5 (Prop_lut5_I2_O)        0.028     2.417 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.417    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_phy_status_wire_filter[0]
    SLICE_X154Y172       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.785     2.770    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y172                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.525     2.245    
    SLICE_X154Y172       FDRE (Hold_fdre_C_D)         0.087     2.332    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.349%)  route 0.059ns (31.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.581     2.235    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y178                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y178       FDRE (Prop_fdre_C_Q)         0.100     2.335 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[5]/Q
                         net (fo=7, routed)           0.059     2.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_sync_fsm_tx[11]
    SLICE_X156Y178       LUT4 (Prop_lut4_I2_O)        0.028     2.422 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/txsync_fsm.fsm_tx[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.422    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/fsm_tx[0]
    SLICE_X156Y178       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.786     2.771    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y178                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]/C
                         clock pessimism             -0.525     2.246    
    SLICE_X156Y178       FDSE (Hold_fdse_C_D)         0.087     2.333    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.128ns (67.986%)  route 0.060ns (32.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.584     2.238    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y168                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDRE (Prop_fdre_C_Q)         0.100     2.338 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/Q
                         net (fo=3, routed)           0.060     2.398    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]
    SLICE_X160Y168       LUT6 (Prop_lut6_I4_O)        0.028     2.426 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/txeq_txcoeff[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.426    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_txeq_txcoeff[0]_i_2__1
    SLICE_X160Y168       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.789     2.774    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y168                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/C
                         clock pessimism             -0.525     2.249    
    SLICE_X160Y168       FDRE (Hold_fdre_C_D)         0.087     2.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.100ns (12.750%)  route 0.684ns (87.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.603     2.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y145                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y145       FDRE (Prop_fdre_C_Q)         0.100     2.357 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.684     3.041    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx7_data[6]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.331     2.450    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7DATA[6])
                                                      0.500     2.950    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.870%)  route 0.211ns (64.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X148Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y148       FDRE (Prop_fdre_C_Q)         0.118     2.376 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.211     2.587    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]
    SLICE_X147Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                         clock pessimism             -0.331     2.450    
    SLICE_X147Y154       FDRE (Hold_fdre_C_D)         0.044     2.494    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.118ns (18.854%)  route 0.508ns (81.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.582     2.236    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y170                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y170       FDRE (Prop_fdre_C_Q)         0.118     2.354 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.508     2.862    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx0_data[8]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.504     2.277    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.491     2.768    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.118ns (18.192%)  route 0.531ns (81.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.591     2.245    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y155       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.531     2.894    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx3_data[14]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.504     2.277    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[14])
                                                      0.522     2.799    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                   
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000     8.000   4.000  PCIE_X0Y0            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK                                                
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X146Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X159Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[4]/C           
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X159Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[5]/C           
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X159Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[6]/C           
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X159Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[7]/C           
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X146Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C          
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X147Y154       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C        
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X147Y154       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X147Y151       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X149Y148       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X154Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C       
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X147Y169       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X147Y169       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X147Y169       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X159Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[0]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X163Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X163Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X159Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[9]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X154Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X154Y176       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[1]/C    



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y0
  To Clock:  clk_250mhz_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                           
Min Period  n/a     BUFGCTRL/I1         n/a            1.349     4.000   2.651    BUFGCTRL_X0Y1    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1  
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937     4.000   3.063    MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1               
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1               



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.836ns (25.975%)  route 2.382ns (74.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 8.772 - 4.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.382     8.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][1]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.236     8.772    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y9                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274     9.046    
                         clock uncertainty           -0.065     8.981    
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.277     8.704    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.836ns (25.960%)  route 2.384ns (74.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 8.780 - 4.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.384     8.396    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.244     8.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274     9.054    
                         clock uncertainty           -0.065     8.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.277     8.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.836ns (26.064%)  route 2.371ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 8.780 - 4.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.371     8.383    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.244     8.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274     9.054    
                         clock uncertainty           -0.065     8.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.277     8.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.836ns (26.533%)  route 2.315ns (73.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 8.772 - 4.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.315     8.326    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][2]
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.236     8.772    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y9                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274     9.046    
                         clock uncertainty           -0.065     8.981    
    GTXE2_CHANNEL_X0Y9   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.277     8.704    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.216ns (6.872%)  route 2.927ns (93.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.927     8.155    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X155Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism              0.274     8.898    
                         clock uncertainty           -0.065     8.833    
    SLICE_X155Y152       FDRE (Setup_fdre_C_R)       -0.295     8.538    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.836ns (26.544%)  route 2.313ns (73.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 8.780 - 4.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.313     8.325    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][4]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.244     8.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274     9.054    
                         clock uncertainty           -0.065     8.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.277     8.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 8.614 - 4.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.910     8.138    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X157Y179       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.078     8.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y179                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]/C
                         clock pessimism              0.274     8.888    
                         clock uncertainty           -0.065     8.823    
    SLICE_X157Y179       FDRE (Setup_fdre_C_R)       -0.295     8.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[14]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 8.614 - 4.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.910     8.138    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X157Y179       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.078     8.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y179                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]/C
                         clock pessimism              0.274     8.888    
                         clock uncertainty           -0.065     8.823    
    SLICE_X157Y179       FDRE (Setup_fdre_C_R)       -0.295     8.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 8.614 - 4.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.910     8.138    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X157Y179       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.078     8.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y179                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]/C
                         clock pessimism              0.274     8.888    
                         clock uncertainty           -0.065     8.823    
    SLICE_X157Y179       FDRE (Setup_fdre_C_R)       -0.295     8.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_tx_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.216ns (6.872%)  route 2.927ns (93.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg_replica/Q
                         net (fo=352, routed)         2.927     8.155    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int_repN
    SLICE_X154Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                         clock pessimism              0.274     8.898    
                         clock uncertainty           -0.065     8.833    
    SLICE_X154Y152       FDRE (Setup_fdre_C_R)       -0.271     8.562    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  0.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.230%)  route 0.163ns (52.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X148Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y149       FDRE (Prop_fdre_C_Q)         0.118     2.376 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/Q
                         net (fo=3, routed)           0.163     2.539    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]
    SLICE_X147Y151       LUT2 (Prop_lut2_I1_O)        0.028     2.567 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_stages_1.pipe_rx_char_is_k_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.567    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pipe_rx4_char_is_k_gt[0]
    SLICE_X147Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                         clock pessimism             -0.331     2.451    
    SLICE_X147Y151       FDRE (Hold_fdre_C_D)         0.060     2.511    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.091ns (16.150%)  route 0.472ns (83.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.589     2.243    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y155       FDRE (Prop_fdre_C_Q)         0.091     2.334 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.472     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx7_valid
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.524     2.257    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7VALID)
                                                      0.468     2.725    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.727%)  route 0.053ns (29.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.596     2.250    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y129                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y129       FDRE (Prop_fdre_C_Q)         0.100     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]/Q
                         net (fo=1, routed)           0.053     2.403    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset_reg[8]
    SLICE_X158Y129       LUT5 (Prop_lut5_I2_O)        0.028     2.431 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/txeq_txcoeff[8]_i_1__4/O
                         net (fo=1, routed)           0.000     2.431    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_txeq_txcoeff[8]_i_1__4
    SLICE_X158Y129       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y129                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism             -0.520     2.261    
    SLICE_X158Y129       FDRE (Hold_fdre_C_D)         0.087     2.348    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.954%)  route 0.055ns (30.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.580     2.234    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y172                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y172       FDRE (Prop_fdre_C_Q)         0.100     2.334 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/Q
                         net (fo=1, routed)           0.055     2.389    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2
    SLICE_X154Y172       LUT5 (Prop_lut5_I2_O)        0.028     2.417 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gt_rx_phy_status_q_i_1/O
                         net (fo=1, routed)           0.000     2.417    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_phy_status_wire_filter[0]
    SLICE_X154Y172       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.785     2.770    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y172                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.525     2.245    
    SLICE_X154Y172       FDRE (Hold_fdre_C_D)         0.087     2.332    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.349%)  route 0.059ns (31.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.581     2.235    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y178                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y178       FDRE (Prop_fdre_C_Q)         0.100     2.335 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[5]/Q
                         net (fo=7, routed)           0.059     2.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_sync_fsm_tx[11]
    SLICE_X156Y178       LUT4 (Prop_lut4_I2_O)        0.028     2.422 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/txsync_fsm.fsm_tx[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.422    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/fsm_tx[0]
    SLICE_X156Y178       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.786     2.771    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y178                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]/C
                         clock pessimism             -0.525     2.246    
    SLICE_X156Y178       FDSE (Hold_fdse_C_D)         0.087     2.333    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txsync_fsm.fsm_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.128ns (67.986%)  route 0.060ns (32.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.584     2.238    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y168                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y168       FDRE (Prop_fdre_C_Q)         0.100     2.338 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/Q
                         net (fo=3, routed)           0.060     2.398    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]
    SLICE_X160Y168       LUT6 (Prop_lut6_I4_O)        0.028     2.426 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/txeq_txcoeff[0]_i_2__1/O
                         net (fo=1, routed)           0.000     2.426    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_txeq_txcoeff[0]_i_2__1
    SLICE_X160Y168       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.789     2.774    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y168                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]/C
                         clock pessimism             -0.525     2.249    
    SLICE_X160Y168       FDRE (Hold_fdre_C_D)         0.087     2.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.100ns (12.750%)  route 0.684ns (87.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.603     2.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y145                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y145       FDRE (Prop_fdre_C_Q)         0.100     2.357 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_7_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.684     3.041    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx7_data[6]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX7DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.331     2.450    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX7DATA[6])
                                                      0.500     2.950    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.870%)  route 0.211ns (64.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X148Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y148       FDRE (Prop_fdre_C_Q)         0.118     2.376 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.211     2.587    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]
    SLICE_X147Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                         clock pessimism             -0.331     2.450    
    SLICE_X147Y154       FDRE (Hold_fdre_C_D)         0.044     2.494    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.118ns (18.854%)  route 0.508ns (81.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.582     2.236    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y170                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y170       FDRE (Prop_fdre_C_Q)         0.118     2.354 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.508     2.862    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx0_data[8]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.504     2.277    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[8])
                                                      0.491     2.768    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.118ns (18.192%)  route 0.531ns (81.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.591     2.245    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y155       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.531     2.894    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx3_data[14]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.504     2.277    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[14])
                                                      0.522     2.799    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                   
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000     4.000   0.000  PCIE_X0Y0            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK                                                
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X154Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C                
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X154Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg3_reg/C                
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X155Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg1_reg/C                    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X155Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_gen3_reg1_reg/C                    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X155Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/C                  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X155Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C                     
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X157Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/C                      
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X156Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txelecidle_reg1_reg/C                   
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X154Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2_reg/C           
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X157Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/C                
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X147Y169       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X147Y169       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X147Y169       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X159Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[0]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X163Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X163Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X154Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X147Y169       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X160Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[11]/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X160Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[2]/C           



---------------------------------------------------------------------------------------------------
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                               
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937     10.000  9.063    MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937     10.000  9.063    MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.490ns (37.132%)  route 0.830ns (62.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 6.636 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.490     5.507 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           0.830     6.337    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X6Y36         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.100     6.636    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y36                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.987    
                         clock uncertainty           -0.059     6.927    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     6.552    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.477ns (36.436%)  route 0.832ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 6.633 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[6])
                                                      0.477     5.494 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[6]
                         net (fo=4, routed)           0.832     6.327    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[6]
    RAMB36_X6Y33         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.097     6.633    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y33                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.984    
                         clock uncertainty           -0.059     6.924    
    RAMB36_X6Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.375     6.549    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.482ns (36.719%)  route 0.831ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 6.642 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[0])
                                                      0.482     5.499 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[0]
                         net (fo=4, routed)           0.831     6.330    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[0]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.106     6.642    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.993    
                         clock uncertainty           -0.059     6.933    
    RAMB36_X6Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.375     6.558    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.487ns (37.451%)  route 0.813ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 6.636 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[5])
                                                      0.487     5.504 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[5]
                         net (fo=4, routed)           0.813     6.318    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X6Y36         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.100     6.636    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y36                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.987    
                         clock uncertainty           -0.059     6.927    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.375     6.552    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.479ns (37.158%)  route 0.810ns (62.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 6.633 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.479     5.496 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           0.810     6.306    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[7]
    RAMB36_X6Y33         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.097     6.633    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y33                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.984    
                         clock uncertainty           -0.059     6.924    
    RAMB36_X6Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.375     6.549    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.482ns (37.734%)  route 0.795ns (62.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 6.636 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[4])
                                                      0.482     5.499 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[4]
                         net (fo=4, routed)           0.795     6.295    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[4]
    RAMB36_X6Y36         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.100     6.636    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y36                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.987    
                         clock uncertainty           -0.059     6.927    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     6.552    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.487ns (38.263%)  route 0.786ns (61.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 6.637 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[5])
                                                      0.487     5.504 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[5]
                         net (fo=4, routed)           0.786     6.290    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X7Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.101     6.637    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X7Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.988    
                         clock uncertainty           -0.059     6.928    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.375     6.553    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.490ns (39.063%)  route 0.764ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 6.632 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.490     5.507 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           0.764     6.272    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X6Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.096     6.632    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.983    
                         clock uncertainty           -0.059     6.923    
    RAMB36_X6Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     6.548    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.490ns (39.261%)  route 0.758ns (60.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 6.637 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.490     5.507 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           0.758     6.265    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X7Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.101     6.637    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X7Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.988    
                         clock uncertainty           -0.059     6.928    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     6.553    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.483ns (38.879%)  route 0.759ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 6.637 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[8])
                                                      0.483     5.500 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[8]
                         net (fo=4, routed)           0.759     6.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[8]
    RAMB36_X7Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.101     6.637    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X7Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.988    
                         clock uncertainty           -0.059     6.928    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.375     6.553    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  0.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.021ns (7.820%)  route 0.248ns (92.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.263 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.248     2.511    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[2]
    RAMB36_X6Y31         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.821     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y31                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.302    
    RAMB36_X6Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.485    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.021ns (7.405%)  route 0.263ns (92.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.263 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.263     2.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[2]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.303    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.486    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.040ns (14.024%)  route 0.245ns (85.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[8])
                                                      0.040     2.282 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[8]
                         net (fo=4, routed)           0.245     2.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[8]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.303    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.486    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.045ns (15.505%)  route 0.245ns (84.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[3])
                                                      0.045     2.287 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[3]
                         net (fo=4, routed)           0.245     2.533    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[3]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.303    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.486    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.047ns (16.037%)  route 0.246ns (83.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[4])
                                                      0.047     2.289 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[4]
                         net (fo=4, routed)           0.246     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[4]
    RAMB36_X6Y34         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y34                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.288    
    RAMB36_X6Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.471    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.034ns (11.544%)  route 0.261ns (88.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[5])
                                                      0.034     2.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[5]
                         net (fo=4, routed)           0.261     2.537    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X6Y34         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y34                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.288    
    RAMB36_X6Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.471    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.023ns (7.442%)  route 0.286ns (92.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[1])
                                                      0.023     2.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[1]
                         net (fo=4, routed)           0.286     2.551    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[1]
    RAMB36_X6Y31         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.821     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y31                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.302    
    RAMB36_X6Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.485    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.048ns (16.257%)  route 0.247ns (83.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[2])
                                                      0.048     2.290 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[2]
                         net (fo=4, routed)           0.247     2.538    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[2]
    RAMB36_X6Y34         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y34                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.288    
    RAMB36_X6Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.471    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.026ns (8.239%)  route 0.290ns (91.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[5])
                                                      0.026     2.268 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[5]
                         net (fo=4, routed)           0.290     2.558    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[5]
    RAMB36_X6Y31         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.821     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y31                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.302    
    RAMB36_X6Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.485    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.045ns (14.532%)  route 0.265ns (85.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[8])
                                                      0.045     2.287 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[8]
                         net (fo=4, routed)           0.265     2.552    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[8]
    RAMB36_X6Y34         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y34                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.288    
    RAMB36_X6Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.471    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
Waveform:           { 0 1 }
Period:             2.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin                                                                                                                                                                                          
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000     2.000   0.000    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y34     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y34     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y36     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y36     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X7Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X7Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y33     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   2.000   211.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2                                                              
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X145Y172   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[17]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X145Y172   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[20]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X145Y172   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[3]/C                                                      
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X144Y172   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[44]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X152Y176   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[65]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X152Y176   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[67]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X144Y172   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[8]/C                                                      
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X145Y172   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[9]/C                                                      
Low Pulse Width   Slow    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X155Y178   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[66]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X147Y161   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[27]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X155Y178   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[57]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X155Y178   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[59]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X155Y178   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[61]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X155Y178   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[64]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X155Y178   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[66]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X146Y158   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q_reg[10]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X146Y159   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[19]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X146Y159   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[21]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X146Y158   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[26]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X146Y158   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[28]/C                                                     
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.464   0.096    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.463   0.097    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.463   0.097    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640     0.403   0.237    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.403   0.237    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.403   0.237    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       



---------------------------------------------------------------------------------------------------
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[111]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.216ns (6.849%)  route 2.938ns (93.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.938     8.112    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X129Y198       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[111]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.037     8.573    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y198                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[111]/C
                         clock pessimism              0.351     8.924    
                         clock uncertainty           -0.065     8.859    
    SLICE_X129Y198       FDRE (Setup_fdre_C_R)       -0.295     8.564    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[111]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.216ns (6.895%)  route 2.917ns (93.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.572ns = ( 8.572 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.917     8.091    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X131Y192       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.036     8.572    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X131Y192                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[16]/C
                         clock pessimism              0.351     8.923    
                         clock uncertainty           -0.065     8.858    
    SLICE_X131Y192       FDRE (Setup_fdre_C_R)       -0.295     8.563    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.216ns (6.895%)  route 2.917ns (93.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.572ns = ( 8.572 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.917     8.091    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X131Y192       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.036     8.572    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X131Y192                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]/C
                         clock pessimism              0.351     8.923    
                         clock uncertainty           -0.065     8.858    
    SLICE_X131Y192       FDRE (Setup_fdre_C_R)       -0.295     8.563    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.910     8.084    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X135Y198       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[109]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.038     8.574    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X135Y198                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[109]/C
                         clock pessimism              0.351     8.925    
                         clock uncertainty           -0.065     8.860    
    SLICE_X135Y198       FDRE (Setup_fdre_C_R)       -0.295     8.565    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[109]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.216ns (6.909%)  route 2.910ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 8.574 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.910     8.084    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X135Y198       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.038     8.574    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X135Y198                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[65]/C
                         clock pessimism              0.351     8.925    
                         clock uncertainty           -0.065     8.860    
    SLICE_X135Y198       FDRE (Setup_fdre_C_R)       -0.295     8.565    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[65]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.216ns (6.916%)  route 2.907ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.907     8.081    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X133Y193       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[110]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.037     8.573    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X133Y193                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[110]/C
                         clock pessimism              0.351     8.924    
                         clock uncertainty           -0.065     8.859    
    SLICE_X133Y193       FDRE (Setup_fdre_C_R)       -0.295     8.564    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[110]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.216ns (6.916%)  route 2.907ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.907     8.081    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X133Y193       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.037     8.573    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X133Y193                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[114]/C
                         clock pessimism              0.351     8.924    
                         clock uncertainty           -0.065     8.859    
    SLICE_X133Y193       FDRE (Setup_fdre_C_R)       -0.295     8.564    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[114]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.216ns (6.916%)  route 2.907ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.907     8.081    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X133Y193       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.037     8.573    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X133Y193                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/C
                         clock pessimism              0.351     8.924    
                         clock uncertainty           -0.065     8.859    
    SLICE_X133Y193       FDRE (Setup_fdre_C_R)       -0.295     8.564    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.216ns (6.916%)  route 2.907ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         2.907     8.081    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X133Y193       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.037     8.573    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X133Y193                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/C
                         clock pessimism              0.351     8.924    
                         clock uncertainty           -0.065     8.859    
    SLICE_X133Y193       FDRE (Setup_fdre_C_R)       -0.295     8.564    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.526ns (15.413%)  route 2.887ns (84.586%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 8.619 - 4.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.159     4.969    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/CLK
    SLICE_X132Y191                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y191       FDCE (Prop_fdce_C_Q)         0.216     5.185 f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/cur_state_reg[2]/Q
                         net (fo=17, routed)          0.532     5.717    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/cur_state[2]
    SLICE_X134Y189       LUT2 (Prop_lut2_I0_O)        0.052     5.769 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/r_tx_pcie_data_cnt[11]_i_3/O
                         net (fo=3, routed)           0.229     5.998    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/n_0_r_tx_pcie_data_cnt[11]_i_3
    SLICE_X134Y189       LUT6 (Prop_lut6_I3_O)        0.129     6.127 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/pcie_7x_0_core_top_inst0_i_151/O
                         net (fo=1, routed)           0.341     6.468    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/n_0_pcie_7x_0_core_top_inst0_i_151
    SLICE_X134Y189       LUT5 (Prop_lut5_I0_O)        0.043     6.511 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_tx_inst0/pcie_tx_tran_inst0/pcie_7x_0_core_top_inst0_i_131/O
                         net (fo=8, routed)           0.787     7.298    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/s_axis_tx_tlast
    SLICE_X141Y173       LUT4 (Prop_lut4_I1_O)        0.043     7.341 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pcie_block_i_i_37/O
                         net (fo=2, routed)           0.255     7.596    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_pcie_block_i_i_37
    SLICE_X142Y171       LUT6 (Prop_lut6_I3_O)        0.043     7.639 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pcie_block_i_i_30/O
                         net (fo=2, routed)           0.743     8.382    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/trn_tcfg_gnt
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.083     8.619    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism              0.351     8.970    
                         clock uncertainty           -0.065     8.906    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_USERCLK2_TRNTCFGGNT)
                                                     -0.018     8.888    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  0.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.330%)  route 0.131ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.616     2.270    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X94Y210                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y210        FDRE (Prop_fdre_C_Q)         0.118     2.388 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[36]/Q
                         net (fo=1, routed)           0.131     2.519    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/out[36]
    RAMB36_X4Y42         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.869     2.854    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/CLK
    RAMB36_X4Y42                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.311    
    RAMB36_X4Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     2.466    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.330%)  route 0.131ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.616     2.270    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X94Y210                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y210        FDRE (Prop_fdre_C_Q)         0.118     2.388 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[38]/Q
                         net (fo=1, routed)           0.131     2.519    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/out[38]
    RAMB36_X4Y42         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.869     2.854    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/CLK
    RAMB36_X4Y42                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.311    
    RAMB36_X4Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     2.466    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (46.953%)  route 0.133ns (53.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.615     2.269    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X94Y212                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y212        FDRE (Prop_fdre_C_Q)         0.118     2.387 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[49]/Q
                         net (fo=1, routed)           0.133     2.520    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/out[49]
    RAMB36_X4Y42         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.869     2.854    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/CLK
    RAMB36_X4Y42                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.311    
    RAMB36_X4Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.155     2.466    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_fifo_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.100ns (17.529%)  route 0.470ns (82.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.546     2.200    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X103Y197                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_fifo_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y197       FDRE (Prop_fdre_C_Q)         0.100     2.300 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_fifo_wr_addr_reg[3]/Q
                         net (fo=2, routed)           0.470     2.770    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/Q[3]
    RAMB36_X5Y41         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.887     2.872    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y41                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.339     2.533    
    RAMB36_X5Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.716    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_rear_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.274%)  route 0.201ns (66.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.551     2.205    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/CLK
    SLICE_X115Y193                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_rear_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y193       FDRE (Prop_fdre_C_Q)         0.100     2.305 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_rear_addr_reg[3]/Q
                         net (fo=6, routed)           0.201     2.506    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/ramb18sdp_0/Q[3]
    RAMB18_X5Y77         RAMB18E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.786     2.771    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/ramb18sdp_0/CLK
    RAMB18_X5Y77                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKBWRCLK
                         clock pessimism             -0.504     2.267    
    RAMB18_X5Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.450    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.118ns (46.984%)  route 0.133ns (53.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.538     2.192    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/CLK
    SLICE_X94Y193                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y193        FDRE (Prop_fdre_C_Q)         0.118     2.310 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[24]/Q
                         net (fo=1, routed)           0.133     2.443    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/out[24]
    RAMB36_X4Y38         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.770     2.755    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/CLK
    RAMB36_X4Y38                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.523     2.232    
    RAMB36_X4Y38         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.155     2.387    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.436%)  route 0.129ns (58.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.633     2.287    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y209                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y209       FDRE (Prop_fdre_C_Q)         0.091     2.378 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[87]/Q
                         net (fo=1, routed)           0.129     2.507    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[23]
    RAMB36_X5Y41         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.887     2.872    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y41                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.329    
    RAMB36_X5Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.119     2.448    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.418%)  route 0.129ns (58.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.633     2.287    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y209                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y209       FDRE (Prop_fdre_C_Q)         0.091     2.378 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[127]/Q
                         net (fo=1, routed)           0.129     2.507    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[63]
    RAMB36_X5Y41         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.887     2.872    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y41                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.329    
    RAMB36_X5Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.119     2.448    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.405%)  route 0.129ns (58.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.633     2.287    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y207       FDRE (Prop_fdre_C_Q)         0.091     2.378 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[69]/Q
                         net (fo=1, routed)           0.129     2.507    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[5]
    RAMB36_X5Y41         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.887     2.872    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y41                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.329    
    RAMB36_X5Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.119     2.448    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.091ns (41.589%)  route 0.128ns (58.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.633     2.287    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y207       FDRE (Prop_fdre_C_Q)         0.091     2.378 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[67]/Q
                         net (fo=1, routed)           0.128     2.506    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[3]
    RAMB36_X5Y41         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.887     2.872    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y41                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.329    
    RAMB36_X5Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.117     2.446    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                             
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000     4.000   0.000    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2                                                                         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB18_X4Y78     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB18_X4Y78     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKBWRCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB18_X5Y76     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB18_X5Y76     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKBWRCLK     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB36_X4Y38     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK      
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB36_X4Y38     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK      
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB36_X4Y37     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK      
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB36_X4Y37     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK      
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB18_X5Y74     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3                                                 
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X147Y180   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[45]/C                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X147Y180   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]/C                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X143Y164   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/cfg_device_number_d_reg[3]/C                                                                            
Low Pulse Width   Slow    FDCE/C              n/a            0.400     2.000   1.600    SLICE_X96Y195    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_rear_addr_reg[1]/C                                                    
Low Pulse Width   Slow    FDCE/C              n/a            0.400     2.000   1.600    SLICE_X96Y195    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_rear_addr_reg[4]/C                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X96Y194    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[40]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X96Y194    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[43]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X96Y194    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[55]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y194    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[57]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y194    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[59]/C                                         
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[12]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[13]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[20]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[21]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[26]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[27]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[80]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X127Y175   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[81]/C                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X123Y174   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[116]/C                                           
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X123Y174   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[117]/C                                           



---------------------------------------------------------------------------------------------------
From Clock:  PCIe_RefClock_100MHz
  To Clock:  PCIe_RefClock_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 13.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.208     4.284    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y159       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.264 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.264    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y159       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.084    13.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X158Y159       FDRE (Setup_fdre_C_D)        0.064    14.313    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 13.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.210     4.286    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.266    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y155       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.086    13.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X158Y155       FDRE (Setup_fdre_C_D)        0.064    14.315    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 13.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.210     4.286    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y154       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.266    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
    SLICE_X160Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.086    13.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.029    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X160Y154       FDRE (Setup_fdre_C_D)        0.064    14.315    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 13.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.209     4.285    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y157       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.265    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y157       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.085    13.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X158Y157       FDRE (Setup_fdre_C_D)        0.064    14.314    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 13.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.210     4.286    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.266    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
    SLICE_X160Y155       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.086    13.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.029    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X160Y155       FDRE (Setup_fdre_C_D)        0.064    14.315    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 13.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.209     4.285    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X156Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.265    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X156Y157       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.085    13.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X156Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X156Y157       FDRE (Setup_fdre_C_D)        0.064    14.314    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 13.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.209     4.285    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y156       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.265    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X160Y156       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.085    13.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X160Y156       FDRE (Setup_fdre_C_D)        0.064    14.314    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 13.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.208     4.284    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y159       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.264 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.264    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X160Y159       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.084    13.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X160Y159       FDRE (Setup_fdre_C_D)        0.064    14.313    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.202     4.278    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y113       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.258 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X160Y113       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.089    13.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.018    14.278    
                         clock uncertainty           -0.035    14.243    
    SLICE_X160Y113       FDRE (Setup_fdre_C_D)        0.064    14.307    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.202     4.278    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.258 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y113       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.089    13.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.018    14.278    
                         clock uncertainty           -0.035    14.243    
    SLICE_X158Y113       FDRE (Setup_fdre_C_D)        0.064    14.307    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  9.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X158Y159       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X158Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.608     1.430    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.701 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.701    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X158Y149       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.967    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.430    
    SLICE_X158Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.529    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.589     1.411    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X158Y155       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.796     1.953    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X158Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.589     1.411    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y154       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X160Y154       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.796     1.953    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y154       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X158Y157       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X158Y157       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.589     1.411    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X160Y155       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.796     1.953    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X156Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X156Y157       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X156Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X156Y157       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.589     1.411    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X160Y156       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.796     1.953    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.608     1.430    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y149       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.701 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.701    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X160Y149       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.967    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.430    
    SLICE_X160Y149       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.529    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X160Y159       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X160Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCIe_RefClock_100MHz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pcie_ref_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                                                                         
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.428     10.000  8.572  GTXE2_COMMON_X0Y3    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0  
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y12  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y11  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.428     10.000  8.572  GTXE2_COMMON_X0Y2    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0  
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y10  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y9   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y8   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y146       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y146       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y146       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK                                                  
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK                                                  
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y154       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y154       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y154       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_011_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 0.216ns (2.472%)  route 8.521ns (97.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 12.252 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.521    11.518    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X63Y187        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_011_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.012    12.252    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X63Y187                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_011_reg[19]/C
                         clock pessimism              0.112    12.364    
                         clock uncertainty           -0.154    12.210    
    SLICE_X63Y187        FDRE (Setup_fdre_C_R)       -0.295    11.915    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_011_reg[19]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_012_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 0.216ns (2.472%)  route 8.521ns (97.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 12.252 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.521    11.518    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X63Y187        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_012_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.012    12.252    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X63Y187                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_012_reg[19]/C
                         clock pessimism              0.112    12.364    
                         clock uncertainty           -0.154    12.210    
    SLICE_X63Y187        FDRE (Setup_fdre_C_R)       -0.295    11.915    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_012_reg[19]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.216ns (2.474%)  route 8.513ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.513    11.510    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X75Y192        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.008    12.248    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X75Y192                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[21]/C
                         clock pessimism              0.112    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X75Y192        FDRE (Setup_fdre_C_R)       -0.295    11.911    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[21]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.216ns (2.474%)  route 8.513ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.513    11.510    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X75Y192        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.008    12.248    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X75Y192                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[21]/C
                         clock pessimism              0.112    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X75Y192        FDRE (Setup_fdre_C_R)       -0.295    11.911    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[21]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_007_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.216ns (2.474%)  route 8.513ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.513    11.510    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X75Y192        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_007_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.008    12.248    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X75Y192                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_007_reg[21]/C
                         clock pessimism              0.112    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X75Y192        FDRE (Setup_fdre_C_R)       -0.295    11.911    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_007_reg[21]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_008_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.216ns (2.474%)  route 8.513ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 12.248 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.513    11.510    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X75Y192        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_008_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.008    12.248    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X75Y192                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_008_reg[21]/C
                         clock pessimism              0.112    12.360    
                         clock uncertainty           -0.154    12.206    
    SLICE_X75Y192        FDRE (Setup_fdre_C_R)       -0.295    11.911    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_008_reg[21]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.216ns (2.475%)  route 8.511ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 12.254 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.511    11.508    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X51Y181        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.014    12.254    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X51Y181                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[7]/C
                         clock pessimism              0.112    12.366    
                         clock uncertainty           -0.154    12.212    
    SLICE_X51Y181        FDRE (Setup_fdre_C_R)       -0.295    11.917    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_005_reg[7]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.216ns (2.475%)  route 8.511ns (97.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 12.254 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.511    11.508    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X51Y181        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.014    12.254    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X51Y181                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[7]/C
                         clock pessimism              0.112    12.366    
                         clock uncertainty           -0.154    12.212    
    SLICE_X51Y181        FDRE (Setup_fdre_C_R)       -0.295    11.917    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_006_reg[7]
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_000_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 0.216ns (2.479%)  route 8.498ns (97.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 12.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.498    11.495    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X72Y184        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_000_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.003    12.243    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X72Y184                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_000_reg[14]/C
                         clock pessimism              0.112    12.355    
                         clock uncertainty           -0.154    12.201    
    SLICE_X72Y184        FDRE (Setup_fdre_C_R)       -0.295    11.906    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_000_reg[14]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_001_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 0.216ns (2.479%)  route 8.498ns (97.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 12.243 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.498    11.495    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iReset
    SLICE_X72Y184        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_001_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.003    12.243    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/iClock
    SLICE_X72Y184                                                     r  Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_001_reg[14]/C
                         clock pessimism              0.112    12.355    
                         clock uncertainty           -0.154    12.201    
    SLICE_X72Y184        FDRE (Setup_fdre_C_R)       -0.295    11.906    Tiger4SharedKES_0/inst/PageDecoderELPBuffer/genblk1[0].Inst_PageDecoderCSBuffer/r_v_001_reg[14]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_Dispatcher/rSpareAddress_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.691%)  route 0.097ns (49.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.658     1.409    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X17Y220                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/rSpareAddress_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y220        FDRE (Prop_fdre_C_Q)         0.100     1.509 r  Tiger4NSC_0/inst/Inst_Dispatcher/rSpareAddress_reg[24]/Q
                         net (fo=3, routed)           0.097     1.606    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/DIB0
    SLICE_X14Y220        RAMD32                                       r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.883     1.682    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/WCLK
    SLICE_X14Y220                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMB/CLK
                         clock pessimism             -0.241     1.441    
    SLICE_X14Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.573    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMB
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_Dispatcher/rUserData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.597%)  route 0.098ns (49.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.662     1.413    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X15Y217                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/rUserData_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y217        FDRE (Prop_fdre_C_Q)         0.100     1.513 r  Tiger4NSC_0/inst/Inst_Dispatcher/rUserData_reg[22]/Q
                         net (fo=3, routed)           0.098     1.611    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X16Y217        RAMD32                                       r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.886     1.685    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X16Y217                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.241     1.444    
    SLICE_X16Y217        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.576    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code_reg[116]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.826%)  route 0.114ns (47.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.700     1.451    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/iClock
    SLICE_X67Y250                                                     r  Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y250        FDCE (Prop_fdce_C_Q)         0.100     1.551 r  Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code_reg[116]/Q
                         net (fo=2, routed)           0.114     1.665    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/n_0_r_parity_code_reg[116]
    SLICE_X66Y249        LUT5 (Prop_lut5_I0_O)        0.028     1.693 r  Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code[124]_i_1/O
                         net (fo=1, routed)           0.000     1.693    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code[124]
    SLICE_X66Y249        FDCE                                         r  Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.846     1.645    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/iClock
    SLICE_X66Y249                                                     r  Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code_reg[124]/C
                         clock pessimism             -0.076     1.569    
    SLICE_X66Y249        FDCE (Hold_fdce_C_D)         0.087     1.656    Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/BCHPageEncoder/genblk1[0].BCHPEncoder/r_parity_code_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_Dispatcher/rSpareAddress_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.385%)  route 0.098ns (49.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.658     1.409    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X17Y220                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/rSpareAddress_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y220        FDRE (Prop_fdre_C_Q)         0.100     1.509 r  Tiger4NSC_0/inst/Inst_Dispatcher/rSpareAddress_reg[26]/Q
                         net (fo=3, routed)           0.098     1.607    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/DIC0
    SLICE_X14Y220        RAMD32                                       r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.883     1.682    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/WCLK
    SLICE_X14Y220                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMC/CLK
                         clock pessimism             -0.241     1.441    
    SLICE_X14Y220        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.570    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_174_179/RAMC
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Tiger4NSC_1/inst/Inst_Dispatcher/rUserData_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.927%)  route 0.100ns (50.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.689     1.440    Tiger4NSC_1/inst/Inst_Dispatcher/iClock
    SLICE_X1Y228                                                      r  Tiger4NSC_1/inst/Inst_Dispatcher/rUserData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y228         FDSE (Prop_fdse_C_Q)         0.100     1.540 r  Tiger4NSC_1/inst/Inst_Dispatcher/rUserData_reg[2]/Q
                         net (fo=3, routed)           0.100     1.640    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X4Y228         RAMD32                                       r  Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.913     1.712    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X4Y228                                                      r  Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.241     1.471    
    SLICE_X4Y228         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.602    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.625     1.376    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/I2
    SLICE_X33Y233                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y233        FDRE (Prop_fdre_C_Q)         0.100     1.476 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.089     1.565    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/DIB0
    SLICE_X32Y234        RAMD32                                       r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.850     1.649    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X32Y234                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.260     1.389    
    SLICE_X32Y234        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.521    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_Dispatcher/rUserData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.403%)  route 0.091ns (47.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.693     1.444    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X7Y213                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/rUserData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y213         FDRE (Prop_fdre_C_Q)         0.100     1.544 r  Tiger4NSC_0/inst/Inst_Dispatcher/rUserData_reg[10]/Q
                         net (fo=3, routed)           0.091     1.635    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X4Y213         RAMD32                                       r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.920     1.719    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X4Y213                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.262     1.457    
    SLICE_X4Y213         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.589    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_Dispatcher/rRowAddress_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.121%)  route 0.092ns (47.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.698     1.449    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X3Y207                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/rRowAddress_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_fdre_C_Q)         0.100     1.549 r  Tiger4NSC_0/inst/Inst_Dispatcher/rRowAddress_reg[2]/Q
                         net (fo=3, routed)           0.092     1.641    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71/DIA0
    SLICE_X2Y206         RAMD32                                       r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.927     1.726    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71/WCLK
    SLICE_X2Y206                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71/RAMA/CLK
                         clock pessimism             -0.262     1.464    
    SLICE_X2Y206         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.595    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.625     1.376    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/I2
    SLICE_X33Y233                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y233        FDRE (Prop_fdre_C_Q)         0.100     1.476 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.090     1.566    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/DIA0
    SLICE_X32Y234        RAMD32                                       r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.850     1.649    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X32Y234                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.260     1.389    
    SLICE_X32Y234        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.520    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_Dispatcher/rDataAddress_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_198_203/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.511%)  route 0.090ns (47.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.687     1.438    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X3Y223                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/rDataAddress_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y223         FDRE (Prop_fdre_C_Q)         0.100     1.538 r  Tiger4NSC_0/inst/Inst_Dispatcher/rDataAddress_reg[14]/Q
                         net (fo=3, routed)           0.090     1.628    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_198_203/DIA0
    SLICE_X2Y222         RAMD32                                       r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_198_203/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.914     1.713    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_198_203/WCLK
    SLICE_X2Y222                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_198_203/RAMA/CLK
                         clock pessimism             -0.262     1.451    
    SLICE_X2Y222         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.582    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_198_203/RAMA
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PS/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin                                                                                                                                                                                                                                                                                                                                                                       
Min Period        n/a     IDELAYE2/C          n/a            2.000     10.000  8.000   IDELAY_X0Y128    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/C                                                                                                                                                                                                                                                                                  
Min Period        n/a     IDELAYE2/C          n/a            2.000     10.000  8.000   IDELAY_X0Y122    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/C                                                                                                                                                                                                                                                                                  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB18_X2Y86     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB18_X2Y86     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y43     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y43     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB36_X2Y48     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK     
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB36_X2Y48     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB36_X0Y40     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB36_X0Y40     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKIN1                                                                                                                                                                                                                                                                                                                                   
Low Pulse Width   Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X12Y213    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMA/CLK                                                                                                                                                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X12Y213    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK                                                                                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X12Y213    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMB/CLK                                                                                                                                                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X12Y213    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK                                                                                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X12Y213    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMC/CLK                                                                                                                                                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X12Y213    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK                                                                                                                                                                                          
High Pulse Width  Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y203    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA/CLK                                                                                                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y203    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK                                                                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y203    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB/CLK                                                                                                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y203    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK                                                                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y203    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC/CLK                                                                                                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y203    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK                                                                                                                                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  MMCM0_GEN200M_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM0_GEN200M_Clock
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { CH0MMCMC1H200/inst/clk_out1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin                                                                                                           
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y2  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/REFCLK             
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y0  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/REFCLK             
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y191    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y190    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y189    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y188    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y186    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y185    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y184    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y183    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK  
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y2  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/REFCLK             
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y0  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/REFCLK             



---------------------------------------------------------------------------------------------------
From Clock:  CH0_DQSToNAND_ClockOut
  To Clock:  CH0_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        1.082ns  (logic 0.362ns (33.467%)  route 0.720ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.732ns = ( 10.232 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.152    10.232    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362    10.594 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.720    11.314    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.788    12.537    
                         clock uncertainty           -0.154    12.382    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.437    11.945    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.984ns  (logic 0.362ns (36.782%)  route 0.622ns (63.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.731ns = ( 10.231 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151    10.231    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q2)        0.362    10.593 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.622    11.215    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.765    12.514    
                         clock uncertainty           -0.154    12.359    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.437    11.922    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.884ns  (logic 0.362ns (40.934%)  route 0.522ns (59.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.745ns = ( 10.245 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165    10.245    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362    10.607 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.522    11.129    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.788    12.537    
                         clock uncertainty           -0.154    12.382    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.437    11.945    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.945    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.864ns  (logic 0.362ns (41.893%)  route 0.502ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.695ns = ( 10.195 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.115    10.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y146                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        IDDR (Prop_iddr_C_Q2)        0.362    10.557 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.502    11.059    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.560    
                         clock uncertainty           -0.154    12.405    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.437    11.968    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.736ns  (logic 0.362ns (49.198%)  route 0.374ns (50.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.658ns = ( 10.158 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.078    10.158    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q2)        0.362    10.520 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.374    10.894    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.560    
                         clock uncertainty           -0.154    12.405    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.435    11.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.728ns  (logic 0.362ns (49.727%)  route 0.366ns (50.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.645ns = ( 10.145 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.065    10.145    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y141                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y141        IDDR (Prop_iddr_C_Q2)        0.362    10.507 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.366    10.873    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.560    
                         clock uncertainty           -0.154    12.405    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.435    11.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.663ns  (logic 0.362ns (54.598%)  route 0.301ns (45.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 10.122 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.042    10.122    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y139        IDDR (Prop_iddr_C_Q2)        0.362    10.484 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.301    10.785    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.765    12.514    
                         clock uncertainty           -0.154    12.359    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.435    11.924    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.864ns  (logic 0.362ns (41.912%)  route 0.502ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 11.737 - 5.000 ) 
    Source Clock Delay      (SCD):    7.732ns = ( 10.232 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.152    10.232    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362    10.594 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.502    11.096    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X1Y145         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.842    11.737    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y145                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C
                         clock pessimism              0.788    12.525    
                         clock uncertainty           -0.154    12.371    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.053    12.318    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.656ns  (logic 0.362ns (55.209%)  route 0.294ns (44.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.749ns = ( 11.749 - 5.000 ) 
    Source Clock Delay      (SCD):    7.567ns = ( 10.067 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.987    10.067    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y140                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        IDDR (Prop_iddr_C_Q2)        0.362    10.429 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.294    10.722    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.854    11.749    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.560    
                         clock uncertainty           -0.154    12.405    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.435    11.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.970    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.775ns  (logic 0.362ns (46.723%)  route 0.413ns (53.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 11.737 - 5.000 ) 
    Source Clock Delay      (SCD):    7.731ns = ( 10.231 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151    10.231    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q2)        0.362    10.593 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.413    11.006    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    SLICE_X1Y145         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.842    11.737    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y145                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
                         clock pessimism              0.765    12.502    
                         clock uncertainty           -0.154    12.348    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.065    12.283    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                  1.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.091ns (10.748%)  route 0.756ns (89.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.568     4.464    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y145                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.091     4.555 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/Q
                         net (fo=3, routed)           0.756     5.310    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[11]
    SLICE_X3Y143         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.710     5.415    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
                         clock pessimism             -0.854     4.560    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.002     4.562    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           5.310    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.195ns (22.949%)  route 0.655ns (77.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.398ns
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.566     4.461    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.195     4.656 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.655     5.311    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X1Y142         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.694     5.398    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.882     4.516    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.013     4.529    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.107ns (12.004%)  route 0.784ns (87.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     4.435    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.107     4.542 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/Q
                         net (fo=3, routed)           0.784     5.327    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[14]
    SLICE_X2Y142         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.718     5.422    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/C
                         clock pessimism             -0.882     4.540    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)        -0.006     4.534    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.534    
                         arrival time                           5.327    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.195ns (24.724%)  route 0.594ns (75.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.387ns
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.518     4.413    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y140                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        IDDR (Prop_iddr_C_Q1)        0.195     4.608 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.594     5.202    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[6]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.683     5.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.882     4.505    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D1[2])
                                                     -0.104     4.401    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.401    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.195ns (26.489%)  route 0.541ns (73.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.387ns
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.592     4.487    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q1)        0.195     4.682 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.541     5.223    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[3]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.683     5.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.854     4.533    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D0[3])
                                                     -0.111     4.422    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.422    
                         arrival time                           5.223    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.118ns (12.565%)  route 0.821ns (87.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.509     4.404    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y138                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y138         FDRE (Prop_fdre_C_Q)         0.118     4.522 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[3]/Q
                         net (fo=3, routed)           0.821     5.343    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[3]
    SLICE_X4Y139         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.656     5.361    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]/C
                         clock pessimism             -0.854     4.506    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.032     4.538    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.538    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.091ns (9.096%)  route 0.909ns (90.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.470ns
    Source Clock Delay      (SCD):    4.436ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.541     4.436    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y148                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.091     4.527 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/Q
                         net (fo=3, routed)           0.909     5.437    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[8]
    SLICE_X1Y151         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.765     5.470    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y151                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/C
                         clock pessimism             -0.854     4.615    
    SLICE_X1Y151         FDRE (Hold_fdre_C_D)         0.004     4.619    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           5.437    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.118ns (13.286%)  route 0.770ns (86.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.280ns
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.501     4.396    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.118     4.514 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/Q
                         net (fo=3, routed)           0.770     5.284    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[7]
    SLICE_X0Y138         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.575     5.280    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y138                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]/C
                         clock pessimism             -0.854     4.425    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.040     4.465    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.465    
                         arrival time                           5.284    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.118ns (12.395%)  route 0.834ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.489ns
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.645     4.540    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y157                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.118     4.658 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/Q
                         net (fo=2, routed)           0.834     5.492    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oPI_ValidFlag[1]
    SLICE_X4Y156         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.785     5.489    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y156                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
                         clock pessimism             -0.854     4.635    
    SLICE_X4Y156         FDRE (Hold_fdre_C_D)         0.037     4.672    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg
  -------------------------------------------------------------------
                         required time                         -4.672    
                         arrival time                           5.492    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.100ns (11.294%)  route 0.785ns (88.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.361ns
    Source Clock Delay      (SCD):    4.462ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.567     4.462    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.100     4.562 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/Q
                         net (fo=3, routed)           0.785     5.347    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[4]
    SLICE_X1Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.656     5.361    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/C
                         clock pessimism             -0.882     4.478    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.038     4.516    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.516    
                         arrival time                           5.347    
  -------------------------------------------------------------------
                         slack                                  0.831    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH0_DQSToNAND_ClockOut
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { IO_NAND_CH0_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     5.000   3.124  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y148  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y147  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y146  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y145  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y142  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y141  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y140  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y139  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.750     5.000   4.250  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y148   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X0Y140   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X0Y140   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y148   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X4Y156   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C         
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X4Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[3]/C         
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C         
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X4Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]/C         
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y142   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X4Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[6]/C         



---------------------------------------------------------------------------------------------------
From Clock:  CH1_DQSToNAND_ClockOut
  To Clock:  CH1_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.945ns  (logic 0.362ns (38.289%)  route 0.583ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.935ns = ( 10.435 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.201    10.435    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q2)        0.362    10.797 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.583    11.380    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.435    11.957    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        1.004ns  (logic 0.362ns (36.041%)  route 0.642ns (63.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.862ns = ( 10.362 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.128    10.362    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q2)        0.362    10.724 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.642    11.367    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.437    11.955    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.845ns  (logic 0.362ns (42.854%)  route 0.483ns (57.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.925ns = ( 10.425 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.191    10.425    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q2)        0.362    10.787 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.483    11.269    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.435    11.957    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.990ns  (logic 0.362ns (36.567%)  route 0.628ns (63.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.713ns = ( 10.213 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.979    10.213    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q2)        0.362    10.575 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.628    11.203    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.437    11.955    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.729ns  (logic 0.362ns (49.643%)  route 0.367ns (50.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.920ns = ( 10.420 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.186    10.420    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q2)        0.362    10.782 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.367    11.149    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.435    11.957    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.738ns  (logic 0.362ns (49.045%)  route 0.376ns (50.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.889ns = ( 10.389 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.155    10.389    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y105                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y105        IDDR (Prop_iddr_C_Q2)        0.362    10.751 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.376    11.127    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.437    11.955    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.797ns  (logic 0.362ns (45.407%)  route 0.435ns (54.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.787ns = ( 10.287 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.053    10.287    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q2)        0.362    10.649 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.435    11.084    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.437    11.955    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.730ns  (logic 0.362ns (49.594%)  route 0.368ns (50.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.772ns = ( 11.772 - 5.000 ) 
    Source Clock Delay      (SCD):    7.847ns = ( 10.347 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.113    10.347    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q2)        0.362    10.709 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.368    11.077    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.732    11.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.392    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.435    11.957    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.952ns  (logic 0.362ns (38.045%)  route 0.590ns (61.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.866ns = ( 11.866 - 5.000 ) 
    Source Clock Delay      (SCD):    7.862ns = ( 10.362 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.128    10.362    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q2)        0.362    10.724 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.590    11.314    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    SLICE_X2Y105         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.826    11.866    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y105                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C
                         clock pessimism              0.774    12.640    
                         clock uncertainty           -0.154    12.486    
    SLICE_X2Y105         FDRE (Setup_fdre_C_D)       -0.042    12.444    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.849ns  (logic 0.362ns (42.617%)  route 0.487ns (57.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns = ( 11.869 - 5.000 ) 
    Source Clock Delay      (SCD):    7.920ns = ( 10.420 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.186    10.420    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q2)        0.362    10.782 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.487    11.270    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    SLICE_X1Y104         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.829    11.869    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
                         clock pessimism              0.774    12.643    
                         clock uncertainty           -0.154    12.489    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)       -0.063    12.426    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  1.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.118ns (13.389%)  route 0.763ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.378     4.403    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.118     4.521 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.763     5.285    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X0Y111         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     5.388    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
                         clock pessimism             -0.869     4.520    
    SLICE_X0Y111         FDRE (Hold_fdre_C_R)         0.006     4.526    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.526    
                         arrival time                           5.285    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.118ns (13.389%)  route 0.763ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.378     4.403    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.118     4.521 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.763     5.285    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X0Y111         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     5.388    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/C
                         clock pessimism             -0.869     4.520    
    SLICE_X0Y111         FDRE (Hold_fdre_C_R)         0.006     4.526    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.526    
                         arrival time                           5.285    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.118ns (13.389%)  route 0.763ns (86.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.388ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.378     4.403    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.118     4.521 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.763     5.285    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X0Y111         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.540     5.388    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
                         clock pessimism             -0.869     4.520    
    SLICE_X0Y111         FDRE (Hold_fdre_C_R)         0.006     4.526    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.526    
                         arrival time                           5.285    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.195ns (24.201%)  route 0.611ns (75.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.541ns
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.611     4.636    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q1)        0.195     4.831 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.611     5.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X1Y104         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.692     5.541    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.869     4.672    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.011     4.683    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.683    
                         arrival time                           5.442    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.195ns (30.024%)  route 0.454ns (69.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.434ns
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.576     4.601    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q1)        0.195     4.796 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.454     5.251    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[5]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.585     5.434    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.869     4.566    
    IN_FIFO_X0Y8         IN_FIFO (Hold_in_fifo_WRCLK_D1[1])
                                                     -0.104     4.462    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.462    
                         arrival time                           5.251    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.118ns (12.866%)  route 0.799ns (87.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.642ns
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.880ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.661     4.686    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.118     4.804 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/Q
                         net (fo=2, routed)           0.799     5.603    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oPI_ValidFlag[1]
    SLICE_X4Y154         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.793     5.642    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
                         clock pessimism             -0.880     4.762    
    SLICE_X4Y154         FDRE (Hold_fdre_C_D)         0.037     4.799    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg
  -------------------------------------------------------------------
                         required time                         -4.799    
                         arrival time                           5.603    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.195ns (22.478%)  route 0.673ns (77.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.558ns
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.618     4.643    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q1)        0.195     4.838 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.673     5.510    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[6]
    SLICE_X0Y102         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.709     5.558    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]/C
                         clock pessimism             -0.869     4.689    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.010     4.699    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.699    
                         arrival time                           5.510    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.195ns (20.605%)  route 0.751ns (79.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.558ns
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.542     4.567    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q1)        0.195     4.762 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.751     5.513    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    SLICE_X1Y102         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.709     5.558    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C
                         clock pessimism             -0.869     4.689    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.013     4.702    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.702    
                         arrival time                           5.513    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.100ns (11.112%)  route 0.800ns (88.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.542ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.581     4.606    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.100     4.706 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/Q
                         net (fo=3, routed)           0.800     5.506    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[13]
    SLICE_X2Y102         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.693     5.542    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C
                         clock pessimism             -0.882     4.660    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.032     4.692    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.692    
                         arrival time                           5.506    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.195ns (21.468%)  route 0.713ns (78.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.591ns
    Source Clock Delay      (SCD):    4.647ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.622     4.647    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q1)        0.195     4.842 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.713     5.555    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[7]
    SLICE_X4Y102         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.742     5.591    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[7]/C
                         clock pessimism             -0.869     4.722    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.010     4.732    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.732    
                         arrival time                           5.555    
  -------------------------------------------------------------------
                         slack                                  0.823    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH1_DQSToNAND_ClockOut
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { IO_NAND_CH1_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     5.000   3.124  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y110  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y109  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y106  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y105  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y104  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y103  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y102  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y101  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.700     5.000   4.300  SLICE_X0Y122   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X3Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y154   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_ValidFlag_reg/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X3Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y154   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C        
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[1]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y111   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y154   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_ValidFlag_reg/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[1]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y111   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/C         



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OpenSSD2_clk_wiz_0_0
  To Clock:  clk_out1_OpenSSD2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OpenSSD2_clk_wiz_0_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                       
Min Period  n/a     BUFG/I              n/a            1.349     5.000   3.650    BUFGCTRL_X0Y19   CH0MMCMC1H200/inst/clkout1_buf/I          
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            0.937     5.000   4.063    MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OpenSSD2_clk_wiz_0_0
  To Clock:  clkfbout_OpenSSD2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OpenSSD2_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            1.349     10.000  8.651    BUFGCTRL_X0Y21   CH0MMCMC1H200/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937     10.000  9.063    MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937     10.000  9.063    MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.974ns (24.307%)  route 3.033ns (75.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 7.329 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[21])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[21]
                         net (fo=1, routed)           3.033     7.017    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[21]
    SLICE_X104Y226       FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.089     7.329    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X104Y226                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[21]/C
                         clock pessimism              0.186     7.515    
                         clock uncertainty           -0.083     7.432    
    SLICE_X104Y226       FDRE (Setup_fdre_C_D)       -0.019     7.413    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.974ns (24.467%)  route 3.007ns (75.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 7.331 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[30])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[30]
                         net (fo=1, routed)           3.007     6.991    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[30]
    SLICE_X99Y229        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.091     7.331    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X99Y229                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[30]/C
                         clock pessimism              0.186     7.517    
                         clock uncertainty           -0.083     7.434    
    SLICE_X99Y229        FDRE (Setup_fdre_C_D)       -0.008     7.426    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.974ns (24.952%)  route 2.929ns (75.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 7.335 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[12])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[12]
                         net (fo=1, routed)           2.929     6.913    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[12]
    SLICE_X107Y229       FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.095     7.335    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X107Y229                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[12]/C
                         clock pessimism              0.186     7.521    
                         clock uncertainty           -0.083     7.438    
    SLICE_X107Y229       FDRE (Setup_fdre_C_D)       -0.022     7.416    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.974ns (24.880%)  route 2.941ns (75.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 7.331 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[31])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[31]
                         net (fo=1, routed)           2.941     6.925    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[31]
    SLICE_X99Y229        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.091     7.331    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X99Y229                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[31]/C
                         clock pessimism              0.186     7.517    
                         clock uncertainty           -0.083     7.434    
    SLICE_X99Y229        FDRE (Setup_fdre_C_D)       -0.002     7.432    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_s_axi_araddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.254ns (6.714%)  route 3.529ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns = ( 7.371 - 5.000 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.452     2.792    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X54Y288                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_s_axi_araddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y288        FDRE (Prop_fdre_C_Q)         0.254     3.046 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_s_axi_araddr_reg[7]/Q
                         net (fo=36, routed)          3.529     6.575    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/I2[3]
    RAMB36_X5Y43         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.131     7.371    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/s0_axi_aclk
    RAMB36_X5Y43                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                         clock pessimism              0.186     7.557    
                         clock uncertainty           -0.083     7.474    
    RAMB36_X5Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.375     7.099    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.974ns (25.031%)  route 2.917ns (74.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 7.331 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[5])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[5]
                         net (fo=1, routed)           2.917     6.901    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[5]
    SLICE_X106Y226       FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.091     7.331    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X106Y226                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]/C
                         clock pessimism              0.186     7.517    
                         clock uncertainty           -0.083     7.434    
    SLICE_X106Y226       FDRE (Setup_fdre_C_D)       -0.001     7.433    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.974ns (25.335%)  route 2.871ns (74.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 7.335 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[26])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[26]
                         net (fo=1, routed)           2.871     6.855    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[26]
    SLICE_X107Y229       FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.095     7.335    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X107Y229                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]/C
                         clock pessimism              0.186     7.521    
                         clock uncertainty           -0.083     7.438    
    SLICE_X107Y229       FDRE (Setup_fdre_C_D)       -0.031     7.407    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          7.407    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.974ns (25.216%)  route 2.889ns (74.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 7.331 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[9])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[9]
                         net (fo=1, routed)           2.889     6.873    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[9]
    SLICE_X99Y229        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.091     7.331    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X99Y229                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[9]/C
                         clock pessimism              0.186     7.517    
                         clock uncertainty           -0.083     7.434    
    SLICE_X99Y229        FDRE (Setup_fdre_C_D)       -0.005     7.429    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                          7.429    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.974ns (25.320%)  route 2.873ns (74.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 7.335 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[4])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[4]
                         net (fo=1, routed)           2.873     6.857    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[4]
    SLICE_X107Y229       FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.095     7.335    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X107Y229                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[4]/C
                         clock pessimism              0.186     7.521    
                         clock uncertainty           -0.083     7.438    
    SLICE_X107Y229       FDRE (Setup_fdre_C_D)       -0.019     7.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.974ns (25.236%)  route 2.886ns (74.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 7.331 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[17])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[17]
                         net (fo=1, routed)           2.886     6.870    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[17]
    SLICE_X99Y229        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.091     7.331    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X99Y229                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[17]/C
                         clock pessimism              0.186     7.517    
                         clock uncertainty           -0.083     7.434    
    SLICE_X99Y229        FDRE (Setup_fdre_C_D)       -0.002     7.432    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.323%)  route 0.142ns (58.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.811     1.562    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y306                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y306        FDRE (Prop_fdre_C_Q)         0.100     1.662 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.142     1.804    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y306        SRLC32E                                      r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.076     1.875    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y306                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     1.594    
    SLICE_X26Y306        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.748    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.772%)  route 0.101ns (50.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.703     1.454    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y283                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y283        FDRE (Prop_fdre_C_Q)         0.100     1.554 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.655    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X46Y282        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.947     1.746    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y282                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.261     1.485    
    SLICE_X46Y282        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.583    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.772%)  route 0.101ns (50.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.703     1.454    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y283                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y283        FDRE (Prop_fdre_C_Q)         0.100     1.554 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.101     1.655    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X46Y282        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.947     1.746    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y282                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.261     1.485    
    SLICE_X46Y282        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.577    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.929%)  route 0.109ns (52.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.704     1.455    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X44Y284                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y284        FDRE (Prop_fdre_C_Q)         0.100     1.555 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.109     1.664    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X42Y284        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.949     1.748    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X42Y284                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.261     1.487    
    SLICE_X42Y284        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.585    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.838%)  route 0.105ns (51.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.704     1.455    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X44Y284                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y284        FDRE (Prop_fdre_C_Q)         0.100     1.555 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.105     1.660    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X42Y284        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.949     1.748    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X42Y284                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.261     1.487    
    SLICE_X42Y284        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.579    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.772%)  route 0.101ns (50.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.703     1.454    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y283                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y283        FDRE (Prop_fdre_C_Q)         0.100     1.554 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.101     1.655    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X46Y282        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.947     1.746    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y282                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.261     1.485    
    SLICE_X46Y282        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.571    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.702     1.453    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X47Y282                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y282        FDRE (Prop_fdre_C_Q)         0.100     1.553 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.090     1.643    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X46Y282        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.947     1.746    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y282                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.282     1.464    
    SLICE_X46Y282        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.559    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.708%)  route 0.097ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.708     1.459    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X43Y290                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y290        FDRE (Prop_fdre_C_Q)         0.100     1.559 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.097     1.656    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X42Y292        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.954     1.753    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y292                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.280     1.473    
    SLICE_X42Y292        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.571    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.850%)  route 0.316ns (71.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.710     1.461    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X40Y299                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y299        FDSE (Prop_fdse_C_Q)         0.100     1.561 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep/Q
                         net (fo=9, routed)           0.316     1.877    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/n_0_cnt_read_reg[0]_rep__2_rep
    SLICE_X41Y301        LUT6 (Prop_lut6_I0_O)        0.028     1.905 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_rep__0_i_1__0/O
                         net (fo=1, routed)           0.000     1.905    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/n_0_cnt_read[3]_rep__0_i_1__0
    SLICE_X41Y301        FDSE                                         r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.056     1.855    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X41Y301                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
                         clock pessimism             -0.096     1.759    
    SLICE_X41Y301        FDSE (Hold_fdse_C_D)         0.060     1.819    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.128ns (28.850%)  route 0.316ns (71.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.710     1.461    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X40Y299                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y299        FDSE (Prop_fdse_C_Q)         0.100     1.561 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep/Q
                         net (fo=9, routed)           0.316     1.877    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/n_0_cnt_read_reg[0]_rep__2_rep
    SLICE_X40Y301        LUT6 (Prop_lut6_I0_O)        0.028     1.905 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     1.905    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/n_0_cnt_read[3]_rep__3_i_1
    SLICE_X40Y301        FDSE                                         r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.056     1.855    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X40Y301                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/C
                         clock pessimism             -0.096     1.759    
    SLICE_X40Y301        FDSE (Hold_fdse_C_D)         0.060     1.819    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { PS/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663     5.000   3.337  RAMB36_X5Y42    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663     5.000   3.337  RAMB18_X4Y81    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     5.000   3.337  RAMB36_X5Y43    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     5.000   3.337  RAMB36_X5Y44    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                       
Min Period        n/a     BUFG/I              n/a            1.349     5.000   3.650  BUFGCTRL_X0Y18  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I                                                                                                                                          
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X48Y293   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C                                                  
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X49Y294   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C                                                            
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X49Y294   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C                                                                
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X50Y292   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]/C                                            
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X50Y289   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C                                     
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X46Y300   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X36Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X46Y302   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X38Y300   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X46Y300   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X38Y300   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X38Y300   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X36Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X38Y300   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK                                                      
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X36Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y296   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK                                                       
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y298   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK                                                      
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y298   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X46Y296   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X48Y297   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y298   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK                                                      
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y298   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X48Y297   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y296   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK                                                       
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X50Y298   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.259ns (7.298%)  route 3.290ns (92.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 6.418 - 4.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.281     2.621    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/m0_axi_aclk
    SLICE_X93Y249                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDCE (Prop_fdce_C_Q)         0.216     2.837 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/Q
                         net (fo=65, routed)          3.290     6.127    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/I1[0]
    SLICE_X52Y267        LUT3 (Prop_lut3_I1_O)        0.043     6.170 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[51]_i_1/O
                         net (fo=1, routed)           0.000     6.170    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[51]
    SLICE_X52Y267        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.178     6.418    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X52Y267                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[51]/C
                         clock pessimism              0.186     6.604    
                         clock uncertainty           -0.070     6.534    
    SLICE_X52Y267        FDRE (Setup_fdre_C_D)        0.064     6.598    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[51]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.259ns (7.411%)  route 3.236ns (92.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.281     2.621    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/m0_axi_aclk
    SLICE_X93Y249                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDCE (Prop_fdce_C_Q)         0.216     2.837 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/Q
                         net (fo=65, routed)          3.236     6.073    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/I1[0]
    SLICE_X51Y267        LUT3 (Prop_lut3_I1_O)        0.043     6.116 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[33]_i_1/O
                         net (fo=1, routed)           0.000     6.116    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[33]
    SLICE_X51Y267        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.179     6.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X51Y267                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[33]/C
                         clock pessimism              0.186     6.605    
                         clock uncertainty           -0.070     6.535    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)        0.031     6.566    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[33]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.259ns (7.409%)  route 3.237ns (92.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.281     2.621    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/m0_axi_aclk
    SLICE_X93Y249                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDCE (Prop_fdce_C_Q)         0.216     2.837 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/r_front_addr_reg[0]/Q
                         net (fo=65, routed)          3.237     6.074    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/I1[0]
    SLICE_X51Y267        LUT3 (Prop_lut3_I1_O)        0.043     6.117 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[15]_i_1/O
                         net (fo=1, routed)           0.000     6.117    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[15]
    SLICE_X51Y267        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.179     6.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X51Y267                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[15]/C
                         clock pessimism              0.186     6.605    
                         clock uncertainty           -0.070     6.535    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)        0.032     6.567    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.567    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.607ns (46.806%)  route 1.826ns (53.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 6.426 - 4.000 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.318     2.658    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/m0_axi_aclk
    RAMB36_X4Y49                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y49         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[0])
                                                      1.564     4.222 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DOBDO[0]
                         net (fo=1, routed)           1.826     6.048    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/p_1_in[32]
    SLICE_X34Y261        LUT3 (Prop_lut3_I0_O)        0.043     6.091 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[32]_i_1/O
                         net (fo=1, routed)           0.000     6.091    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[32]
    SLICE_X34Y261        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.186     6.426    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X34Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[32]/C
                         clock pessimism              0.186     6.612    
                         clock uncertainty           -0.070     6.542    
    SLICE_X34Y261        FDRE (Setup_fdre_C_D)        0.064     6.606    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[32]
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 1.607ns (47.417%)  route 1.782ns (52.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.317     2.657    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X4Y48                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y48         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.564     4.221 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DOADO[0]
                         net (fo=1, routed)           1.782     6.003    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/p_2_in[0]
    SLICE_X39Y266        LUT3 (Prop_lut3_I2_O)        0.043     6.046 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.046    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[0]
    SLICE_X39Y266        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.182     6.422    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X39Y266                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[0]/C
                         clock pessimism              0.186     6.608    
                         clock uncertainty           -0.070     6.538    
    SLICE_X39Y266        FDRE (Setup_fdre_C_D)        0.032     6.570    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.570    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.607ns (47.385%)  route 1.784ns (52.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 6.426 - 4.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.317     2.657    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X4Y48                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y48         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[4])
                                                      1.564     4.221 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DOBDO[4]
                         net (fo=1, routed)           1.784     6.005    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/p_2_in[36]
    SLICE_X35Y261        LUT3 (Prop_lut3_I2_O)        0.043     6.048 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[36]_i_1/O
                         net (fo=1, routed)           0.000     6.048    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[36]
    SLICE_X35Y261        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.186     6.426    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X35Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[36]/C
                         clock pessimism              0.186     6.612    
                         clock uncertainty           -0.070     6.542    
    SLICE_X35Y261        FDRE (Setup_fdre_C_D)        0.031     6.573    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[36]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.607ns (47.359%)  route 1.786ns (52.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 6.426 - 4.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.317     2.657    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X4Y48                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y48         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[13])
                                                      1.564     4.221 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DOBDO[13]
                         net (fo=1, routed)           1.786     6.007    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/p_2_in[45]
    SLICE_X35Y261        LUT3 (Prop_lut3_I2_O)        0.043     6.050 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[45]_i_1/O
                         net (fo=1, routed)           0.000     6.050    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[45]
    SLICE_X35Y261        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.186     6.426    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X35Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[45]/C
                         clock pessimism              0.186     6.612    
                         clock uncertainty           -0.070     6.542    
    SLICE_X35Y261        FDRE (Setup_fdre_C_D)        0.033     6.575    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[45]
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.607ns (47.466%)  route 1.779ns (52.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.317     2.657    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X4Y48                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y48         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.564     4.221 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DOADO[4]
                         net (fo=1, routed)           1.779     5.999    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/p_2_in[4]
    SLICE_X51Y267        LUT3 (Prop_lut3_I2_O)        0.043     6.042 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.042    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[4]
    SLICE_X51Y267        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.179     6.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X51Y267                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[4]/C
                         clock pessimism              0.186     6.605    
                         clock uncertainty           -0.070     6.535    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)        0.033     6.568    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.568    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 1.607ns (46.909%)  route 1.819ns (53.091%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 6.427 - 4.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.317     2.657    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X4Y48                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y48         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      1.564     4.221 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DOADO[8]
                         net (fo=1, routed)           1.819     6.039    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/p_2_in[8]
    SLICE_X34Y260        LUT3 (Prop_lut3_I2_O)        0.043     6.082 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[8]_i_1/O
                         net (fo=1, routed)           0.000     6.082    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[8]
    SLICE_X34Y260        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.187     6.427    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X34Y260                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[8]/C
                         clock pessimism              0.186     6.613    
                         clock uncertainty           -0.070     6.543    
    SLICE_X34Y260        FDRE (Setup_fdre_C_D)        0.066     6.609    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.609    
                         arrival time                          -6.082    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.607ns (47.034%)  route 1.810ns (52.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 6.426 - 4.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.317     2.657    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X4Y48                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y48         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[2])
                                                      1.564     4.221 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DOBDO[2]
                         net (fo=1, routed)           1.810     6.030    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/p_2_in[34]
    SLICE_X34Y261        LUT3 (Prop_lut3_I2_O)        0.043     6.073 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/r_pcie_rx_fifo_rd_data[34]_i_1/O
                         net (fo=1, routed)           0.000     6.073    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/I58[34]
    SLICE_X34Y261        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.186     6.426    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X34Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[34]/C
                         clock pessimism              0.186     6.612    
                         clock uncertainty           -0.070     6.542    
    SLICE_X34Y261        FDRE (Setup_fdre_C_D)        0.065     6.607    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_pcie_rx_fifo_rd_data_reg[34]
  -------------------------------------------------------------------
                         required time                          6.607    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  0.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.660     1.411    axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X31Y240                                                     r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y240        FDRE (Prop_fdre_C_Q)         0.100     1.511 r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[13]/Q
                         net (fo=1, routed)           0.089     1.600    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/DIA0
    SLICE_X30Y241        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.887     1.686    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X30Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.261     1.425    
    SLICE_X30Y241        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.556    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMS32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.930%)  route 0.162ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y241                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y241        FDCE (Prop_fdce_C_Q)         0.091     1.503 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=90, routed)          0.162     1.665    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/ADDRD3
    SLICE_X26Y242        RAMS32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.888     1.687    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X26Y242                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
                         clock pessimism             -0.261     1.426    
    SLICE_X26Y242        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.189     1.615    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.698%)  route 0.180ns (64.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.625     1.376    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X55Y246                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y246        FDCE (Prop_fdce_C_Q)         0.100     1.476 r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.180     1.656    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[5]
    RAMB18_X3Y98         RAMB18E1                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.879     1.678    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X3Y98                                                      r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.260     1.418    
    RAMB18_X3Y98         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.601    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform:           { 0 2 }
Period:             4.000
Sources:            { PS/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107  RAMB36_X2Y51   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107  RAMB36_X2Y51   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107  RAMB18_X3Y98   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     4.000   2.107  RAMB18_X3Y98   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107  RAMB36_X3Y51   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107  RAMB36_X3Y51   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     4.000   2.337  RAMB36_X4Y48   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                                                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     4.000   2.337  RAMB36_X4Y49   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                                                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663     4.000   2.337  RAMB36_X5Y39   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK                                                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663     4.000   2.337  RAMB36_X5Y40   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK                                                                                                                                                                         
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                   
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK                                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK                                                                                                                                                   
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK                                                                                                                                                      
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK                                                                                                                                                   
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK                                                                                                                                                      
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y240  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK                                                                                                                                                   
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y242  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                                                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y242  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X66Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X66Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                                         
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                                            
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y278  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CH0_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 0.266ns (3.410%)  route 7.534ns (96.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 13.585 - 10.000 ) 
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.245     2.585    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X7Y172                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDCE (Prop_fdce_C_Q)         0.216     2.801 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/Q
                         net (fo=23, routed)          4.372     7.173    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/I5[1]
    SLICE_X4Y166         LUT3 (Prop_lut3_I1_O)        0.050     7.223 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           3.162    10.385    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X4Y157         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.967    13.585    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y157                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000    13.585    
                         clock uncertainty           -0.754    12.831    
    SLICE_X4Y157         FDRE (Setup_fdre_C_D)       -0.055    12.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.304ns (6.121%)  route 4.662ns (93.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.189     2.529    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/iSystemClock
    SLICE_X8Y175                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDCE (Prop_fdce_C_Q)         0.254     2.783 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/Q
                         net (fo=4, routed)           4.662     7.445    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/wPBR_DQSOutEnable
    SLICE_X2Y140         LUT2 (Prop_lut2_I1_O)        0.050     7.495 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     7.495    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X2Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.724    13.343    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000    13.343    
                         clock uncertainty           -0.754    12.589    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.076    12.665    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.130ns (4.650%)  route 2.666ns (95.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.612     1.363    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/iSystemClock
    SLICE_X5Y166                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDCE (Prop_fdce_C_Q)         0.100     1.463 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/Q
                         net (fo=2, routed)           0.696     2.159    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/wDI_PI_BUFF_WE
    SLICE_X4Y166         LUT3 (Prop_lut3_I0_O)        0.030     2.189 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           1.970     4.159    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X4Y157         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.788     3.220    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y157                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000     3.220    
                         clock uncertainty            0.754     3.974    
    SLICE_X4Y157         FDRE (Hold_fdre_C_D)         0.023     3.997    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                           4.159    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.147ns (5.304%)  route 2.624ns (94.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.575     1.326    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/iSystemClock
    SLICE_X8Y175                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y175         FDCE (Prop_fdce_C_Q)         0.118     1.444 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/Q
                         net (fo=4, routed)           2.624     4.068    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/wPBR_DQSOutEnable
    SLICE_X2Y140         LUT2 (Prop_lut2_I1_O)        0.029     4.097 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X2Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.593     3.025    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000     3.025    
                         clock uncertainty            0.754     3.779    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.093     3.872    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         -3.872    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CH1_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        3.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 0.303ns (4.334%)  route 6.688ns (95.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 13.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.257     2.597    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X2Y186                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y186         FDCE (Prop_fdce_C_Q)         0.254     2.851 f  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/Q
                         net (fo=10, routed)          4.607     7.458    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/I5[2]
    SLICE_X1Y155         LUT3 (Prop_lut3_I2_O)        0.049     7.507 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           2.081     9.588    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X1Y154         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.019    13.656    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000    13.656    
                         clock uncertainty           -0.754    12.902    
    SLICE_X1Y154         FDRE (Setup_fdre_C_D)       -0.108    12.794    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.304ns (5.951%)  route 4.804ns (94.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 13.196 - 10.000 ) 
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.257     2.597    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/iSystemClock
    SLICE_X0Y186                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDCE (Prop_fdce_C_Q)         0.254     2.851 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/Q
                         net (fo=4, routed)           4.804     7.655    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/wPBR_DQSOutEnable
    SLICE_X0Y122         LUT2 (Prop_lut2_I1_O)        0.050     7.705 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     7.705    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X0Y122         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.558    13.196    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000    13.196    
                         clock uncertainty           -0.754    12.442    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.076    12.518    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  4.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.131ns (4.258%)  route 2.946ns (95.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.616     1.367    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/iSystemClock
    SLICE_X1Y162                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y162         FDCE (Prop_fdce_C_Q)         0.100     1.467 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/Q
                         net (fo=2, routed)           1.666     3.133    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/wDI_PI_BUFF_WE
    SLICE_X1Y155         LUT3 (Prop_lut3_I0_O)        0.031     3.164 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           1.279     4.444    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X1Y154         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.831     3.282    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000     3.282    
                         clock uncertainty            0.754     4.036    
    SLICE_X1Y154         FDRE (Hold_fdre_C_D)        -0.001     4.035    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         -4.035    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.147ns (5.222%)  route 2.668ns (94.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.615     1.366    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/iSystemClock
    SLICE_X0Y186                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y186         FDCE (Prop_fdce_C_Q)         0.118     1.484 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/Q
                         net (fo=4, routed)           2.668     4.152    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/wPBR_DQSOutEnable
    SLICE_X0Y122         LUT2 (Prop_lut2_I1_O)        0.029     4.181 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     4.181    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X0Y122         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.466     2.917    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y122                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000     2.917    
                         clock uncertainty            0.754     3.672    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.093     3.765    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         -3.765    
                         arrival time                           4.181    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.340ns (12.847%)  route 2.307ns (87.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.195     5.005    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y117                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y117       FDRE (Prop_fdre_C_Q)         0.254     5.259 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.334     6.593    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[6]
    SLICE_X160Y153       LUT6 (Prop_lut6_I0_O)        0.043     6.636 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.447     7.083    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y145       LUT3 (Prop_lut3_I0_O)        0.043     7.126 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.525     7.652    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.082    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.798    
                         clock uncertainty           -0.191    12.607    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.007    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.340ns (13.104%)  route 2.255ns (86.896%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.195     5.005    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y117                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y117       FDRE (Prop_fdre_C_Q)         0.254     5.259 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.334     6.593    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[6]
    SLICE_X160Y153       LUT6 (Prop_lut6_I0_O)        0.043     6.636 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.447     7.083    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y145       LUT3 (Prop_lut3_I0_O)        0.043     7.126 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.473     7.600    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y147       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X160Y147       FDRE (Setup_fdre_C_D)        0.007    12.623    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.297ns (13.387%)  route 1.922ns (86.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=12, routed)          1.140     6.409    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[1]
    SLICE_X157Y145       LUT4 (Prop_lut4_I1_O)        0.043     6.452 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.782     7.234    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X158Y131       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.082    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.798    
                         clock uncertainty           -0.191    12.607    
    SLICE_X158Y131       FDRE (Setup_fdre_C_D)        0.007    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.297ns (15.024%)  route 1.680ns (84.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=12, routed)          1.140     6.409    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[1]
    SLICE_X157Y145       LUT4 (Prop_lut4_I1_O)        0.043     6.452 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.540     6.992    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X159Y147       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X159Y147       FDRE (Setup_fdre_C_D)       -0.015    12.601    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.198ns (12.395%)  route 1.399ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.195     5.005    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y132                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.198     5.203 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/Q
                         net (fo=3, routed)           1.399     6.602    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_ovrd
    SLICE_X160Y148       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X160Y148       FDRE (Setup_fdre_C_D)       -0.071    12.545    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.254ns (21.313%)  route 0.938ns (78.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X152Y146                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y146       FDSE (Prop_fdse_C_Q)         0.254     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=14, routed)          0.938     6.204    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]
    SLICE_X154Y147       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X154Y147       FDSE (Setup_fdse_C_S)       -0.271    12.345    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.254ns (20.218%)  route 1.002ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.212     5.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       FDRE (Prop_fdre_C_Q)         0.254     5.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.002     6.278    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in81_in
    SLICE_X158Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X158Y151       FDRE (Setup_fdre_C_D)        0.007    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.762%)  route 0.969ns (79.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.212     5.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       FDRE (Prop_fdre_C_Q)         0.254     5.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.969     6.245    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in85_in
    SLICE_X159Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X159Y152       FDRE (Setup_fdre_C_D)       -0.024    12.589    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.216ns (17.575%)  route 1.013ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.203     5.013    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y140       FDRE (Prop_fdre_C_Q)         0.216     5.229 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.013     6.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in129_in
    SLICE_X159Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X159Y139       FDRE (Setup_fdre_C_D)       -0.015    12.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.232ns (20.287%)  route 0.912ns (79.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 12.616 - 8.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.204     5.014    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y165                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y165       FDRE (Prop_fdre_C_Q)         0.232     5.246 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.912     6.158    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in113_in
    SLICE_X159Y167       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.080    12.616    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y167                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.180    12.796    
                         clock uncertainty           -0.191    12.605    
    SLICE_X159Y167       FDRE (Setup_fdre_C_D)       -0.091    12.514    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  6.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.100ns (16.393%)  route 0.510ns (83.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.598     2.252    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y131       FDRE (Prop_fdre_C_Q)         0.100     2.352 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.510     2.862    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in53_in
    SLICE_X155Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.524    
    SLICE_X155Y130       FDRE (Hold_fdre_C_D)         0.047     2.571    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.118ns (19.459%)  route 0.488ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.578     2.232    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y175       FDRE (Prop_fdre_C_Q)         0.118     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.488     2.838    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in101_in
    SLICE_X158Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.767    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.509    
    SLICE_X158Y175       FDRE (Hold_fdre_C_D)         0.037     2.546    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.091ns (15.393%)  route 0.500ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y103       FDRE (Prop_fdre_C_Q)         0.091     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.500     2.850    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in135_in
    SLICE_X158Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.534    
    SLICE_X158Y103       FDRE (Hold_fdre_C_D)         0.023     2.557    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.302%)  route 0.513ns (83.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y140       FDRE (Prop_fdre_C_Q)         0.100     2.358 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.513     2.871    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in131_in
    SLICE_X158Y140       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.533    
    SLICE_X158Y140       FDRE (Hold_fdre_C_D)         0.045     2.578    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.100ns (15.878%)  route 0.530ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y103       FDRE (Prop_fdre_C_Q)         0.100     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.530     2.889    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in9_in
    SLICE_X158Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.534    
    SLICE_X158Y103       FDRE (Hold_fdre_C_D)         0.059     2.593    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.312%)  route 0.513ns (83.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y103       FDRE (Prop_fdre_C_Q)         0.100     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.513     2.872    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in7_in
    SLICE_X158Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.534    
    SLICE_X158Y103       FDRE (Hold_fdre_C_D)         0.042     2.576    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.107ns (18.166%)  route 0.482ns (81.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       FDRE (Prop_fdre_C_Q)         0.107     2.353 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.482     2.835    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in83_in
    SLICE_X159Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.526    
    SLICE_X159Y152       FDRE (Hold_fdre_C_D)         0.011     2.537    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.091ns (15.945%)  route 0.480ns (84.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.599     2.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y132                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.091     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/Q
                         net (fo=3, routed)           0.480     2.824    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_ovrd
    SLICE_X160Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                         clock pessimism             -0.258     2.524    
    SLICE_X160Y130       FDRE (Hold_fdre_C_D)         0.000     2.524    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.118ns (18.872%)  route 0.507ns (81.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.587     2.241    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y186                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y186       FDRE (Prop_fdre_C_Q)         0.118     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.507     2.866    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in5_in
    SLICE_X156Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.521    
    SLICE_X156Y187       FDRE (Hold_fdre_C_D)         0.045     2.566    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.118ns (18.942%)  route 0.505ns (81.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.600     2.254    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDRE (Prop_fdre_C_Q)         0.118     2.372 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.505     2.877    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in26_in
    SLICE_X157Y115       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.801     2.786    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.528    
    SLICE_X157Y115       FDRE (Hold_fdre_C_D)         0.047     2.575    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.647ns  (logic 0.340ns (12.847%)  route 2.307ns (87.153%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 9.005 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.195     9.005    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y117                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y117       FDRE (Prop_fdre_C_Q)         0.254     9.259 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.334    10.593    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[6]
    SLICE_X160Y153       LUT6 (Prop_lut6_I0_O)        0.043    10.636 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.447    11.083    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y145       LUT3 (Prop_lut3_I0_O)        0.043    11.126 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.525    11.652    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.082    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.798    
                         clock uncertainty           -0.191    12.607    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.007    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.595ns  (logic 0.340ns (13.104%)  route 2.255ns (86.896%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 9.005 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.195     9.005    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y117                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y117       FDRE (Prop_fdre_C_Q)         0.254     9.259 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.334    10.593    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[6]
    SLICE_X160Y153       LUT6 (Prop_lut6_I0_O)        0.043    10.636 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.447    11.083    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y145       LUT3 (Prop_lut3_I0_O)        0.043    11.126 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.473    11.600    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y147       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X160Y147       FDRE (Setup_fdre_C_D)        0.007    12.623    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -11.600    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.219ns  (logic 0.297ns (13.387%)  route 1.922ns (86.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns = ( 9.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.205     9.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.254     9.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=12, routed)          1.140    10.409    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[1]
    SLICE_X157Y145       LUT4 (Prop_lut4_I1_O)        0.043    10.452 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.782    11.234    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X158Y131       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.082    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.798    
                         clock uncertainty           -0.191    12.607    
    SLICE_X158Y131       FDRE (Setup_fdre_C_D)        0.007    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.977ns  (logic 0.297ns (15.024%)  route 1.680ns (84.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns = ( 9.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.205     9.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y149       FDRE (Prop_fdre_C_Q)         0.254     9.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=12, routed)          1.140    10.409    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[1]
    SLICE_X157Y145       LUT4 (Prop_lut4_I1_O)        0.043    10.452 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.540    10.992    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X159Y147       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X159Y147       FDRE (Setup_fdre_C_D)       -0.015    12.601    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -10.992    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.597ns  (logic 0.198ns (12.395%)  route 1.399ns (87.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 9.005 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.195     9.005    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y132                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.198     9.203 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/Q
                         net (fo=3, routed)           1.399    10.602    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_ovrd
    SLICE_X160Y148       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X160Y148       FDRE (Setup_fdre_C_D)       -0.071    12.545    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.192ns  (logic 0.254ns (21.313%)  route 0.938ns (78.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns = ( 9.012 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.202     9.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X152Y146                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y146       FDSE (Prop_fdse_C_Q)         0.254     9.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=14, routed)          0.938    10.204    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]
    SLICE_X154Y147       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X154Y147       FDSE (Setup_fdse_C_S)       -0.271    12.345    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.256ns  (logic 0.254ns (20.218%)  route 1.002ns (79.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 9.022 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.212     9.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       FDRE (Prop_fdre_C_Q)         0.254     9.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.002    10.278    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in81_in
    SLICE_X158Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X158Y151       FDRE (Setup_fdre_C_D)        0.007    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.762%)  route 0.969ns (79.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 9.022 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.212     9.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       FDRE (Prop_fdre_C_Q)         0.254     9.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.969    10.245    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in85_in
    SLICE_X159Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X159Y152       FDRE (Setup_fdre_C_D)       -0.024    12.589    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.229ns  (logic 0.216ns (17.575%)  route 1.013ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.013ns = ( 9.013 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.203     9.013    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y140       FDRE (Prop_fdre_C_Q)         0.216     9.229 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.013    10.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in129_in
    SLICE_X159Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X159Y139       FDRE (Setup_fdre_C_D)       -0.015    12.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.144ns  (logic 0.232ns (20.287%)  route 0.912ns (79.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 12.616 - 8.000 ) 
    Source Clock Delay      (SCD):    5.014ns = ( 9.014 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.204     9.014    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y165                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y165       FDRE (Prop_fdre_C_Q)         0.232     9.246 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.912    10.158    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in113_in
    SLICE_X159Y167       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.080    12.616    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y167                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.180    12.796    
                         clock uncertainty           -0.191    12.605    
    SLICE_X159Y167       FDRE (Setup_fdre_C_D)       -0.091    12.514    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  2.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.100ns (16.393%)  route 0.510ns (83.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.598     2.252    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y131       FDRE (Prop_fdre_C_Q)         0.100     2.352 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.510     2.862    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in53_in
    SLICE_X155Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.191     2.715    
    SLICE_X155Y130       FDRE (Hold_fdre_C_D)         0.047     2.762    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.118ns (19.459%)  route 0.488ns (80.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.578     2.232    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y175       FDRE (Prop_fdre_C_Q)         0.118     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.488     2.838    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in101_in
    SLICE_X158Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.767    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.509    
                         clock uncertainty            0.191     2.700    
    SLICE_X158Y175       FDRE (Hold_fdre_C_D)         0.037     2.737    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.091ns (15.393%)  route 0.500ns (84.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y103       FDRE (Prop_fdre_C_Q)         0.091     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.500     2.850    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in135_in
    SLICE_X158Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.534    
                         clock uncertainty            0.191     2.725    
    SLICE_X158Y103       FDRE (Hold_fdre_C_D)         0.023     2.748    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.302%)  route 0.513ns (83.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y140       FDRE (Prop_fdre_C_Q)         0.100     2.358 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.513     2.871    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in131_in
    SLICE_X158Y140       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.533    
                         clock uncertainty            0.191     2.724    
    SLICE_X158Y140       FDRE (Hold_fdre_C_D)         0.045     2.769    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.100ns (15.878%)  route 0.530ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y103       FDRE (Prop_fdre_C_Q)         0.100     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.530     2.889    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in9_in
    SLICE_X158Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.534    
                         clock uncertainty            0.191     2.725    
    SLICE_X158Y103       FDRE (Hold_fdre_C_D)         0.059     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.312%)  route 0.513ns (83.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y103       FDRE (Prop_fdre_C_Q)         0.100     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.513     2.872    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in7_in
    SLICE_X158Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.534    
                         clock uncertainty            0.191     2.725    
    SLICE_X158Y103       FDRE (Hold_fdre_C_D)         0.042     2.767    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.107ns (18.166%)  route 0.482ns (81.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       FDRE (Prop_fdre_C_Q)         0.107     2.353 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.482     2.835    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in83_in
    SLICE_X159Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.191     2.717    
    SLICE_X159Y152       FDRE (Hold_fdre_C_D)         0.011     2.728    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.091ns (15.945%)  route 0.480ns (84.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.599     2.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y132                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.091     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/ovrd_reg/Q
                         net (fo=3, routed)           0.480     2.824    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_ovrd
    SLICE_X160Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.191     2.715    
    SLICE_X160Y130       FDRE (Hold_fdre_C_D)         0.000     2.715    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.118ns (18.872%)  route 0.507ns (81.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.587     2.241    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y186                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y186       FDRE (Prop_fdre_C_Q)         0.118     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.507     2.866    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in5_in
    SLICE_X156Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.521    
                         clock uncertainty            0.191     2.712    
    SLICE_X156Y187       FDRE (Hold_fdre_C_D)         0.045     2.757    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.118ns (18.942%)  route 0.505ns (81.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.600     2.254    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDRE (Prop_fdre_C_Q)         0.118     2.372 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.505     2.877    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in26_in
    SLICE_X157Y115       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.801     2.786    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.528    
                         clock uncertainty            0.191     2.719    
    SLICE_X157Y115       FDRE (Hold_fdre_C_D)         0.047     2.766    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        6.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.353ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.254ns (20.622%)  route 0.978ns (79.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 12.626 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.978     6.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X159Y107       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.090    12.626    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y107                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.806    
                         clock uncertainty           -0.191    12.615    
    SLICE_X159Y107       FDRE (Setup_fdre_C_D)       -0.015    12.600    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  6.353    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.216ns (17.671%)  route 1.006ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 12.622 - 8.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.197     5.007    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y171       FDRE (Prop_fdre_C_Q)         0.216     5.223 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.006     6.229    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y158       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.086    12.622    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.180    12.802    
                         clock uncertainty           -0.191    12.611    
    SLICE_X159Y158       FDRE (Setup_fdre_C_D)       -0.015    12.596    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.254ns (21.035%)  route 0.954ns (78.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.208     5.018    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.254     5.272 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.954     6.226    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X155Y187       FDRE (Setup_fdre_C_D)       -0.015    12.594    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.216ns (17.960%)  route 0.987ns (82.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.193     5.003    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.216     5.219 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.987     6.206    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X155Y131       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.082    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.798    
                         clock uncertainty           -0.191    12.607    
    SLICE_X155Y131       FDRE (Setup_fdre_C_D)       -0.024    12.583    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.254ns (21.298%)  route 0.939ns (78.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.212     5.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y151       FDRE (Prop_fdre_C_Q)         0.254     5.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.939     6.215    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X157Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X157Y151       FDRE (Setup_fdre_C_D)       -0.015    12.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.254ns (21.157%)  route 0.947ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 12.625 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.254     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.947     6.213    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X157Y140       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.089    12.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.805    
                         clock uncertainty           -0.191    12.614    
    SLICE_X157Y140       FDRE (Setup_fdre_C_D)       -0.015    12.599    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.254ns (21.238%)  route 0.942ns (78.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 12.609 - 8.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.194     5.004    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y176       FDRE (Prop_fdre_C_Q)         0.254     5.258 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.942     6.200    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X160Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.073    12.609    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.789    
                         clock uncertainty           -0.191    12.598    
    SLICE_X160Y175       FDRE (Setup_fdre_C_D)       -0.001    12.597    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.254ns (21.414%)  route 0.932ns (78.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.197     5.007    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y115       FDRE (Prop_fdre_C_Q)         0.254     5.261 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.932     6.193    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y116       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X156Y116       FDRE (Setup_fdre_C_D)        0.007    12.616    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.254ns (22.207%)  route 0.890ns (77.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.254     5.271 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.890     6.161    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X146Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.081    12.617    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X146Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.797    
                         clock uncertainty           -0.191    12.606    
    SLICE_X146Y163       FDRE (Setup_fdre_C_D)       -0.010    12.596    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.254ns (21.821%)  route 0.910ns (78.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.187     4.997    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.254     5.251 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.910     6.161    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X158Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.082    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.180    12.798    
                         clock uncertainty           -0.191    12.607    
    SLICE_X158Y130       FDRE (Setup_fdre_C_D)        0.000    12.607    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  6.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.940%)  route 0.527ns (84.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.581     2.235    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y171       FDRE (Prop_fdre_C_Q)         0.100     2.335 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.527     2.862    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y158       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.258     2.524    
    SLICE_X159Y158       FDRE (Hold_fdre_C_D)         0.047     2.571    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.118ns (19.440%)  route 0.489ns (80.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.593     2.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.118     2.365 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.489     2.854    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X158Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.258     2.524    
    SLICE_X158Y130       FDRE (Hold_fdre_C_D)         0.038     2.562    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.118ns (18.985%)  route 0.504ns (81.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.118     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.504     2.864    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.521    
    SLICE_X155Y187       FDRE (Hold_fdre_C_D)         0.047     2.568    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.118ns (19.077%)  route 0.501ns (80.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.603     2.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.118     2.375 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.501     2.876    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X157Y140       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.533    
    SLICE_X157Y140       FDRE (Hold_fdre_C_D)         0.047     2.580    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.118ns (19.309%)  route 0.493ns (80.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.601     2.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y115       FDRE (Prop_fdre_C_Q)         0.118     2.373 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.493     2.866    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y116       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.800     2.785    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.527    
    SLICE_X156Y116       FDRE (Hold_fdre_C_D)         0.042     2.569    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.832%)  route 0.509ns (81.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y151       FDRE (Prop_fdre_C_Q)         0.118     2.364 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.873    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X157Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.526    
    SLICE_X157Y151       FDRE (Hold_fdre_C_D)         0.047     2.573    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.118ns (19.320%)  route 0.493ns (80.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.587     2.241    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.118     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.493     2.852    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X146Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.791     2.776    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X146Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.518    
    SLICE_X146Y163       FDRE (Hold_fdre_C_D)         0.033     2.551    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.800%)  route 0.510ns (81.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.118     2.377 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.510     2.887    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X159Y107       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y107                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.533    
    SLICE_X159Y107       FDRE (Hold_fdre_C_D)         0.047     2.580    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.118ns (18.409%)  route 0.523ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.579     2.233    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y176       FDRE (Prop_fdre_C_Q)         0.118     2.351 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.523     2.874    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X160Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.782     2.767    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.509    
    SLICE_X160Y175       FDRE (Hold_fdre_C_D)         0.037     2.546    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.977%)  route 0.568ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.597     2.251    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.100     2.351 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.568     2.919    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X155Y131       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.798     2.783    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.525    
    SLICE_X155Y131       FDRE (Hold_fdre_C_D)         0.044     2.569    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.254ns (20.622%)  route 0.978ns (79.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 8.626 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.978     6.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X159Y107       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.090     8.626    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y107                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.806    
                         clock uncertainty           -0.191     8.615    
    SLICE_X159Y107       FDRE (Setup_fdre_C_D)       -0.015     8.600    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.216ns (17.671%)  route 1.006ns (82.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 8.622 - 4.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.197     5.007    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y171       FDRE (Prop_fdre_C_Q)         0.216     5.223 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.006     6.229    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y158       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.086     8.622    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.180     8.802    
                         clock uncertainty           -0.191     8.611    
    SLICE_X159Y158       FDRE (Setup_fdre_C_D)       -0.015     8.596    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.229    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.254ns (21.035%)  route 0.954ns (78.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 8.620 - 4.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.208     5.018    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.254     5.272 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.954     6.226    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.084     8.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.800    
                         clock uncertainty           -0.191     8.609    
    SLICE_X155Y187       FDRE (Setup_fdre_C_D)       -0.015     8.594    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.216ns (17.960%)  route 0.987ns (82.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 8.618 - 4.000 ) 
    Source Clock Delay      (SCD):    5.003ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.193     5.003    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.216     5.219 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.987     6.206    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X155Y131       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.082     8.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.798    
                         clock uncertainty           -0.191     8.607    
    SLICE_X155Y131       FDRE (Setup_fdre_C_D)       -0.024     8.583    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.254ns (21.298%)  route 0.939ns (78.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.212     5.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y151       FDRE (Prop_fdre_C_Q)         0.254     5.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.939     6.215    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X157Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.804    
                         clock uncertainty           -0.191     8.613    
    SLICE_X157Y151       FDRE (Setup_fdre_C_D)       -0.015     8.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.254ns (21.157%)  route 0.947ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 8.625 - 4.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.254     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.947     6.213    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X157Y140       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.089     8.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.805    
                         clock uncertainty           -0.191     8.614    
    SLICE_X157Y140       FDRE (Setup_fdre_C_D)       -0.015     8.599    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.254ns (21.238%)  route 0.942ns (78.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 8.609 - 4.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.194     5.004    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y176       FDRE (Prop_fdre_C_Q)         0.254     5.258 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.942     6.200    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X160Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.073     8.609    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.789    
                         clock uncertainty           -0.191     8.598    
    SLICE_X160Y175       FDRE (Setup_fdre_C_D)       -0.001     8.597    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.423ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.254ns (21.414%)  route 0.932ns (78.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 8.620 - 4.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.197     5.007    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y115       FDRE (Prop_fdre_C_Q)         0.254     5.261 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.932     6.193    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y116       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.084     8.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.800    
                         clock uncertainty           -0.191     8.609    
    SLICE_X156Y116       FDRE (Setup_fdre_C_D)        0.007     8.616    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.616    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  2.423    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.254ns (22.207%)  route 0.890ns (77.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 8.617 - 4.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.254     5.271 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.890     6.161    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X146Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.081     8.617    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X146Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.797    
                         clock uncertainty           -0.191     8.606    
    SLICE_X146Y163       FDRE (Setup_fdre_C_D)       -0.010     8.596    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.254ns (21.821%)  route 0.910ns (78.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 8.618 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.187     4.997    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.254     5.251 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.910     6.161    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X158Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        1.082     8.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.180     8.798    
                         clock uncertainty           -0.191     8.607    
    SLICE_X158Y130       FDRE (Setup_fdre_C_D)        0.000     8.607    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.607    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  2.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.100ns (15.940%)  route 0.527ns (84.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.581     2.235    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y171       FDRE (Prop_fdre_C_Q)         0.100     2.335 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.527     2.862    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y158       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.191     2.715    
    SLICE_X159Y158       FDRE (Hold_fdre_C_D)         0.047     2.762    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.118ns (19.440%)  route 0.489ns (80.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.593     2.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.118     2.365 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.489     2.854    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X158Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.191     2.715    
    SLICE_X158Y130       FDRE (Hold_fdre_C_D)         0.038     2.753    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.118ns (18.985%)  route 0.504ns (81.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.118     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.504     2.864    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.521    
                         clock uncertainty            0.191     2.712    
    SLICE_X155Y187       FDRE (Hold_fdre_C_D)         0.047     2.759    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.118ns (19.077%)  route 0.501ns (80.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.603     2.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.118     2.375 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.501     2.876    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X157Y140       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.533    
                         clock uncertainty            0.191     2.724    
    SLICE_X157Y140       FDRE (Hold_fdre_C_D)         0.047     2.771    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.118ns (19.309%)  route 0.493ns (80.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.601     2.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y115       FDRE (Prop_fdre_C_Q)         0.118     2.373 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.493     2.866    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y116       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.800     2.785    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.527    
                         clock uncertainty            0.191     2.718    
    SLICE_X156Y116       FDRE (Hold_fdre_C_D)         0.042     2.760    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.118ns (18.832%)  route 0.509ns (81.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y151       FDRE (Prop_fdre_C_Q)         0.118     2.364 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.873    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X157Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.191     2.717    
    SLICE_X157Y151       FDRE (Hold_fdre_C_D)         0.047     2.764    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.118ns (19.320%)  route 0.493ns (80.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.587     2.241    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.118     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.493     2.852    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X146Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.791     2.776    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X146Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.518    
                         clock uncertainty            0.191     2.709    
    SLICE_X146Y163       FDRE (Hold_fdre_C_D)         0.033     2.742    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.118ns (18.800%)  route 0.510ns (81.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.118     2.377 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.510     2.887    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X159Y107       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y107                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.533    
                         clock uncertainty            0.191     2.724    
    SLICE_X159Y107       FDRE (Hold_fdre_C_D)         0.047     2.771    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.118ns (18.409%)  route 0.523ns (81.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.579     2.233    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y176       FDRE (Prop_fdre_C_Q)         0.118     2.351 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.523     2.874    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X160Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.782     2.767    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.509    
                         clock uncertainty            0.191     2.700    
    SLICE_X160Y175       FDRE (Hold_fdre_C_D)         0.037     2.737    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.977%)  route 0.568ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.597     2.251    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.100     2.351 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.568     2.919    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X155Y131       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2578, routed)        0.798     2.783    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.191     2.716    
    SLICE_X155Y131       FDRE (Hold_fdre_C_D)         0.044     2.760    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  CH0_DQSFromNAND_Clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.654ns  (logic 0.489ns (29.563%)  route 1.165ns (70.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.108ns = ( 9.108 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165     9.108    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362     9.470 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.658    10.128    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X5Y152         LUT5 (Prop_lut5_I0_O)        0.084    10.212 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46/O
                         net (fo=1, routed)           0.137    10.349    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46
    SLICE_X5Y152         LUT6 (Prop_lut6_I0_O)        0.043    10.392 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.370    10.762    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y31         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.109    12.349    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.349    
                         clock uncertainty           -0.154    12.194    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.489    11.705    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                         -10.762    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.698ns  (logic 0.489ns (28.802%)  route 1.209ns (71.198%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.059ns = ( 9.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.115     9.059    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y146                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        IDDR (Prop_iddr_C_Q2)        0.362     9.421 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.532     9.953    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    SLICE_X1Y144         LUT5 (Prop_lut5_I0_O)        0.084    10.037 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_42/O
                         net (fo=1, routed)           0.341    10.378    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_42
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.043    10.421 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.336    10.756    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.114    12.354    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.354    
                         clock uncertainty           -0.154    12.199    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.489    11.710    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.687ns  (logic 0.489ns (28.992%)  route 1.198ns (71.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.059ns = ( 9.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.115     9.059    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y146                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        IDDR (Prop_iddr_C_Q2)        0.362     9.421 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.532     9.953    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    SLICE_X1Y144         LUT5 (Prop_lut5_I0_O)        0.084    10.037 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_42/O
                         net (fo=1, routed)           0.341    10.378    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_42
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.043    10.421 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.325    10.745    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.117    12.357    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.357    
                         clock uncertainty           -0.154    12.202    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.489    11.713    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.631ns  (logic 0.489ns (29.975%)  route 1.142ns (70.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns = ( 9.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.152     9.095    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362     9.457 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.480     9.937    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X0Y141         LUT5 (Prop_lut5_I0_O)        0.084    10.021 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44/O
                         net (fo=1, routed)           0.212    10.233    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44
    SLICE_X1Y142         LUT6 (Prop_lut6_I0_O)        0.043    10.276 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.450    10.727    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.114    12.354    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.354    
                         clock uncertainty           -0.154    12.199    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    11.710    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.575ns  (logic 0.489ns (31.055%)  route 1.086ns (68.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.094ns = ( 9.094 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151     9.094    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q2)        0.362     9.456 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.500     9.957    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    SLICE_X5Y143         LUT5 (Prop_lut5_I0_O)        0.084    10.041 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_40/O
                         net (fo=1, routed)           0.220    10.261    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_40
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.043    10.304 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.365    10.669    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.114    12.354    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.354    
                         clock uncertainty           -0.154    12.199    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.489    11.710    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.530ns  (logic 0.489ns (31.954%)  route 1.041ns (68.046%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.108ns = ( 9.108 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165     9.108    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362     9.470 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.658    10.128    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X5Y152         LUT5 (Prop_lut5_I0_O)        0.084    10.212 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46/O
                         net (fo=1, routed)           0.137    10.349    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46
    SLICE_X5Y152         LUT6 (Prop_lut6_I0_O)        0.043    10.392 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.247    10.638    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.111    12.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.351    
                         clock uncertainty           -0.154    12.196    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.489    11.707    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.628ns  (logic 0.489ns (30.028%)  route 1.139ns (69.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.354 - 10.000 ) 
    Source Clock Delay      (SCD):    3.985ns = ( 8.985 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.042     8.985    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y139        IDDR (Prop_iddr_C_Q2)        0.362     9.347 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.542     9.889    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    SLICE_X5Y139         LUT5 (Prop_lut5_I0_O)        0.084     9.973 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31/O
                         net (fo=1, routed)           0.220    10.193    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31
    SLICE_X6Y139         LUT6 (Prop_lut6_I0_O)        0.043    10.236 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.378    10.613    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.114    12.354    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.354    
                         clock uncertainty           -0.154    12.199    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.489    11.710    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.515ns  (logic 0.489ns (32.275%)  route 1.026ns (67.725%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns = ( 9.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.152     9.095    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362     9.457 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.480     9.937    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X0Y141         LUT5 (Prop_lut5_I0_O)        0.084    10.021 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44/O
                         net (fo=1, routed)           0.212    10.233    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44
    SLICE_X1Y142         LUT6 (Prop_lut6_I0_O)        0.043    10.276 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.334    10.611    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.117    12.357    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.357    
                         clock uncertainty           -0.154    12.202    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    11.713    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.514ns  (logic 0.489ns (32.295%)  route 1.025ns (67.705%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.094ns = ( 9.094 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151     9.094    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q2)        0.362     9.456 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.500     9.957    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    SLICE_X5Y143         LUT5 (Prop_lut5_I0_O)        0.084    10.041 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_40/O
                         net (fo=1, routed)           0.220    10.261    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_40
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.043    10.304 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.304    10.608    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.117    12.357    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.357    
                         clock uncertainty           -0.154    12.202    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.489    11.713    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.810ns  (logic 0.489ns (27.014%)  route 1.321ns (72.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.108ns = ( 9.108 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165     9.108    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362     9.470 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.658    10.128    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X5Y152         LUT5 (Prop_lut5_I0_O)        0.084    10.212 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46/O
                         net (fo=1, routed)           0.137    10.349    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46
    SLICE_X5Y152         LUT6 (Prop_lut6_I0_O)        0.043    10.392 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.526    10.918    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y58         RAMB18E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118    12.358    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y58                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKBWRCLK
                         clock pessimism              0.000    12.358    
                         clock uncertainty           -0.154    12.203    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.168    12.035    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram
  -------------------------------------------------------------------
                         required time                         12.035    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  1.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.276ns (32.737%)  route 0.567ns (67.263%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.801     3.420    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.204     3.624 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/Q
                         net (fo=3, routed)           0.121     3.745    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[15]
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.036     3.781 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31/O
                         net (fo=1, routed)           0.184     3.965    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31
    SLICE_X6Y139         LUT6 (Prop_lut6_I0_O)        0.036     4.001 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.262     4.263    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.231     2.571    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.571    
                         clock uncertainty            0.154     2.725    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.503     3.228    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.276ns (32.331%)  route 0.578ns (67.669%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.794     3.412    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y141                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.204     3.616 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/Q
                         net (fo=1, routed)           0.180     3.796    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[13]
    SLICE_X3Y141         LUT6 (Prop_lut6_I5_O)        0.036     3.832 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37/O
                         net (fo=1, routed)           0.075     3.907    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37
    SLICE_X3Y141         LUT6 (Prop_lut6_I3_O)        0.036     3.943 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3/O
                         net (fo=3, routed)           0.323     4.266    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.231     2.571    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.571    
                         clock uncertainty            0.154     2.725    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.503     3.228    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.204ns (58.716%)  route 0.143ns (41.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    3.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.967     3.585    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y157                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDRE (Prop_fdre_C_Q)         0.204     3.789 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/Q
                         net (fo=2, routed)           0.143     3.933    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/oPI_ValidFlag[1]
    SLICE_X6Y157         FDCE                                         r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.260     2.600    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/iSystemClock
    SLICE_X6Y157                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[1]/C
                         clock pessimism              0.000     2.600    
                         clock uncertainty            0.154     2.754    
    SLICE_X6Y157         FDCE (Hold_fdce_C_D)         0.125     2.879    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.276ns (30.659%)  route 0.624ns (69.341%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.794     3.412    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y141                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.204     3.616 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/Q
                         net (fo=1, routed)           0.180     3.796    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[13]
    SLICE_X3Y141         LUT6 (Prop_lut6_I5_O)        0.036     3.832 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37/O
                         net (fo=1, routed)           0.075     3.907    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37
    SLICE_X3Y141         LUT6 (Prop_lut6_I3_O)        0.036     3.943 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3/O
                         net (fo=3, routed)           0.370     4.313    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.228     2.568    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.568    
                         clock uncertainty            0.154     2.722    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.503     3.225    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.276ns (30.547%)  route 0.628ns (69.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.801     3.420    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.204     3.624 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/Q
                         net (fo=3, routed)           0.121     3.745    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[15]
    SLICE_X5Y139         LUT5 (Prop_lut5_I4_O)        0.036     3.781 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31/O
                         net (fo=1, routed)           0.184     3.965    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31
    SLICE_X6Y139         LUT6 (Prop_lut6_I0_O)        0.036     4.001 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.323     4.323    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.228     2.568    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.568    
                         clock uncertainty            0.154     2.722    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.503     3.225    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.276ns (30.690%)  route 0.623ns (69.310%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.813     3.432    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204     3.636 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/Q
                         net (fo=1, routed)           0.186     3.822    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[9]
    SLICE_X1Y144         LUT6 (Prop_lut6_I5_O)        0.036     3.858 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.146     4.004    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.036     4.040 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.291     4.331    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.231     2.571    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.571    
                         clock uncertainty            0.154     2.725    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.503     3.228    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.245ns (29.206%)  route 0.594ns (70.794%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.880     3.499    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.173     3.672 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/Q
                         net (fo=3, routed)           0.184     3.856    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[11]
    SLICE_X3Y142         LUT6 (Prop_lut6_I3_O)        0.036     3.892 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_41/O
                         net (fo=1, routed)           0.147     4.039    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_41
    SLICE_X7Y142         LUT6 (Prop_lut6_I3_O)        0.036     4.075 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.262     4.338    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.231     2.571    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.571    
                         clock uncertainty            0.154     2.725    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.503     3.228    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.276ns (31.721%)  route 0.594ns (68.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.881     3.499    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.204     3.703 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/Q
                         net (fo=1, routed)           0.256     3.959    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[14]
    SLICE_X7Y141         LUT6 (Prop_lut6_I5_O)        0.036     3.995 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35/O
                         net (fo=1, routed)           0.075     4.070    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.036     4.106 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.263     4.369    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.231     2.571    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.571    
                         clock uncertainty            0.154     2.725    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.503     3.228    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           4.369    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.276ns (31.436%)  route 0.602ns (68.564%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.881     3.499    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.204     3.703 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/Q
                         net (fo=1, routed)           0.256     3.959    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[14]
    SLICE_X7Y141         LUT6 (Prop_lut6_I5_O)        0.036     3.995 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35/O
                         net (fo=1, routed)           0.075     4.070    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.036     4.106 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.271     4.377    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.228     2.568    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.568    
                         clock uncertainty            0.154     2.722    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.503     3.225    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           4.377    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.245ns (27.580%)  route 0.643ns (72.420%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.880     3.499    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.173     3.672 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/Q
                         net (fo=3, routed)           0.184     3.856    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[11]
    SLICE_X3Y142         LUT6 (Prop_lut6_I3_O)        0.036     3.892 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_41/O
                         net (fo=1, routed)           0.147     4.039    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_41
    SLICE_X7Y142         LUT6 (Prop_lut6_I3_O)        0.036     4.075 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.312     4.387    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y27         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.228     2.568    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.568    
                         clock uncertainty            0.154     2.722    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.503     3.225    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  1.162    





---------------------------------------------------------------------------------------------------
From Clock:  CH1_DQSFromNAND_Clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.741ns  (logic 0.489ns (28.083%)  route 1.252ns (71.917%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.163ns = ( 9.163 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.201     9.163    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q2)        0.362     9.525 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.455     9.980    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.084    10.064 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31/O
                         net (fo=1, routed)           0.300    10.365    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.043    10.408 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.497    10.905    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.755ns  (logic 0.489ns (27.871%)  route 1.266ns (72.129%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.117ns = ( 9.117 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.155     9.117    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y105                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y105        IDDR (Prop_iddr_C_Q2)        0.362     9.479 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.458     9.937    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    SLICE_X1Y105         LUT5 (Prop_lut5_I0_O)        0.084    10.021 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_40/O
                         net (fo=1, routed)           0.330    10.351    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_40
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.043    10.394 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.478    10.872    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.552ns  (logic 0.489ns (31.504%)  route 1.063ns (68.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.163ns = ( 9.163 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.201     9.163    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q2)        0.362     9.525 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.455     9.980    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    SLICE_X1Y101         LUT5 (Prop_lut5_I0_O)        0.084    10.064 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31/O
                         net (fo=1, routed)           0.300    10.365    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.043    10.408 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.308    10.715    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y20         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118    12.358    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.358    
                         clock uncertainty           -0.154    12.203    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.489    11.714    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.764ns  (logic 0.489ns (27.725%)  route 1.275ns (72.275%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 9.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.128     9.090    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q2)        0.362     9.452 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.486     9.939    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.084    10.023 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_42/O
                         net (fo=1, routed)           0.330    10.352    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_42
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    10.395 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.459    10.854    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.911ns  (logic 0.489ns (25.587%)  route 1.422ns (74.413%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    3.941ns = ( 8.941 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.979     8.941    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q2)        0.362     9.303 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.455     9.758    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X1Y109         LUT5 (Prop_lut5_I0_O)        0.084     9.842 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44/O
                         net (fo=1, routed)           0.430    10.272    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44
    SLICE_X5Y101         LUT6 (Prop_lut6_I0_O)        0.043    10.315 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.537    10.852    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.680ns  (logic 0.489ns (29.101%)  route 1.191ns (70.899%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.149ns = ( 9.149 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.186     9.149    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q2)        0.362     9.511 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.455     9.966    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.084    10.050 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_38/O
                         net (fo=1, routed)           0.297    10.346    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_38
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.043    10.389 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.440    10.829    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.738ns  (logic 0.489ns (28.140%)  route 1.249ns (71.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 9.076 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.113     9.076    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q2)        0.362     9.438 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.406     9.844    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.084     9.928 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37/O
                         net (fo=1, routed)           0.326    10.253    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37
    SLICE_X2Y101         LUT6 (Prop_lut6_I3_O)        0.043    10.296 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3/O
                         net (fo=3, routed)           0.517    10.813    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.553ns  (logic 0.489ns (31.495%)  route 1.064ns (68.505%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.090ns = ( 9.090 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.128     9.090    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q2)        0.362     9.452 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.486     9.939    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    SLICE_X3Y105         LUT5 (Prop_lut5_I0_O)        0.084    10.023 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_42/O
                         net (fo=1, routed)           0.330    10.352    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_42
    SLICE_X7Y100         LUT6 (Prop_lut6_I0_O)        0.043    10.395 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.248    10.643    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y20         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118    12.358    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.358    
                         clock uncertainty           -0.154    12.203    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.489    11.714    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.617ns  (logic 0.489ns (30.246%)  route 1.128ns (69.754%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.153ns = ( 9.153 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.191     9.153    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q2)        0.362     9.515 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.466     9.980    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.084    10.064 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34/O
                         net (fo=1, routed)           0.222    10.287    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.043    10.330 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.440    10.770    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.502ns  (logic 0.489ns (32.550%)  route 1.013ns (67.449%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.117ns = ( 9.117 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.155     9.117    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y105                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y105        IDDR (Prop_iddr_C_Q2)        0.362     9.479 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.458     9.937    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    SLICE_X1Y105         LUT5 (Prop_lut5_I0_O)        0.084    10.021 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_40/O
                         net (fo=1, routed)           0.330    10.351    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_40
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.043    10.394 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.226    10.620    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y20         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118    12.358    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.358    
                         clock uncertainty           -0.154    12.203    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.489    11.714    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  1.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.276ns (29.902%)  route 0.647ns (70.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.653     3.290    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.204     3.494 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/Q
                         net (fo=1, routed)           0.354     3.848    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[8]
    SLICE_X5Y112         LUT6 (Prop_lut6_I5_O)        0.036     3.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47/O
                         net (fo=1, routed)           0.075     3.959    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.036     3.995 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.219     4.213    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y22         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.227     2.567    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.567    
                         clock uncertainty            0.154     2.721    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.503     3.224    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           4.213    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.245ns (31.910%)  route 0.523ns (68.090%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.829     3.466    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.173     3.639 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[12]/Q
                         net (fo=1, routed)           0.177     3.816    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[12]
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.036     3.852 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_39/O
                         net (fo=1, routed)           0.148     4.001    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_39
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.036     4.037 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.198     4.234    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y20         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.232     2.572    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.572    
                         clock uncertainty            0.154     2.726    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.503     3.229    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.245ns (25.932%)  route 0.700ns (74.068%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.829     3.466    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.173     3.639 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[12]/Q
                         net (fo=1, routed)           0.177     3.816    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[12]
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.036     3.852 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_39/O
                         net (fo=1, routed)           0.148     4.001    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_39
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.036     4.037 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.375     4.411    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.173ns (53.894%)  route 0.148ns (46.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.019     3.656    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y154         FDRE (Prop_fdre_C_Q)         0.173     3.829 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/Q
                         net (fo=3, routed)           0.148     3.977    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/oPI_ValidFlag[3]
    SLICE_X0Y155         FDCE                                         r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.262     2.602    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/iSystemClock
    SLICE_X0Y155                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[3]/C
                         clock pessimism              0.000     2.602    
                         clock uncertainty            0.154     2.756    
    SLICE_X0Y155         FDCE (Hold_fdce_C_D)         0.125     2.881    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.276ns (26.879%)  route 0.751ns (73.121%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.653     3.290    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y111                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.204     3.494 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/Q
                         net (fo=1, routed)           0.354     3.848    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[8]
    SLICE_X5Y112         LUT6 (Prop_lut6_I5_O)        0.036     3.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47/O
                         net (fo=1, routed)           0.075     3.959    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.036     3.995 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.322     4.317    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y23         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.221     2.561    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.561    
                         clock uncertainty            0.154     2.715    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.503     3.218    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           4.317    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.245ns (26.061%)  route 0.695ns (73.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.765     3.402    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y106                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.173     3.575 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/Q
                         net (fo=1, routed)           0.343     3.918    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[9]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.036     3.954 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.137     4.092    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X5Y101         LUT6 (Prop_lut6_I3_O)        0.036     4.128 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.214     4.342    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y20         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.232     2.572    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.572    
                         clock uncertainty            0.154     2.726    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.503     3.229    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.204ns (57.907%)  route 0.148ns (42.093%))
  Logic Levels:           0  
  Clock Path Skew:        -1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    3.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.982     3.619    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y154                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.204     3.823 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/Q
                         net (fo=1, routed)           0.148     3.972    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/oPI_ValidFlag[0]
    SLICE_X7Y155         FDCE                                         r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.261     2.601    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/iSystemClock
    SLICE_X7Y155                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]/C
                         clock pessimism              0.000     2.601    
                         clock uncertainty            0.154     2.755    
    SLICE_X7Y155         FDCE (Hold_fdce_C_D)         0.098     2.853    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.245ns (27.862%)  route 0.634ns (72.138%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.833     3.470    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.173     3.643 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/Q
                         net (fo=1, routed)           0.362     4.005    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[14]
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.036     4.041 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35/O
                         net (fo=1, routed)           0.075     4.116    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.036     4.152 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.198     4.350    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y20         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.232     2.572    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.572    
                         clock uncertainty            0.154     2.726    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.503     3.229    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.245ns (23.216%)  route 0.810ns (76.784%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.833     3.470    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y102                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.173     3.643 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/Q
                         net (fo=1, routed)           0.362     4.005    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[14]
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.036     4.041 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35/O
                         net (fo=1, routed)           0.075     4.116    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.036     4.152 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.374     4.526    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.245ns (20.646%)  route 0.942ns (79.354%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.765     3.402    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y106                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.173     3.575 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/Q
                         net (fo=1, routed)           0.343     3.918    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[9]
    SLICE_X5Y102         LUT6 (Prop_lut6_I5_O)        0.036     3.954 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.137     4.092    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X5Y101         LUT6 (Prop_lut6_I3_O)        0.036     4.128 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.461     4.589    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                  1.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.272ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.750ns  (logic 0.216ns (28.790%)  route 0.534ns (71.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y237                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X37Y237        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.534     0.750    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X36Y236        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y236        FDCE (Setup_fdce_C_D)        0.022     4.022    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.666ns  (logic 0.216ns (32.413%)  route 0.450ns (67.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y272                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X60Y272        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.450     0.666    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X55Y272        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y272        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.562ns  (logic 0.198ns (35.216%)  route 0.364ns (64.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y241                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X21Y241        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.364     0.562    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X13Y243        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X13Y243        FDCE (Setup_fdce_C_D)       -0.099     3.901    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.115%)  route 0.349ns (57.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y268                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X62Y268        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.603    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X61Y268        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X61Y268        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.533ns  (logic 0.198ns (37.139%)  route 0.335ns (62.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y267                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X72Y267        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.335     0.533    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X70Y268        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X70Y268        FDCE (Setup_fdce_C_D)       -0.071     3.929    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.929    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.587ns  (logic 0.216ns (36.784%)  route 0.371ns (63.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y272                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X59Y272        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.371     0.587    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X55Y273        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X55Y273        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.581ns  (logic 0.216ns (37.191%)  route 0.365ns (62.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y242                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X21Y242        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.365     0.581    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X13Y244        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X13Y244        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.570ns  (logic 0.216ns (37.920%)  route 0.354ns (62.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y271                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X57Y271        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.354     0.570    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[6]
    SLICE_X56Y272        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y272        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.589ns  (logic 0.254ns (43.146%)  route 0.335ns (56.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y239                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X36Y239        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.335     0.589    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X36Y236        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X36Y236        FDCE (Setup_fdce_C_D)        0.007     4.007    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.565ns  (logic 0.216ns (38.207%)  route 0.349ns (61.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.349     0.565    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X72Y263        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X72Y263        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  3.420    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH0_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[2]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 2.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.328     2.668    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y146                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/I
    AK22                 OBUFT (Prop_obuft_I_O)       1.825     4.840 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.840    IO_NAND_CH0_DQ[2]
    AK22                                                              r  IO_NAND_CH0_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[3]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 2.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.328     2.668    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/I
    AK23                 OBUFT (Prop_obuft_I_O)       1.825     4.840 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.840    IO_NAND_CH0_DQ[3]
    AK23                                                              r  IO_NAND_CH0_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[7]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 2.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y139                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y139        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/I
    AH24                 OBUFT (Prop_obuft_I_O)       1.806     4.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.819    IO_NAND_CH0_DQ[7]
    AH24                                                              r  IO_NAND_CH0_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[6]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 2.152ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y140                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/I
    AH23                 OBUFT (Prop_obuft_I_O)       1.805     4.818 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.818    IO_NAND_CH0_DQ[6]
    AH23                                                              r  IO_NAND_CH0_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[0]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 2.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y148                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/I
    AJ25                 OBUFT (Prop_obuft_I_O)       1.801     4.817 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.817    IO_NAND_CH0_DQ[0]
    AJ25                                                              r  IO_NAND_CH0_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[1]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 2.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y147                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.801     4.817 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.817    IO_NAND_CH0_DQ[1]
    AK25                                                              r  IO_NAND_CH0_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[4]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 2.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y142        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/I
    AJ23                 OBUFT (Prop_obuft_I_O)       1.801     4.815 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.815    IO_NAND_CH0_DQ[4]
    AJ23                                                              r  IO_NAND_CH0_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[5]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 2.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y141                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/I
    AJ24                 OBUFT (Prop_obuft_I_O)       1.800     4.814 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.814    IO_NAND_CH0_DQ[5]
    AJ24                                                              r  IO_NAND_CH0_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[6]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.656     1.407    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y140                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y140        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/T
    AH23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH0_DQ[6]
    AH23                                                              r  IO_NAND_CH0_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[7]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.656     1.407    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y139                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y139        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/T
    AH24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH0_DQ[7]
    AH24                                                              r  IO_NAND_CH0_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[4]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.657     1.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y142        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/T
    AJ23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH0_DQ[4]
    AJ23                                                              r  IO_NAND_CH0_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[5]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.657     1.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y141                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/T
    AJ24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH0_DQ[5]
    AJ24                                                              r  IO_NAND_CH0_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[0]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y148                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y148        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/T
    AJ25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[0]
    AJ25                                                              r  IO_NAND_CH0_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[1]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y147                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[1]
    AK25                                                              r  IO_NAND_CH0_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[2]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y146                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/T
    AK22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[2]
    AK22                                                              r  IO_NAND_CH0_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[3]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/T
    AK23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[3]
    AK23                                                              r  IO_NAND_CH0_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH0_WEToNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_ALE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH0_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 1.109ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 4.814 - 2.500 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y135                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y135        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    AD24                 OBUF (Prop_obuf_I_O)         0.888     2.772 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.772    O_NAND_CH0_ALE
    AD24                                                              r  O_NAND_CH0_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     3.905    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.717     4.814 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.814    O_NAND_CH0_WE
    AG24                                                              f  O_NAND_CH0_WE
                         clock pessimism              0.243     5.057    
                         clock uncertainty           -0.154     4.903    
                         output delay                -1.000     3.903    
  -------------------------------------------------------------------
                         required time                          3.903    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CLE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH0_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 1.107ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 4.814 - 2.500 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y136                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC24                 OBUF (Prop_obuf_I_O)         0.886     2.770 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.770    O_NAND_CH0_CLE
    AC24                                                              r  O_NAND_CH0_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     3.905    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.717     4.814 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.814    O_NAND_CH0_WE
    AG24                                                              f  O_NAND_CH0_WE
                         clock pessimism              0.243     5.057    
                         clock uncertainty           -0.154     4.903    
                         output delay                -1.000     3.903    
  -------------------------------------------------------------------
                         required time                          3.903    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[4]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 2.664ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y186                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y186        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AC26                 OBUF (Prop_obuf_I_O)         2.317     5.331 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.331    O_NAND_CH0_CE[4]
    AC26                                                              r  O_NAND_CH0_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[5]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 2.663ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y185                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y185        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AD26                 OBUF (Prop_obuf_I_O)         2.316     5.330 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.330    O_NAND_CH0_CE[5]
    AD26                                                              r  O_NAND_CH0_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[7]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 2.655ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y183                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AE30                 OBUF (Prop_obuf_I_O)         2.308     5.321 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.321    O_NAND_CH0_CE[7]
    AE30                                                              r  O_NAND_CH0_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[3]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 2.642ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y188                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AB25                 OBUF (Prop_obuf_I_O)         2.295     5.311 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.311    O_NAND_CH0_CE[3]
    AB25                                                              r  O_NAND_CH0_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[6]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 2.644ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y184                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AD30                 OBUF (Prop_obuf_I_O)         2.297     5.310 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.310    O_NAND_CH0_CE[6]
    AD30                                                              r  O_NAND_CH0_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[2]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.631ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y189                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AA28                 OBUF (Prop_obuf_I_O)         2.284     5.300 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.300    O_NAND_CH0_CE[2]
    AA28                                                              r  O_NAND_CH0_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[1]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.631ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y190                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AA27                 OBUF (Prop_obuf_I_O)         2.284     5.300 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.300    O_NAND_CH0_CE[1]
    AA27                                                              r  O_NAND_CH0_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[0]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 2.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.330     2.670    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y191                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.017 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.017    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AA29                 OBUF (Prop_obuf_I_O)         2.278     5.295 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.295    O_NAND_CH0_CE[0]
    AA29                                                              r  O_NAND_CH0_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CLE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.887ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     1.405    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y136                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC24                 OBUF (Prop_obuf_I_O)         0.695     2.292 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.292    O_NAND_CH0_CLE
    AC24                                                              r  O_NAND_CH0_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.243     2.549    
                         output delay                -1.000     1.549    
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_ALE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     1.405    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y135                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y135        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    AD24                 OBUF (Prop_obuf_I_O)         0.697     2.294 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.294    O_NAND_CH0_ALE
    AD24                                                              r  O_NAND_CH0_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.243     2.549    
                         output delay                -1.000     1.549    
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[0]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 1.526ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.639     1.390    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y191                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.582 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.582    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AA29                 OBUF (Prop_obuf_I_O)         1.334     2.916 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.916    O_NAND_CH0_CE[0]
    AA29                                                              r  O_NAND_CH0_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[1]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 1.532ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.638     1.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y190                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.581 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.581    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AA27                 OBUF (Prop_obuf_I_O)         1.340     2.921 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.921    O_NAND_CH0_CE[1]
    AA27                                                              r  O_NAND_CH0_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[2]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 1.533ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.638     1.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y189                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.581 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.581    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AA28                 OBUF (Prop_obuf_I_O)         1.341     2.922 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.922    O_NAND_CH0_CE[2]
    AA28                                                              r  O_NAND_CH0_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[6]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.546ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y184                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AD30                 OBUF (Prop_obuf_I_O)         1.354     2.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.933    O_NAND_CH0_CE[6]
    AD30                                                              r  O_NAND_CH0_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[3]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 1.544ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.638     1.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y188                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.581 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.581    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AB25                 OBUF (Prop_obuf_I_O)         1.352     2.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.933    O_NAND_CH0_CE[3]
    AB25                                                              r  O_NAND_CH0_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[7]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y183                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AE30                 OBUF (Prop_obuf_I_O)         1.364     2.943 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.943    O_NAND_CH0_CE[7]
    AE30                                                              r  O_NAND_CH0_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[5]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y185                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y185        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AD26                 OBUF (Prop_obuf_I_O)         1.373     2.952 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.952    O_NAND_CH0_CE[5]
    AD26                                                              r  O_NAND_CH0_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[4]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y186                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y186        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AC26                 OBUF (Prop_obuf_I_O)         1.373     2.952 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.952    O_NAND_CH0_CE[4]
    AC26                                                              r  O_NAND_CH0_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.208    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH1_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[6]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 2.570ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.329     2.669    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y102                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/I
    AC22                 OBUFT (Prop_obuft_I_O)       2.223     5.239 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.239    IO_NAND_CH1_DQ[6]
    AC22                                                              r  IO_NAND_CH1_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[7]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 2.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.329     2.669    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y101                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/I
    AC23                 OBUFT (Prop_obuft_I_O)       2.218     5.234 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.234    IO_NAND_CH1_DQ[7]
    AC23                                                              r  IO_NAND_CH1_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[3]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 2.566ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.327     2.667    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y105                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y105        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/I
    AB24                 OBUFT (Prop_obuft_I_O)       2.219     5.233 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.233    IO_NAND_CH1_DQ[3]
    AB24                                                              r  IO_NAND_CH1_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[2]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 2.563ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.327     2.667    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y106                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/I
    AA24                 OBUFT (Prop_obuft_I_O)       2.216     5.230 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.230    IO_NAND_CH1_DQ[2]
    AA24                                                              r  IO_NAND_CH1_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[4]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 2.553ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.328     2.668    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/I
    AA22                 OBUFT (Prop_obuft_I_O)       2.206     5.221 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.221    IO_NAND_CH1_DQ[4]
    AA22                                                              r  IO_NAND_CH1_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[5]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.552ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.328     2.668    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/I
    AA23                 OBUFT (Prop_obuft_I_O)       2.205     5.220 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.220    IO_NAND_CH1_DQ[5]
    AA23                                                              r  IO_NAND_CH1_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[0]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.552ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.326     2.666    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y110        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/I
    W21                  OBUFT (Prop_obuft_I_O)       2.205     5.218 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.218    IO_NAND_CH1_DQ[0]
    W21                                                               r  IO_NAND_CH1_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[1]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.552ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.326     2.666    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y109                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y109        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.205     5.218 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.218    IO_NAND_CH1_DQ[1]
    Y21                                                               r  IO_NAND_CH1_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[0]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.656     1.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y110        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/T
    W21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH1_DQ[0]
    W21                                                               r  IO_NAND_CH1_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[1]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.656     1.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y109                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y109        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/T
    Y21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH1_DQ[1]
    Y21                                                               r  IO_NAND_CH1_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[2]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.657     1.408    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y106                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/T
    AA24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH1_DQ[2]
    AA24                                                              r  IO_NAND_CH1_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[3]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.657     1.408    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y105                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y105        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/T
    AB24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH1_DQ[3]
    AB24                                                              r  IO_NAND_CH1_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[4]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/T
    AA22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[4]
    AA22                                                              r  IO_NAND_CH1_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[5]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/T
    AA23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[5]
    AA23                                                              r  IO_NAND_CH1_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[6]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y102                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/T
    AC22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[6]
    AC22                                                              r  IO_NAND_CH1_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[7]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y101                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/T
    AC23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[7]
    AC23                                                              r  IO_NAND_CH1_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH1_WEToNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_ALE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH1_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 1.210ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 4.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.857     1.656    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y198                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y198        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.877 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.877    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    Y30                  OBUF (Prop_obuf_I_O)         0.989     2.866 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.866    O_NAND_CH1_ALE
    Y30                                                               r  O_NAND_CH1_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     3.905    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         0.813     4.910 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.910    O_NAND_CH1_WE
    AF19                                                              f  O_NAND_CH1_WE
                         clock pessimism              0.048     4.958    
                         clock uncertainty           -0.154     4.803    
                         output delay                -1.000     3.803    
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CLE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH1_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 1.173ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 4.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.870     1.669    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y100                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y100        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.890 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.890    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC21                 OBUF (Prop_obuf_I_O)         0.952     2.842 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.842    O_NAND_CH1_CLE
    AC21                                                              r  O_NAND_CH1_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     3.905    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         0.813     4.910 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.910    O_NAND_CH1_WE
    AF19                                                              f  O_NAND_CH1_WE
                         clock pessimism              0.243     5.153    
                         clock uncertainty           -0.154     4.998    
                         output delay                -1.000     3.998    
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[4]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 2.658ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.321     2.661    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y118                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.008 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.008    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AK17                 OBUF (Prop_obuf_I_O)         2.311     5.319 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.319    O_NAND_CH1_CE[4]
    AK17                                                              r  O_NAND_CH1_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[5]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 2.657ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.321     2.661    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y117                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.008 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.008    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AK18                 OBUF (Prop_obuf_I_O)         2.310     5.318 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.318    O_NAND_CH1_CE[5]
    AK18                                                              r  O_NAND_CH1_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[3]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 2.648ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.318     2.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y119                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.005 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.005    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AK20                 OBUF (Prop_obuf_I_O)         2.301     5.306 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.306    O_NAND_CH1_CE[3]
    AK20                                                              r  O_NAND_CH1_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[2]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 2.646ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.318     2.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y120                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.005 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.005    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AJ20                 OBUF (Prop_obuf_I_O)         2.299     5.304 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.304    O_NAND_CH1_CE[2]
    AJ20                                                              r  O_NAND_CH1_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[7]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.637ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.323     2.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y115                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.010 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.010    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AJ19                 OBUF (Prop_obuf_I_O)         2.290     5.300 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.300    O_NAND_CH1_CE[7]
    AJ19                                                              r  O_NAND_CH1_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[6]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 2.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.323     2.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y116                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y116        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.010 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.010    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AH19                 OBUF (Prop_obuf_I_O)         2.287     5.297 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.297    O_NAND_CH1_CE[6]
    AH19                                                              r  O_NAND_CH1_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[1]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 2.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.315     2.655    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y123                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y123        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.002 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.002    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AH21                 OBUF (Prop_obuf_I_O)         2.287     5.289 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.289    O_NAND_CH1_CE[1]
    AH21                                                              r  O_NAND_CH1_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[0]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 2.632ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.315     2.655    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y124                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y124        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.002 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.002    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AG21                 OBUF (Prop_obuf_I_O)         2.285     5.287 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.287    O_NAND_CH1_CE[0]
    AG21                                                              r  O_NAND_CH1_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                  2.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_ALE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.981ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.640     1.391    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y198                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y198        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.583 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.583    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    Y30                  OBUF (Prop_obuf_I_O)         0.789     2.372 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.372    O_NAND_CH1_ALE
    Y30                                                               r  O_NAND_CH1_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.048     2.849    
                         output delay                -1.000     1.849    
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CLE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y100                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y100        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.601 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.601    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC21                 OBUF (Prop_obuf_I_O)         0.752     2.353 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.353    O_NAND_CH1_CLE
    AC21                                                              r  O_NAND_CH1_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[0]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.534ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.648     1.399    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y124                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y124        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.591 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.591    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AG21                 OBUF (Prop_obuf_I_O)         1.342     2.933 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.933    O_NAND_CH1_CE[0]
    AG21                                                              r  O_NAND_CH1_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[1]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.648     1.399    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y123                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y123        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.591 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.591    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AH21                 OBUF (Prop_obuf_I_O)         1.343     2.934 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.934    O_NAND_CH1_CE[1]
    AH21                                                              r  O_NAND_CH1_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[6]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     1.405    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y116                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y116        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AH19                 OBUF (Prop_obuf_I_O)         1.343     2.940 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.940    O_NAND_CH1_CE[6]
    AH19                                                              r  O_NAND_CH1_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[7]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 1.539ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.654     1.405    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y115                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AJ19                 OBUF (Prop_obuf_I_O)         1.347     2.944 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.944    O_NAND_CH1_CE[7]
    AJ19                                                              r  O_NAND_CH1_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[2]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 1.548ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.650     1.401    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y120                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.593 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.593    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AJ20                 OBUF (Prop_obuf_I_O)         1.356     2.949 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.949    O_NAND_CH1_CE[2]
    AJ20                                                              r  O_NAND_CH1_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[3]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 1.549ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.650     1.401    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y119                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.593 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.593    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AK20                 OBUF (Prop_obuf_I_O)         1.357     2.950 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.950    O_NAND_CH1_CE[3]
    AK20                                                              r  O_NAND_CH1_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[5]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 1.559ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.652     1.403    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y117                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.595 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.595    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AK18                 OBUF (Prop_obuf_I_O)         1.367     2.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.962    O_NAND_CH1_CE[5]
    AK18                                                              r  O_NAND_CH1_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[4]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 1.559ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.652     1.403    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y118                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.595 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.595    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AK17                 OBUF (Prop_obuf_I_O)         1.367     2.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.962    O_NAND_CH1_CE[4]
    AK17                                                              r  O_NAND_CH1_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=44, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        9.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.316ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.629ns  (logic 0.198ns (31.497%)  route 0.431ns (68.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y270                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X57Y270        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.431     0.629    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[6]
    SLICE_X58Y270        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y270        FDCE (Setup_fdce_C_D)       -0.055     9.945    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.945    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  9.316    

Slack (MET) :             9.355ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.630ns  (logic 0.216ns (34.288%)  route 0.414ns (65.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y249                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X53Y249        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.414     0.630    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X53Y247        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y247        FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  9.355    

Slack (MET) :             9.363ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.549ns  (logic 0.232ns (42.270%)  route 0.317ns (57.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y262                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X70Y262        FDCE (Prop_fdce_C_Q)         0.232     0.232 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.317     0.549    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X68Y263        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y263        FDCE (Setup_fdce_C_D)       -0.088     9.912    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  9.363    

Slack (MET) :             9.382ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.603ns  (logic 0.216ns (35.839%)  route 0.387ns (64.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y271                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X55Y271        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.387     0.603    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X60Y271        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y271        FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  9.382    

Slack (MET) :             9.385ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.600ns  (logic 0.254ns (42.368%)  route 0.346ns (57.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y262                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X70Y262        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.346     0.600    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X68Y261        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y261        FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  9.385    

Slack (MET) :             9.387ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.635ns  (logic 0.254ns (39.997%)  route 0.381ns (60.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X36Y237        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.381     0.635    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X36Y239        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y239        FDCE (Setup_fdce_C_D)        0.022    10.022    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  9.387    

Slack (MET) :             9.403ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.604ns  (logic 0.254ns (42.078%)  route 0.350ns (57.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X36Y237        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.350     0.604    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X36Y239        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y239        FDCE (Setup_fdce_C_D)        0.007    10.007    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  9.403    

Slack (MET) :             9.417ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.590ns  (logic 0.216ns (36.597%)  route 0.374ns (63.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y271                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X55Y271        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.374     0.590    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X58Y271        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y271        FDCE (Setup_fdce_C_D)        0.007    10.007    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  9.417    

Slack (MET) :             9.423ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.562ns  (logic 0.216ns (38.459%)  route 0.346ns (61.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y241                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X23Y241        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.346     0.562    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X21Y241        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y241        FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  9.423    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.483ns  (logic 0.198ns (41.032%)  route 0.285ns (58.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y268                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X72Y268        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.285     0.483    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X72Y269        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y269        FDCE (Setup_fdce_C_D)       -0.092     9.908    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  9.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[37]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 0.216ns (2.479%)  route 8.499ns (97.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.499    11.496    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_rst
    SLICE_X33Y197        FDCE                                         f  Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.025    12.265    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X33Y197                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[37]/C
                         clock pessimism              0.112    12.377    
                         clock uncertainty           -0.154    12.223    
    SLICE_X33Y197        FDCE (Recov_fdce_C_CLR)     -0.206    12.017    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[37]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[47]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 0.216ns (2.479%)  route 8.499ns (97.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.499    11.496    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_rst
    SLICE_X33Y197        FDCE                                         f  Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.025    12.265    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X33Y197                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[47]/C
                         clock pessimism              0.112    12.377    
                         clock uncertainty           -0.154    12.223    
    SLICE_X33Y197        FDCE (Recov_fdce_C_CLR)     -0.206    12.017    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[47]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.216ns (2.491%)  route 8.457ns (97.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.457    11.454    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/iReset
    SLICE_X7Y172         FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.122    12.362    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X7Y172                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/C
                         clock pessimism              0.112    12.474    
                         clock uncertainty           -0.154    12.320    
    SLICE_X7Y172         FDCE (Recov_fdce_C_CLR)     -0.206    12.114    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.216ns (2.491%)  route 8.457ns (97.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.457    11.454    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/iReset
    SLICE_X7Y172         FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.122    12.362    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X7Y172                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/C
                         clock pessimism              0.112    12.474    
                         clock uncertainty           -0.154    12.320    
    SLICE_X7Y172         FDCE (Recov_fdce_C_CLR)     -0.206    12.114    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_ChipEnable_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.216ns (2.494%)  route 8.446ns (97.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.362ns = ( 12.362 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.446    11.443    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/iReset
    SLICE_X5Y172         FDCE                                         f  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_ChipEnable_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.122    12.362    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/iSystemClock
    SLICE_X5Y172                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_ChipEnable_reg[13]/C
                         clock pessimism              0.112    12.474    
                         clock uncertainty           -0.154    12.320    
    SLICE_X5Y172         FDCE (Recov_fdce_C_CLR)     -0.206    12.114    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_CAL/rPO_ChipEnable_reg[13]
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 0.216ns (2.505%)  route 8.408ns (97.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 12.265 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.408    11.405    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_rst
    SLICE_X32Y198        FDCE                                         f  Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.025    12.265    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/rd_clk
    SLICE_X32Y198                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]/C
                         clock pessimism              0.112    12.377    
                         clock uncertainty           -0.154    12.223    
    SLICE_X32Y198        FDCE (Recov_fdce_C_CLR)     -0.145    12.078    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CWChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[33]
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.216ns (2.494%)  route 8.445ns (97.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.445    11.442    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iReset
    SLICE_X1Y172         FDCE                                         f  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.124    12.364    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iSystemClock
    SLICE_X1Y172                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[10]/C
                         clock pessimism              0.112    12.476    
                         clock uncertainty           -0.154    12.322    
    SLICE_X1Y172         FDCE (Recov_fdce_C_CLR)     -0.206    12.116    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[10]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.216ns (2.494%)  route 8.445ns (97.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.445    11.442    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iReset
    SLICE_X1Y172         FDCE                                         f  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.124    12.364    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iSystemClock
    SLICE_X1Y172                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[11]/C
                         clock pessimism              0.112    12.476    
                         clock uncertainty           -0.154    12.322    
    SLICE_X1Y172         FDCE (Recov_fdce_C_CLR)     -0.206    12.116    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[11]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.216ns (2.494%)  route 8.445ns (97.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.445    11.442    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iReset
    SLICE_X1Y172         FDCE                                         f  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.124    12.364    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iSystemClock
    SLICE_X1Y172                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[12]/C
                         clock pessimism              0.112    12.476    
                         clock uncertainty           -0.154    12.322    
    SLICE_X1Y172         FDCE (Recov_fdce_C_CLR)     -0.206    12.116    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[12]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 0.216ns (2.494%)  route 8.445ns (97.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.364ns = ( 12.364 - 10.000 ) 
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.441     2.781    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y283                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y283        FDRE (Prop_fdre_C_Q)         0.216     2.997 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=3571, routed)        8.445    11.442    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iReset
    SLICE_X1Y172         FDCE                                         f  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       1.124    12.364    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/iSystemClock
    SLICE_X1Y172                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[13]/C
                         clock pessimism              0.112    12.476    
                         clock uncertainty           -0.154    12.322    
    SLICE_X1Y172         FDCE (Recov_fdce_C_CLR)     -0.206    12.116    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DO/rPO_ChipEnable_reg[13]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  0.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.812%)  route 0.105ns (51.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.684     1.435    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X72Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.105     1.640    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X70Y272        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.930     1.729    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.261     1.468    
    SLICE_X70Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.418    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.812%)  route 0.105ns (51.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.684     1.435    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X72Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.105     1.640    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X70Y272        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.930     1.729    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.261     1.468    
    SLICE_X70Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.418    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.812%)  route 0.105ns (51.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.684     1.435    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X72Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.105     1.640    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X70Y272        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.930     1.729    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.261     1.468    
    SLICE_X70Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.418    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.812%)  route 0.105ns (51.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.684     1.435    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X72Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.105     1.640    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X70Y272        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.930     1.729    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.261     1.468    
    SLICE_X70Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.418    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.812%)  route 0.105ns (51.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.684     1.435    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X72Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y272        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.105     1.640    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X70Y272        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.930     1.729    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X70Y272                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.261     1.468    
    SLICE_X70Y272        FDCE (Remov_fdce_C_CLR)     -0.050     1.418    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.724%)  route 0.093ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.691     1.442    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_fdpe_C_Q)         0.100     1.542 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.093     1.635    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X70Y267        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.935     1.734    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X70Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.280     1.454    
    SLICE_X70Y267        FDCE (Remov_fdce_C_CLR)     -0.050     1.404    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.724%)  route 0.093ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.691     1.442    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_fdpe_C_Q)         0.100     1.542 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.093     1.635    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X70Y267        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.935     1.734    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X70Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.280     1.454    
    SLICE_X70Y267        FDCE (Remov_fdce_C_CLR)     -0.050     1.404    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.724%)  route 0.093ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.691     1.442    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_fdpe_C_Q)         0.100     1.542 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.093     1.635    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X70Y267        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.935     1.734    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X70Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.280     1.454    
    SLICE_X70Y267        FDCE (Remov_fdce_C_CLR)     -0.050     1.404    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.724%)  route 0.093ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.691     1.442    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_fdpe_C_Q)         0.100     1.542 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.093     1.635    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X70Y267        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.935     1.734    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X70Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.280     1.454    
    SLICE_X70Y267        FDCE (Remov_fdce_C_CLR)     -0.050     1.404    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.724%)  route 0.093ns (48.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.691     1.442    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y267        FDPE (Prop_fdpe_C_Q)         0.100     1.542 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.093     1.635    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I3[0]
    SLICE_X70Y267        FDPE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24522, routed)       0.935     1.734    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X70Y267                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.280     1.454    
    SLICE_X70Y267        FDPE (Remov_fdpe_C_PRE)     -0.052     1.402    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.259ns (6.835%)  route 3.530ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.305     6.744    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X111Y205       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.107     7.347    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
                         clock pessimism              0.186     7.533    
                         clock uncertainty           -0.083     7.450    
    SLICE_X111Y205       FDCE (Recov_fdce_C_CLR)     -0.206     7.244    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.259ns (6.835%)  route 3.530ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.305     6.744    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X111Y205       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.107     7.347    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/C
                         clock pessimism              0.186     7.533    
                         clock uncertainty           -0.083     7.450    
    SLICE_X111Y205       FDCE (Recov_fdce_C_CLR)     -0.206     7.244    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.259ns (6.835%)  route 3.530ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.305     6.744    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X111Y205       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.107     7.347    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]/C
                         clock pessimism              0.186     7.533    
                         clock uncertainty           -0.083     7.450    
    SLICE_X111Y205       FDCE (Recov_fdce_C_CLR)     -0.206     7.244    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.259ns (6.835%)  route 3.530ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.305     6.744    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X111Y205       FDPE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.107     7.347    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]/C
                         clock pessimism              0.186     7.533    
                         clock uncertainty           -0.083     7.450    
    SLICE_X111Y205       FDPE (Recov_fdpe_C_PRE)     -0.171     7.279    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.279    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.259ns (6.939%)  route 3.474ns (93.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 7.353 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.249     6.688    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/I80
    SLICE_X130Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.113     7.353    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/s0_axi_aclk
    SLICE_X130Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[6]/C
                         clock pessimism              0.186     7.539    
                         clock uncertainty           -0.083     7.456    
    SLICE_X130Y213       FDCE (Recov_fdce_C_CLR)     -0.206     7.250    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.259ns (6.939%)  route 3.474ns (93.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 7.353 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.249     6.688    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/I80
    SLICE_X130Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.113     7.353    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/s0_axi_aclk
    SLICE_X130Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]/C
                         clock pessimism              0.186     7.539    
                         clock uncertainty           -0.083     7.456    
    SLICE_X130Y213       FDCE (Recov_fdce_C_CLR)     -0.206     7.250    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.259ns (6.949%)  route 3.468ns (93.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 7.349 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.243     6.682    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/I4
    SLICE_X127Y216       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.109     7.349    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X127Y216                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]/C
                         clock pessimism              0.186     7.535    
                         clock uncertainty           -0.083     7.452    
    SLICE_X127Y216       FDCE (Recov_fdce_C_CLR)     -0.206     7.246    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.259ns (6.949%)  route 3.468ns (93.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 7.349 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.243     6.682    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/I4
    SLICE_X127Y216       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.109     7.349    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X127Y216                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[2]/C
                         clock pessimism              0.186     7.535    
                         clock uncertainty           -0.083     7.452    
    SLICE_X127Y216       FDCE (Recov_fdce_C_CLR)     -0.206     7.246    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[2]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.259ns (6.949%)  route 3.468ns (93.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 7.349 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.243     6.682    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/I4
    SLICE_X127Y216       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.109     7.349    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X127Y216                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]/C
                         clock pessimism              0.186     7.535    
                         clock uncertainty           -0.083     7.452    
    SLICE_X127Y216       FDCE (Recov_fdce_C_CLR)     -0.206     7.246    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.259ns (6.967%)  route 3.458ns (93.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 7.352 - 5.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.615     2.955    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X44Y302                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y302        FDRE (Prop_fdre_C_Q)         0.216     3.171 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.225     4.396    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X75Y273        LUT1 (Prop_lut1_I0_O)        0.043     4.439 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.233     6.672    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/I80
    SLICE_X130Y214       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        1.112     7.352    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/s0_axi_aclk
    SLICE_X130Y214                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[0]/C
                         clock pessimism              0.186     7.538    
                         clock uncertainty           -0.083     7.455    
    SLICE_X130Y214       FDCE (Recov_fdce_C_CLR)     -0.206     7.249    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.249    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                  0.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.137%)  route 0.297ns (69.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.626     1.377    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y207       FDCE (Prop_fdce_C_Q)         0.100     1.477 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=15, routed)          0.116     1.593    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X111Y207       LUT6 (Prop_lut6_I1_O)        0.028     1.621 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_3/O
                         net (fo=88, routed)          0.181     1.802    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/O47_repN_3_alias
    SLICE_X116Y207       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.854     1.653    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X116Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[8]/C
                         clock pessimism             -0.241     1.412    
    SLICE_X116Y207       FDCE (Remov_fdce_C_CLR)     -0.069     1.343    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.137%)  route 0.297ns (69.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.626     1.377    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y207       FDCE (Prop_fdce_C_Q)         0.100     1.477 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=15, routed)          0.116     1.593    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X111Y207       LUT6 (Prop_lut6_I1_O)        0.028     1.621 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_3/O
                         net (fo=88, routed)          0.181     1.802    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/O47_repN_3_alias
    SLICE_X116Y207       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.854     1.653    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X116Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[9]/C
                         clock pessimism             -0.241     1.412    
    SLICE_X116Y207       FDCE (Remov_fdce_C_CLR)     -0.069     1.343    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.137%)  route 0.297ns (69.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.626     1.377    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y207       FDCE (Prop_fdce_C_Q)         0.100     1.477 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=15, routed)          0.116     1.593    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X111Y207       LUT6 (Prop_lut6_I1_O)        0.028     1.621 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_3/O
                         net (fo=88, routed)          0.181     1.802    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/O47_repN_3_alias
    SLICE_X116Y207       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.854     1.653    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X116Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[6]/C
                         clock pessimism             -0.241     1.412    
    SLICE_X116Y207       FDCE (Remov_fdce_C_CLR)     -0.069     1.343    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_p1_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.227%)  route 0.423ns (76.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.627     1.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y205       FDCE (Prop_fdce_C_Q)         0.100     1.478 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/Q
                         net (fo=22, routed)          0.296     1.774    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[1]
    SLICE_X107Y199       LUT6 (Prop_lut6_I3_O)        0.028     1.802 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_4/O
                         net (fo=317, routed)         0.127     1.929    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/O47_repN_4_alias
    SLICE_X104Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_p1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.750     1.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X104Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_p1_reg[5]/C
                         clock pessimism             -0.056     1.493    
    SLICE_X104Y199       FDCE (Remov_fdce_C_CLR)     -0.069     1.424    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_p1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.227%)  route 0.423ns (76.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.627     1.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y205       FDCE (Prop_fdce_C_Q)         0.100     1.478 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/Q
                         net (fo=22, routed)          0.296     1.774    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[1]
    SLICE_X107Y199       LUT6 (Prop_lut6_I3_O)        0.028     1.802 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_4/O
                         net (fo=317, routed)         0.127     1.929    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/O47_repN_4_alias
    SLICE_X104Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.750     1.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X104Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[1]/C
                         clock pessimism             -0.056     1.493    
    SLICE_X104Y199       FDCE (Remov_fdce_C_CLR)     -0.069     1.424    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.227%)  route 0.423ns (76.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.627     1.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y205       FDCE (Prop_fdce_C_Q)         0.100     1.478 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/Q
                         net (fo=22, routed)          0.296     1.774    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[1]
    SLICE_X107Y199       LUT6 (Prop_lut6_I3_O)        0.028     1.802 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_4/O
                         net (fo=317, routed)         0.127     1.929    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/O47_repN_4_alias
    SLICE_X104Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.750     1.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X104Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[2]/C
                         clock pessimism             -0.056     1.493    
    SLICE_X104Y199       FDCE (Remov_fdce_C_CLR)     -0.069     1.424    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.227%)  route 0.423ns (76.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.627     1.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y205       FDCE (Prop_fdce_C_Q)         0.100     1.478 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/Q
                         net (fo=22, routed)          0.296     1.774    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[1]
    SLICE_X107Y199       LUT6 (Prop_lut6_I3_O)        0.028     1.802 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_4/O
                         net (fo=317, routed)         0.127     1.929    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/O47_repN_4_alias
    SLICE_X104Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.750     1.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X104Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[5]/C
                         clock pessimism             -0.056     1.493    
    SLICE_X104Y199       FDCE (Remov_fdce_C_CLR)     -0.069     1.424    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.128ns (23.227%)  route 0.423ns (76.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.627     1.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y205       FDCE (Prop_fdce_C_Q)         0.100     1.478 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/Q
                         net (fo=22, routed)          0.296     1.774    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[1]
    SLICE_X107Y199       LUT6 (Prop_lut6_I3_O)        0.028     1.802 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_4/O
                         net (fo=317, routed)         0.127     1.929    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/O47_repN_4_alias
    SLICE_X104Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.750     1.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X104Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[6]/C
                         clock pessimism             -0.056     1.493    
    SLICE_X104Y199       FDCE (Remov_fdce_C_CLR)     -0.069     1.424    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/r_front_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.128ns (27.055%)  route 0.345ns (72.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.626     1.377    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y207       FDCE (Prop_fdce_C_Q)         0.100     1.477 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=15, routed)          0.116     1.593    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X111Y207       LUT6 (Prop_lut6_I1_O)        0.028     1.621 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_3/O
                         net (fo=88, routed)          0.229     1.850    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/O47_repN_3_alias
    SLICE_X117Y205       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.855     1.654    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X117Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[8]/C
                         clock pessimism             -0.241     1.413    
    SLICE_X117Y205       FDCE (Remov_fdce_C_CLR)     -0.069     1.344    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.128ns (22.743%)  route 0.435ns (77.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.627     1.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y205                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y205       FDCE (Prop_fdce_C_Q)         0.100     1.478 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/Q
                         net (fo=22, routed)          0.247     1.725    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[3]
    SLICE_X114Y194       LUT6 (Prop_lut6_I2_O)        0.028     1.753 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2_replica_2/O
                         net (fo=192, routed)         0.187     1.941    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/O47_repN_2_alias
    SLICE_X99Y194        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2106, routed)        0.747     1.546    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X99Y194                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]/C
                         clock pessimism             -0.056     1.490    
    SLICE_X99Y194        FDCE (Remov_fdce_C_CLR)     -0.069     1.421    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.259ns (10.129%)  route 2.298ns (89.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.048     5.342    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X24Y248        FDCE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X24Y248                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X24Y248        FDCE (Recov_fdce_C_CLR)     -0.206     6.310    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.259ns (10.129%)  route 2.298ns (89.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.048     5.342    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X24Y248        FDCE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X24Y248                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X24Y248        FDCE (Recov_fdce_C_CLR)     -0.206     6.310    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.259ns (10.129%)  route 2.298ns (89.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.048     5.342    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X24Y248        FDCE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X24Y248                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X24Y248        FDCE (Recov_fdce_C_CLR)     -0.206     6.310    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.259ns (10.129%)  route 2.298ns (89.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.048     5.342    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X24Y248        FDCE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X24Y248                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X24Y248        FDCE (Recov_fdce_C_CLR)     -0.206     6.310    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.259ns (10.842%)  route 2.130ns (89.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          0.880     5.174    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X24Y249        FDCE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X24Y249                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X24Y249        FDCE (Recov_fdce_C_CLR)     -0.206     6.310    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.259ns (10.682%)  route 2.166ns (89.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 6.405 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          0.916     5.210    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/AR[0]
    SLICE_X21Y248        FDPE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.165     6.405    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X21Y248                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.186     6.591    
                         clock uncertainty           -0.070     6.521    
    SLICE_X21Y248        FDPE (Recov_fdpe_C_PRE)     -0.171     6.350    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.350    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.259ns (10.842%)  route 2.130ns (89.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          0.880     5.174    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X24Y249        FDPE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X24Y249                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X24Y249        FDPE (Recov_fdpe_C_PRE)     -0.171     6.345    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.259ns (10.802%)  route 2.139ns (89.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 6.403 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          0.889     5.183    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]
    SLICE_X22Y244        FDPE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.163     6.403    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X22Y244                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.186     6.589    
                         clock uncertainty           -0.070     6.519    
    SLICE_X22Y244        FDPE (Recov_fdpe_C_PRE)     -0.145     6.374    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.374    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.259ns (10.962%)  route 2.104ns (89.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          0.854     5.148    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]
    SLICE_X25Y246        FDPE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y246                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X25Y246        FDPE (Recov_fdpe_C_PRE)     -0.171     6.345    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -5.148    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.259ns (11.308%)  route 2.031ns (88.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 6.400 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X37Y278                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y278        FDRE (Prop_fdre_C_Q)         0.216     3.001 r  proc_sys_reset_3/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=37, routed)          1.250     4.251    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X36Y252        LUT1 (Prop_lut1_I0_O)        0.043     4.294 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          0.781     5.075    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X24Y247        FDCE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.160     6.400    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X24Y247                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/C
                         clock pessimism              0.186     6.586    
                         clock uncertainty           -0.070     6.516    
    SLICE_X24Y247        FDCE (Recov_fdce_C_CLR)     -0.206     6.310    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  1.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.883%)  route 0.100ns (50.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.701     1.452    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y282                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y282        FDPE (Prop_fdpe_C_Q)         0.100     1.552 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.100     1.652    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X54Y282        FDCE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.943     1.742    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y282                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.261     1.481    
    SLICE_X54Y282        FDCE (Remov_fdce_C_CLR)     -0.050     1.431    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.883%)  route 0.100ns (50.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.701     1.452    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y282                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y282        FDPE (Prop_fdpe_C_Q)         0.100     1.552 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.100     1.652    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X54Y282        FDPE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.943     1.742    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X54Y282                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.261     1.481    
    SLICE_X54Y282        FDPE (Remov_fdpe_C_PRE)     -0.052     1.429    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.707%)  route 0.090ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y263        FDPE (Prop_fdpe_C_Q)         0.100     1.557 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.090     1.647    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X36Y263        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.951     1.750    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.280     1.470    
    SLICE_X36Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.420    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.707%)  route 0.090ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y263        FDPE (Prop_fdpe_C_Q)         0.100     1.557 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.090     1.647    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X36Y263        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.951     1.750    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.280     1.470    
    SLICE_X36Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.420    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.707%)  route 0.090ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y263        FDPE (Prop_fdpe_C_Q)         0.100     1.557 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.090     1.647    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X36Y263        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.951     1.750    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.280     1.470    
    SLICE_X36Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.420    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.707%)  route 0.090ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y263        FDPE (Prop_fdpe_C_Q)         0.100     1.557 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.090     1.647    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X36Y263        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.951     1.750    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.280     1.470    
    SLICE_X36Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.420    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.707%)  route 0.090ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y263        FDPE (Prop_fdpe_C_Q)         0.100     1.557 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.090     1.647    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X36Y263        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.951     1.750    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.280     1.470    
    SLICE_X36Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.420    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.707%)  route 0.090ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y263        FDPE (Prop_fdpe_C_Q)         0.100     1.557 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.090     1.647    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X36Y263        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.951     1.750    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.280     1.470    
    SLICE_X36Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.420    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.707%)  route 0.090ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y263        FDPE (Prop_fdpe_C_Q)         0.100     1.557 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.090     1.647    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X36Y263        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.951     1.750    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y263                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.280     1.470    
    SLICE_X36Y263        FDCE (Remov_fdce_C_CLR)     -0.050     1.420    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.163%)  route 0.193ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.709     1.460    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X47Y250                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y250        FDPE (Prop_fdpe_C_Q)         0.100     1.560 f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.193     1.753    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X52Y249        FDPE                                         f  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.854     1.653    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X52Y249                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.076     1.577    
    SLICE_X52Y249        FDPE (Remov_fdpe_C_PRE)     -0.052     1.525    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cq_phase_tag_reg[5]/PRE
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.313ns (11.280%)  route 2.462ns (88.720%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns = ( 8.649 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.916     7.260    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X139Y212       LUT2 (Prop_lut2_I0_O)        0.054     7.314 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[5]_i_2/O
                         net (fo=9, routed)           0.419     7.733    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I69
    SLICE_X136Y217       FDPE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cq_phase_tag_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.113     8.649    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X136Y217                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cq_phase_tag_reg[5]/C
                         clock pessimism              0.286     8.935    
                         clock uncertainty           -0.065     8.870    
    SLICE_X136Y217       FDPE (Recov_fdpe_C_PRE)     -0.267     8.603    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_cq_phase_tag_reg[5]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.310ns (11.388%)  route 2.412ns (88.612%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 8.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.888     7.232    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X142Y212       LUT2 (Prop_lut2_I0_O)        0.051     7.283 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[2]_i_2/O
                         net (fo=9, routed)           0.397     7.680    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I72
    SLICE_X139Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.117     8.653    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X139Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[1]/C
                         clock pessimism              0.286     8.939    
                         clock uncertainty           -0.065     8.874    
    SLICE_X139Y213       FDCE (Recov_fdce_C_CLR)     -0.295     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.310ns (11.388%)  route 2.412ns (88.612%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 8.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.888     7.232    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X142Y212       LUT2 (Prop_lut2_I0_O)        0.051     7.283 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[2]_i_2/O
                         net (fo=9, routed)           0.397     7.680    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I72
    SLICE_X139Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.117     8.653    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X139Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]/C
                         clock pessimism              0.286     8.939    
                         clock uncertainty           -0.065     8.874    
    SLICE_X139Y213       FDCE (Recov_fdce_C_CLR)     -0.295     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[3]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.310ns (11.388%)  route 2.412ns (88.612%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 8.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.888     7.232    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X142Y212       LUT2 (Prop_lut2_I0_O)        0.051     7.283 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[2]_i_2/O
                         net (fo=9, routed)           0.397     7.680    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I72
    SLICE_X139Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.117     8.653    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X139Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[3]/C
                         clock pessimism              0.286     8.939    
                         clock uncertainty           -0.065     8.874    
    SLICE_X139Y213       FDCE (Recov_fdce_C_CLR)     -0.295     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[7]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.310ns (11.388%)  route 2.412ns (88.612%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns = ( 8.653 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.888     7.232    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X142Y212       LUT2 (Prop_lut2_I0_O)        0.051     7.283 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[2]_i_2/O
                         net (fo=9, routed)           0.397     7.680    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I72
    SLICE_X139Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.117     8.653    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X139Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[7]/C
                         clock pessimism              0.286     8.939    
                         clock uncertainty           -0.065     8.874    
    SLICE_X139Y213       FDCE (Recov_fdce_C_CLR)     -0.295     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.313ns (11.519%)  route 2.404ns (88.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 8.652 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.916     7.260    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X139Y212       LUT2 (Prop_lut2_I0_O)        0.054     7.314 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[5]_i_2/O
                         net (fo=9, routed)           0.362     7.675    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I69
    SLICE_X135Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.116     8.652    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X135Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[2]/C
                         clock pessimism              0.286     8.938    
                         clock uncertainty           -0.065     8.873    
    SLICE_X135Y213       FDCE (Recov_fdce_C_CLR)     -0.294     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[3]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.313ns (11.519%)  route 2.404ns (88.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 8.652 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.916     7.260    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X139Y212       LUT2 (Prop_lut2_I0_O)        0.054     7.314 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[5]_i_2/O
                         net (fo=9, routed)           0.362     7.675    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I69
    SLICE_X135Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.116     8.652    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X135Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[3]/C
                         clock pessimism              0.286     8.938    
                         clock uncertainty           -0.065     8.873    
    SLICE_X135Y213       FDCE (Recov_fdce_C_CLR)     -0.294     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.313ns (11.519%)  route 2.404ns (88.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 8.652 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.916     7.260    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X139Y212       LUT2 (Prop_lut2_I0_O)        0.054     7.314 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[5]_i_2/O
                         net (fo=9, routed)           0.362     7.675    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I69
    SLICE_X135Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.116     8.652    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X135Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[4]/C
                         clock pessimism              0.286     8.938    
                         clock uncertainty           -0.065     8.873    
    SLICE_X135Y213       FDCE (Recov_fdce_C_CLR)     -0.294     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[6]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.313ns (11.519%)  route 2.404ns (88.481%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 8.652 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.916     7.260    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X139Y212       LUT2 (Prop_lut2_I0_O)        0.054     7.314 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[5]_i_2/O
                         net (fo=9, routed)           0.362     7.675    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I69
    SLICE_X135Y213       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.116     8.652    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X135Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[6]/C
                         clock pessimism              0.286     8.938    
                         clock uncertainty           -0.065     8.873    
    SLICE_X135Y213       FDCE (Recov_fdce_C_CLR)     -0.294     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq5_tail_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.302ns (10.776%)  route 2.500ns (89.224%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 8.656 - 4.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.148     4.958    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y169                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y169       FDPE (Prop_fdpe_C_Q)         0.216     5.174 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=468, routed)         1.127     6.301    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X112Y208       LUT6 (Prop_lut6_I5_O)        0.043     6.344 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.869     7.213    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X132Y200       LUT2 (Prop_lut2_I0_O)        0.043     7.256 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_io_sq3_head_ptr[7]_i_3__0/O
                         net (fo=16, routed)          0.504     7.760    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/I116
    SLICE_X135Y203       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.120     8.656    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/CLK
    SLICE_X135Y203                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[2]/C
                         clock pessimism              0.286     8.942    
                         clock uncertainty           -0.065     8.877    
    SLICE_X135Y203       FDCE (Recov_fdce_C_CLR)     -0.206     8.671    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq3_head_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  0.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[0]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.281%)  route 0.245ns (65.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.028     2.533 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_io_sq5_head_ptr[7]_i_3__0/O
                         net (fo=16, routed)          0.134     2.666    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/I118
    SLICE_X136Y206       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/CLK
    SLICE_X136Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[0]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y206       FDCE (Remov_fdce_C_CLR)     -0.050     2.277    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[1]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.281%)  route 0.245ns (65.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.028     2.533 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_io_sq5_head_ptr[7]_i_3__0/O
                         net (fo=16, routed)          0.134     2.666    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/I118
    SLICE_X136Y206       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/CLK
    SLICE_X136Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[1]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y206       FDCE (Remov_fdce_C_CLR)     -0.050     2.277    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[2]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.281%)  route 0.245ns (65.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.028     2.533 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_io_sq5_head_ptr[7]_i_3__0/O
                         net (fo=16, routed)          0.134     2.666    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/I118
    SLICE_X136Y206       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/CLK
    SLICE_X136Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[2]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y206       FDCE (Remov_fdce_C_CLR)     -0.050     2.277    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[6]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.281%)  route 0.245ns (65.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.028     2.533 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_io_sq5_head_ptr[7]_i_3__0/O
                         net (fo=16, routed)          0.134     2.666    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/I118
    SLICE_X136Y206       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/CLK
    SLICE_X136Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[6]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y206       FDCE (Remov_fdce_C_CLR)     -0.050     2.277    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[3]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.193%)  route 0.258ns (66.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.028     2.533 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_io_sq5_head_ptr[7]_i_3__0/O
                         net (fo=16, routed)          0.146     2.679    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/I118
    SLICE_X134Y206       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.865     2.850    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/CLK
    SLICE_X134Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[3]/C
                         clock pessimism             -0.546     2.304    
    SLICE_X134Y206       FDCE (Remov_fdce_C_CLR)     -0.069     2.235    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[5]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.193%)  route 0.258ns (66.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.028     2.533 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_io_sq5_head_ptr[7]_i_3__0/O
                         net (fo=16, routed)          0.146     2.679    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/I118
    SLICE_X134Y206       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.865     2.850    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/CLK
    SLICE_X134Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[5]/C
                         clock pessimism             -0.546     2.304    
    SLICE_X134Y206       FDCE (Remov_fdce_C_CLR)     -0.069     2.235    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_arb_inst0/r_io_sq5_head_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[1]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.130ns (32.640%)  route 0.268ns (67.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq5tdbl[7]_i_2/O
                         net (fo=8, routed)           0.156     2.691    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I105
    SLICE_X136Y203       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X136Y203                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[1]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y203       FDCE (Remov_fdce_C_CLR)     -0.091     2.236    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[2]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.130ns (32.640%)  route 0.268ns (67.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq5tdbl[7]_i_2/O
                         net (fo=8, routed)           0.156     2.691    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I105
    SLICE_X136Y203       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X136Y203                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[2]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y203       FDCE (Remov_fdce_C_CLR)     -0.091     2.236    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[3]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.130ns (32.640%)  route 0.268ns (67.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq5tdbl[7]_i_2/O
                         net (fo=8, routed)           0.156     2.691    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I105
    SLICE_X136Y203       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X136Y203                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[3]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y203       FDCE (Remov_fdce_C_CLR)     -0.091     2.236    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[6]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.130ns (32.640%)  route 0.268ns (67.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.639     2.293    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X135Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y206       FDRE (Prop_fdre_C_Q)         0.100     2.393 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_sq_valid_d3_reg[5]/Q
                         net (fo=2, routed)           0.112     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I1[5]
    SLICE_X135Y206       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq5tdbl[7]_i_2/O
                         net (fo=8, routed)           0.156     2.691    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I105
    SLICE_X136Y203       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.866     2.851    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X136Y203                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[6]/C
                         clock pessimism             -0.524     2.327    
    SLICE_X136Y203       FDCE (Remov_fdce_C_CLR)     -0.091     2.236    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_sq5tdbl_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.455    





