//[File]            : wf_wfdma_host_dma0_pcie1.h
//[Revision time]   : Thu Apr 29 14:30:01 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __WF_WFDMA_HOST_DMA0_PCIE1_REGS_H__
#define __WF_WFDMA_HOST_DMA0_PCIE1_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_WFDMA_HOST_DMA0_PCIE1 CR Definitions                     
//
//****************************************************************************

#define WF_WFDMA_HOST_DMA0_PCIE1_BASE                          (0x18028000 + CONN_INFRA_REMAPPING_OFFSET)

#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0XA0) // 80A0
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_RX_DONE_STS_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0XA4) // 80A4
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0B0) // 80B0
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_ADDR          (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0B8) // 80B8
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0C0) // 80C0
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_ADDR          (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0C8) // 80C8
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0D0) // 80D0
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0D8) // 80D8
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0E0) // 80E0
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x0E8) // 80E8
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_ADDR             (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x100) // 8100
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X108) // 8108
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x10C) // 810C
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR              (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X110) // 8110
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR              (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X114) // 8114
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x120) // 8120
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_ADDR            (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x124) // 8124
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_ADDR          (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x128) // 8128
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x12C) // 812C
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x130) // 8130
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x134) // 8134
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x138) // 8138
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x13c) // 813C
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x140) // 8140
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1E8) // 81E8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1EC) // 81EC
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1F0) // 81F0
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1F4) // 81F4
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1F8) // 81F8
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR      (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x1FC) // 81FC
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR             (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x200) // 8200
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR             (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X204) // 8204
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR            (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x208) // 8208
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x20C) // 820C
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X228) // 8228
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR         (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0X22C) // 822C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x230) // 8230
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x234) // 8234
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x240) // 8240
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x25C) // 825C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x260) // 8260
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x264) // 8264
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x268) // 8268
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x26C) // 826C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x280) // 8280
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR               (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x284) // 8284
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x288) // 8288
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x298) // 8298
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x29C) // 829C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2B0) // 82B0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2B4) // 82B4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR       (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2B8) // 82B8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR           (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2BC) // 82BC
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2D0) // 82D0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2D4) // 82D4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2E8) // 82E8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2F0) // 82F0
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x2F4) // 82F4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x430) // 8430
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x434) // 8434
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x438) // 8438
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_ADDR    (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x43c) // 843C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x530) // 8530
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x534) // 8534
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x538) // 8538
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x53C) // 853C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x550) // 8550
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x554) // 8554
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x558) // 8558
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_ADDR     (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x55c) // 855C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x64C) // 864C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x68C) // 868C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x694) // 8694
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x940) // 8940
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x944) // 8944
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x948) // 8948
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x94C) // 894C
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x950) // 8950
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x954) // 8954
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x958) // 8958
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_ADDR        (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0x95C) // 895C
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB30) // 8B30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB34) // 8B34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xB38) // 8B38
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC30) // 8C30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC34) // 8C34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC38) // 8C38
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC50) // 8C50
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC54) // 8C54
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xC58) // 8C58
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_ADDR (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE30) // 8E30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xE34) // 8E34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF30) // 8F30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF34) // 8F34
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_ADDR  (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF50) // 8F50
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_ADDR   (WF_WFDMA_HOST_DMA0_PCIE1_BASE + 0xF54) // 8F54




/* =====================================================================================

  ---HOST_IF_TX_DONE_STS (0x18028000 + 0XA0)---

    fifo_dfet_txdone_dat0_done_sts[0] - (W1C) USB DAT0 FIFO Tx status
                                     0 : no tx done
                                     1 : pdma fetch data from USB endpoint buffer
    fifo_dfet_txdone_dat1_done_sts[1] - (W1C) USB DAT1 FIFO Tx status
                                     0 : no tx done
                                     1 : pdma fetch data from USB endpoint buffer
    fifo_dfet_txdone_dat2_done_sts[2] - (W1C) USB DAT2 FIFO Tx status
                                     0 : no tx done
                                     1 : pdma fetch data from USB endpoint buffer
    fifo_dfet_txdone_dat3_done_sts[3] - (W1C) USB DAT3 FIFO Tx status
                                     0 : no tx done
                                     1 : pdma fetch data from USB endpoint buffer
    fifo_dfet_txdone_dat4_done_sts[4] - (W1C) USB DAT4 FIFO Tx status
                                     0 : no tx done
                                     1 : pdma fetch data from USB endpoint buffer
    fifo_dfet_txdone_cmd_done_sts[5] - (W1C) USB CMD FIFO Tx status
                                     0 : no tx done
                                     1 : pdma fetch data from USB endpoint buffer
    fifo_dfet_txdone_fwdl_done_sts[6] - (W1C) USB Firmware download FIFO Tx status
                                     0 : no tx done
                                     1 : pdma fetch data from USB endpoint buffer
                                     
                                     SDIO Mode (All SDIO Tx packet goto firmware download FIFO)
                                     0 : no tx done
                                     1 : pdma start to fetch data from SDIO buffer
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_fwdl_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_fwdl_done_sts_MASK 0x00000040                // fifo_dfet_txdone_fwdl_done_sts[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_fwdl_done_sts_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_cmd_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_cmd_done_sts_MASK 0x00000020                // fifo_dfet_txdone_cmd_done_sts[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_cmd_done_sts_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat4_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat4_done_sts_MASK 0x00000010                // fifo_dfet_txdone_dat4_done_sts[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat4_done_sts_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat3_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat3_done_sts_MASK 0x00000008                // fifo_dfet_txdone_dat3_done_sts[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat3_done_sts_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat2_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat2_done_sts_MASK 0x00000004                // fifo_dfet_txdone_dat2_done_sts[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat2_done_sts_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat1_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat1_done_sts_MASK 0x00000002                // fifo_dfet_txdone_dat1_done_sts[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat1_done_sts_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat0_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat0_done_sts_MASK 0x00000001                // fifo_dfet_txdone_dat0_done_sts[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat0_done_sts_SHFT 0

/* =====================================================================================

  ---HOST_IF_RX_DONE_STS (0x18028000 + 0XA4)---

    RESERVED0[0]                 - (RO) Reserved bits
    rx1_packet_done_sts[1]       - (W1C) USB/SDIO Rx1 packet done status
                                     0 : no rx packet done
                                     1 : rx packet send to host interface 
                                     
                                     Note : All SDIO Packet send to SIDO RX0 port
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_RX_DONE_STS_rx1_packet_done_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_RX_DONE_STS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_RX_DONE_STS_rx1_packet_done_sts_MASK 0x00000002                // rx1_packet_done_sts[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_IF_RX_DONE_STS_rx1_packet_done_sts_SHFT 1

/* =====================================================================================

  ---TX_DMAD_RNG_START (0x18028000 + 0x0B0)---

    tx_dmad_rng_start[31..0]     - (RW) TX DMAD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_tx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_tx_dmad_rng_start_MASK 0xFFFFFFFF                // tx_dmad_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_START_tx_dmad_rng_start_SHFT 0

/* =====================================================================================

  ---TX_DMAD_RNG_END (0x18028000 + 0x0B8)---

    tx_dmad_rng_end[31..0]       - (RW) TX DMAD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_tx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_tx_dmad_rng_end_MASK 0xFFFFFFFF                // tx_dmad_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_DMAD_RNG_END_tx_dmad_rng_end_SHFT 0

/* =====================================================================================

  ---RX_DMAD_RNG_START (0x18028000 + 0x0C0)---

    rx_dmad_rng_start[31..0]     - (RW) RX DMAD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_rx_dmad_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_rx_dmad_rng_start_MASK 0xFFFFFFFF                // rx_dmad_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_START_rx_dmad_rng_start_SHFT 0

/* =====================================================================================

  ---RX_DMAD_RNG_END (0x18028000 + 0x0C8)---

    rx_dmad_rng_end[31..0]       - (RW) RX DMAD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_rx_dmad_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_rx_dmad_rng_end_MASK 0xFFFFFFFF                // rx_dmad_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_DMAD_RNG_END_rx_dmad_rng_end_SHFT 0

/* =====================================================================================

  ---TX_PLD_RNG_START (0x18028000 + 0x0D0)---

    tx_pld_rng_start[31..0]      - (RW) TX PLD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_tx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_tx_pld_rng_start_MASK 0xFFFFFFFF                // tx_pld_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_START_tx_pld_rng_start_SHFT 0

/* =====================================================================================

  ---TX_PLD_RNG_END (0x18028000 + 0x0D8)---

    tx_pld_rng_end[31..0]        - (RW) TX PLD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_tx_pld_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_tx_pld_rng_end_MASK 0xFFFFFFFF                // tx_pld_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_TX_PLD_RNG_END_tx_pld_rng_end_SHFT 0

/* =====================================================================================

  ---RX_PLD_RNG_START (0x18028000 + 0x0E0)---

    rx_pld_rng_start[31..0]      - (RW) RX PLD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_rx_pld_rng_start_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_rx_pld_rng_start_MASK 0xFFFFFFFF                // rx_pld_rng_start[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_START_rx_pld_rng_start_SHFT 0

/* =====================================================================================

  ---RX_PLD_RNG_END (0x18028000 + 0x0E8)---

    rx_pld_rng_end[31..0]        - (RW) RX PLD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_rx_pld_rng_end_ADDR WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_rx_pld_rng_end_MASK 0xFFFFFFFF                // rx_pld_rng_end[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_RX_PLD_RNG_END_rx_pld_rng_end_SHFT 0

/* =====================================================================================

  ---CONN_HIF_RST (0x18028000 + 0x100)---

    RESERVED0[3..0]              - (RO) Reserved bits
    conn_hif_logic_rst_n[4]      - (RW) This conn_hif_logic_rst_n would reset wpdma logic partial control register, include Tx/Rx ring control.
                                     Also, conn_hif_logic_rst_n would reset wifi data path, include tx fifo, rx fifo, r2x_bridge, axi_mux and other other asynchronous bridge.
                                     (Note : conn_hif_logic_rst_n would not reset hif_dmashdl logic)
    dmashdl_all_rst_n[5]         - (RW) This dmashdl_all_rst_n would reset hif_dmashdl_top, include logic and control register.
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_dmashdl_all_rst_n_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_dmashdl_all_rst_n_MASK 0x00000020                // dmashdl_all_rst_n[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_dmashdl_all_rst_n_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_conn_hif_logic_rst_n_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_conn_hif_logic_rst_n_MASK 0x00000010                // conn_hif_logic_rst_n[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_RST_conn_hif_logic_rst_n_SHFT 4

/* =====================================================================================

  ---HOST2MCU_SW_INT_SET (0x18028000 + 0X108)---

    host2mcu_sw_int_0_set[0]     - (WO) Driver set this bit to generate MCU interrupt and 0x5000_0110[0] will be set to 1.
    host2mcu_sw_int_1_set[1]     - (WO) Driver set this bit to generate MCU interrupt and 0x5000_0110[1] will be set to 1.
    host2mcu_sw_int_2_set[2]     - (WO) Driver set this bit to generate MCU interrupt and 0x5000_0110[2] will be set to 1.
    host2mcu_sw_int_3_set[3]     - (WO) Driver set [0x0_4108] bit[3] to generate MCU interrupt and 0x5000_0110[3] will be set to 1.
    host2mcu_sw_int_4_set[4]     - (WO) Driver set [0x0_4108] bit[4] to generate MCU interrupt and 0x5000_0110[4] will be set to 1.
    host2mcu_sw_int_5_set[5]     - (WO) Driver set [0x0_4108] bit[5] to generate MCU interrupt and 0x5000_0110[5] will be set to 1.
    host2mcu_sw_int_6_set[6]     - (WO) Driver set [0x0_4108] bit[6] to generate MCU interrupt and 0x5000_0110[6] will be set to 1.
    host2mcu_sw_int_7_set[7]     - (WO) Driver set [0x0_4108] bit[7] to generate MCU interrupt and 0x5000_0110[7] will be set to 1.
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_MASK 0x00000080                // host2mcu_sw_int_7_set[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_MASK 0x00000040                // host2mcu_sw_int_6_set[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_MASK 0x00000020                // host2mcu_sw_int_5_set[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_MASK 0x00000010                // host2mcu_sw_int_4_set[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_MASK 0x00000008                // host2mcu_sw_int_3_set[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_MASK 0x00000004                // host2mcu_sw_int_2_set[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_MASK 0x00000002                // host2mcu_sw_int_1_set[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_MASK 0x00000001                // host2mcu_sw_int_0_set[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_SHFT 0

/* =====================================================================================

  ---MCU2HOST_SW_INT_SET (0x18028000 + 0x10C)---

    mcu2host_sw_int_set_0[0]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[0] to check interrupt status
    mcu2host_sw_int_set_1[1]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[1] to check interrupt status
    mcu2host_sw_int_set_2[2]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[2] to check interrupt status
    mcu2host_sw_int_set_3[3]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[3] to check interrupt status
    mcu2host_sw_int_set_4[4]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[4] to check interrupt status
    mcu2host_sw_int_set_5[5]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[5] to check interrupt status
    mcu2host_sw_int_set_6[6]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[6] to check interrupt status
    mcu2host_sw_int_set_7[7]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[7] to check interrupt status
    mcu2host_sw_int_set_8[8]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[0] to check interrupt status
    mcu2host_sw_int_set_9[9]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[1] to check interrupt status
    mcu2host_sw_int_set_10[10]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[2] to check interrupt status
    mcu2host_sw_int_set_11[11]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[3] to check interrupt status
    mcu2host_sw_int_set_12[12]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[4] to check interrupt status
    mcu2host_sw_int_set_13[13]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[5] to check interrupt status
    mcu2host_sw_int_set_14[14]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[6] to check interrupt status
    mcu2host_sw_int_set_15[15]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[7] to check interrupt status
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_MASK 0x00008000                // mcu2host_sw_int_set_15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_MASK 0x00004000                // mcu2host_sw_int_set_14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_MASK 0x00002000                // mcu2host_sw_int_set_13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_MASK 0x00001000                // mcu2host_sw_int_set_12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_MASK 0x00000800                // mcu2host_sw_int_set_11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_MASK 0x00000400                // mcu2host_sw_int_set_10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_MASK 0x00000200                // mcu2host_sw_int_set_9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_MASK 0x00000100                // mcu2host_sw_int_set_8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_MASK 0x00000080                // mcu2host_sw_int_set_7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_MASK 0x00000040                // mcu2host_sw_int_set_6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_MASK 0x00000020                // mcu2host_sw_int_set_5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_MASK 0x00000010                // mcu2host_sw_int_set_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_MASK 0x00000008                // mcu2host_sw_int_set_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_MASK 0x00000004                // mcu2host_sw_int_set_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_MASK 0x00000002                // mcu2host_sw_int_set_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_MASK 0x00000001                // mcu2host_sw_int_set_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_SHFT 0

/* =====================================================================================

  ---MCU_INT_STA (0x18028000 + 0X110)---

    host2mcu_sw_int_sts[7..0]    - (W1C) MCU interrupt status, write 1 to clear the interrupt
    wpdma_tx_timeout_int_sts[8]  - (W1C) WPDMA TX dma timeout interrupt stauts, write 1 to clear the interrupt
    wpdma_rx_timeout_int_sts[9]  - (W1C) WPDMA RX dma timeout interrupt stauts, write 1 to clear the interrupt
    wifi_txfifo0_wr_ovf_int_sts[10] - (W1C) conn_hif txfifo erorr detec interruptt. It indicate tx-fifo memory write overflow.
    wifi_txfifo1_wr_ovf_int_sts[11] - (W1C) conn_hif txfifo erorr detec interruptt. It indicate tx-fifo memory write overflow.
    wifi_rxfifo_wr_ovf_int_sts[12] - (W1C) conn_hif rxfifo erorr detect interrupt. It indicate rx-fifo memory write overflow.
    wpdma_tx_dmad_mem_range_err_mcu_int_sts[13] - (W1C) WPDMA tx dma descriptor memory range error detection mcu interrupt status
                                     When user setup WPDMA_TX_DMAD_RNG (not equal to zero), design would check tx_dmad address. If address range not correct, it would alarm memory range error interrupt
    wpdma_rx_dmad_mem_range_err_mcu_int_sts[14] - (W1C) WPDMA rx dma descriptor memory range error detection mcu interrupt status
                                     When user setup WPDMA_RX_DMAD_RNG (not equal to zero), design would check rx_dmad address. If address range not correct, it would alarm memory range error interrupt
    wpdma_tx_payload_mem_range_err_mcu_int_sts[15] - (W1C) WPDMA tx payload memory range error detection mcu interrupt status
                                     When user setup WPDMA_TX_PLD_RNG (not equal to zero), design would check tx_dma payload address. If address range not correct, it would alarm memory range error interrupt
    wpdma_rx_payload_mem_range_err_mcu_int_sts[16] - (W1C) WPDMA rx payload memory range error detection mcu interrupt status
                                     When user setup WPDMA_RX_PLD_RNG (not equal to zero), design would check rx_dma payload address. If address range not correct, it would alarm memory range error interrupt
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_MASK 0x00010000                // wpdma_rx_payload_mem_range_err_mcu_int_sts[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_MASK 0x00008000                // wpdma_tx_payload_mem_range_err_mcu_int_sts[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_MASK 0x00004000                // wpdma_rx_dmad_mem_range_err_mcu_int_sts[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_MASK 0x00002000                // wpdma_tx_dmad_mem_range_err_mcu_int_sts[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_MASK 0x00001000                // wifi_rxfifo_wr_ovf_int_sts[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_MASK 0x00000800                // wifi_txfifo1_wr_ovf_int_sts[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_MASK 0x00000400                // wifi_txfifo0_wr_ovf_int_sts[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00000200                // wpdma_rx_timeout_int_sts[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_rx_timeout_int_sts_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00000100                // wpdma_tx_timeout_int_sts[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_wpdma_tx_timeout_int_sts_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_host2mcu_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_host2mcu_sw_int_sts_MASK 0x000000FF                // host2mcu_sw_int_sts[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_STA_host2mcu_sw_int_sts_SHFT 0

/* =====================================================================================

  ---MCU_INT_ENA (0x18028000 + 0X114)---

    host2mcu_sw_int_ena[7..0]    - (RW) host2mcu interrupt enable
    wpdma_tx_dma_timeout_int_ena[8] - (RW) WPDMA TX error detection interrupt enable
    wpdma_rx_dma_timeout_int_ena[9] - (RW) WPDMA RX error detection interrupt enable
    wifi_txfifo0_wr_ovf_int_ena[10] - (RW) conn_hif txfifo erorr detect interrupt enable.
    wifi_txfifo1_wr_ovf_int_ena[11] - (RW) conn_hif txfifo erorr detect interrupt enable.
    wifi_rxfifo_wr_ovf_int_ena[12] - (RW) conn_hif rxfifo erorr detect interrupt enable.
    wpdma_tx_dmad_mem_range_err_mcu_int_ena[13] - (RW) WPDMA tx dma descriptor memory range error detection interrupt enable
    wpdma_rx_dmad_mem_range_err_mcu_int_ena[14] - (RW) WPDMA rx dma descriptor memory range error detection interrupt enable
    wpdma_tx_payload_mem_range_err_mcu_int_ena[15] - (RW) WPDMA tx payload memory range error detection interrupt enable
    wpdma_rx_payload_mem_range_err_mcu_int_ena[16] - (RW) WPDMA rx payload memory range error detection interrupt enable
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_MASK 0x00010000                // wpdma_rx_payload_mem_range_err_mcu_int_ena[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_MASK 0x00008000                // wpdma_tx_payload_mem_range_err_mcu_int_ena[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_MASK 0x00004000                // wpdma_rx_dmad_mem_range_err_mcu_int_ena[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_MASK 0x00002000                // wpdma_tx_dmad_mem_range_err_mcu_int_ena[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_MASK 0x00001000                // wifi_rxfifo_wr_ovf_int_ena[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_MASK 0x00000800                // wifi_txfifo1_wr_ovf_int_ena[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_MASK 0x00000400                // wifi_txfifo0_wr_ovf_int_ena[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_MASK 0x00000200                // wpdma_rx_dma_timeout_int_ena[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_MASK 0x00000100                // wpdma_tx_dma_timeout_int_ena[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_host2mcu_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_host2mcu_sw_int_ena_MASK 0x000000FF                // host2mcu_sw_int_ena[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU_INT_ENA_host2mcu_sw_int_ena_SHFT 0

/* =====================================================================================

  ---CONN_HIF_DUMMY (0x18028000 + 0x120)---

    CONN_HIF_DUMMY[31..0]        - (RW) Reserved CR, SE will use it for pcie calibration!

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_CONN_HIF_DUMMY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_CONN_HIF_DUMMY_MASK 0xFFFFFFFF                // CONN_HIF_DUMMY[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DUMMY_CONN_HIF_DUMMY_SHFT 0

/* =====================================================================================

  ---WPDMA_DBG_IDX (0x18028000 + 0x124)---

    PDMA_DBG_IDX[7..0]           - (RW) PDMA debug index
    PDMA_DBG_Enable[8]           - (RW) PDMA Debug Enable
                                     0: PDMA_DBG_port would has no function
                                     1 : PDMA DBG_IDX select PDMA debug flag index
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_Enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_Enable_MASK 0x00000100                // PDMA_DBG_Enable[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_Enable_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_IDX_MASK 0x000000FF                // PDMA_DBG_IDX[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_IDX_PDMA_DBG_IDX_SHFT 0

/* =====================================================================================

  ---WPDMA_DBG_PROBE (0x18028000 + 0x128)---

    PDMA_DBG_PROBE[31..0]        - (RO) PDMA Debug probe read

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_MASK 0xFFFFFFFF                // PDMA_DBG_PROBE[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_SHFT 0

/* =====================================================================================

  ---CONN_HIF_DBG_IDX (0x18028000 + 0x12C)---

    conn_hif_dbg_byt0_sel[2..0]  - (RW) conn_hif_dbg_byt0_sel : Select conn_hif_dbg[7:0] from "pdma_dbg"/"hif_dmashdl_top"
    conn_hif_dbg_byt1_sel[5..3]  - (RW) conn_hif_dbg_byt1_sel : Select conn_hif_dbg[15:8] from "pdma_dbg"/"hif_dmashdl_top"
    conn_hif_dbg_byt2_sel[8..6]  - (RW) conn_hif_dbg_byt2_sel : Select conn_hif_dbg[23:16] from "pdma_dbg"/"hif_dmashdl_top"
    conn_hif_dbg_byt3_sel[11..9] - (RW) conn_hif_dbg_byt3_sel : Select conn_hif_dbg[31:24] from "pdma_dbg"/"hif_dmashdl_top"
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_MASK 0x00000E00                // conn_hif_dbg_byt3_sel[11..9]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_MASK 0x000001C0                // conn_hif_dbg_byt2_sel[8..6]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_MASK 0x00000038                // conn_hif_dbg_byt1_sel[5..3]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_MASK 0x00000007                // conn_hif_dbg_byt0_sel[2..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_SHFT 0

/* =====================================================================================

  ---CONN_HIF_DBG_PROBE (0x18028000 + 0x130)---

    conn_hif_dbg_probe[31..0]    - (RO) conn_hif_dbg_probe read

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_MASK 0xFFFFFFFF                // conn_hif_dbg_probe[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_SHFT 0

/* =====================================================================================

  ---CONN_HIF_DMASHDL_DBG_PROBE (0x18028000 + 0x134)---

    DMASHDL_DBG_PROBE[15..0]     - (RO) conn_hif_dmashdl_dbg_probe read
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_MASK 0x0000FFFF                // DMASHDL_DBG_PROBE[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_SHFT 0

/* =====================================================================================

  ---CONN_HIF_BUSY_STATUS (0x18028000 + 0x138)---

    conn_hif_txfifo0_busy[0]     - (RO) conn_hif txfifo0 busy status
                                     0 : txfifo empty
                                     1 : txfifo non empty
    conn_hif_txfifo1_busy[1]     - (RO) conn_hif txfifo1 busy status
                                     0 : txfifo empty
                                     1 : txfifo non empty
    conn_hif_rxfifo_busy[2]      - (RO) conn_hif rxfifo busy status
                                     0 : rxfifo empty
                                     1 : rxfifo non empty
    RESERVED[30..3]              - (RO) Reserved CR
    conn_hif_busy[31]            - (RO) Over all conn_hif busy status, it was busy summation of bit[6] ~ bit[0] status

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_busy_MASK 0x80000000                // conn_hif_busy[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_busy_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo_busy_MASK 0x00000004                // conn_hif_rxfifo_busy[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo_busy_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_MASK 0x00000002                // conn_hif_txfifo1_busy[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_MASK 0x00000001                // conn_hif_txfifo0_busy[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_SHFT 0

/* =====================================================================================

  ---CONN_HIF_BUSY_ENA (0x18028000 + 0x13c)---

    conn_hif_txfifo0_busy_enable[0] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    conn_hif_txfifo1_busy_enable[1] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    conn_hif_rxfifo_busy_enable[2] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo_busy_enable_MASK 0x00000004                // conn_hif_rxfifo_busy_enable[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_rxfifo_busy_enable_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_MASK 0x00000002                // conn_hif_txfifo1_busy_enable[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_MASK 0x00000001                // conn_hif_txfifo0_busy_enable[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_SHFT 0

/* =====================================================================================

  ---CONN_HIF_FIFO_TEST_MOD (0x18028000 + 0x140)---

    csr_wfdma_loopback_en[0]     - (RW) conn_hif fifo loopback enable
                                     NOTICE : when loopback,  OMIT_TX_INFO and  OMIT_RX_INFO sould be both set to 1'b1
    csr_wfdma_loopback_qsel[2..1] - (RW) No USE for (conn_hif fifo loopback packet go into Rx-ring number)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_qsel_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_qsel_MASK 0x00000006                // csr_wfdma_loopback_qsel[2..1]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_qsel_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_ADDR WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_MASK 0x00000001                // csr_wfdma_loopback_en[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_SHFT 0

/* =====================================================================================

  ---WPDMA2HOST_ERR_INT_STA (0x18028000 + 0x1E8)---

    wpdma_tx_timeout_int_sts[0]  - (W1C) WPDMA TX error detection interrupt stauts, write 1 to clear the interrupt
    wpdma_rx_timeout_int_sts[1]  - (W1C) WPDMA RX error detection interrupt stauts, write 1 to clear the interrupt
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00000002                // wpdma_rx_timeout_int_sts[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00000001                // wpdma_tx_timeout_int_sts[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_SHFT 0

/* =====================================================================================

  ---WPDMA2HOST_ERR_INT_ENA (0x18028000 + 0x1EC)---

    wpdma_rx_timeout_int_ena[0]  - (RW) WPDMA TX error detection interrupt enable
    wpdma_tx_timeout_int_ena[1]  - (RW) WPDMA RX error detection interrupt enable
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_MASK 0x00000002                // wpdma_tx_timeout_int_ena[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_MASK 0x00000001                // wpdma_rx_timeout_int_ena[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_SHFT 0

/* =====================================================================================

  ---MCU2HOST_SW_INT_STA (0x18028000 + 0x1F0)---

    mcu2host_sw_int_0[0]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_1[1]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_2[2]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_3[3]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_4[4]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_5[5]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_6[6]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_7[7]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_8[8]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_9[9]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_10[10]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_11[11]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_12[12]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_13[13]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_14[14]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_15[15]       - (W1C) mcu2host interrupt status
    RESERVED16[29..16]           - (RO) Reserved bits
    mcu2host_wmcpu_wdt[30]       - (RO) WMCPU WDT interrupt to host
    mcu2host_wacpu_wdt[31]       - (RO) WACPU WDT interrupt to host

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_MASK 0x80000000                // mcu2host_wacpu_wdt[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_MASK 0x40000000                // mcu2host_wmcpu_wdt[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_MASK 0x00008000                // mcu2host_sw_int_15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_MASK 0x00004000                // mcu2host_sw_int_14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_MASK 0x00002000                // mcu2host_sw_int_13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_MASK 0x00001000                // mcu2host_sw_int_12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_MASK 0x00000800                // mcu2host_sw_int_11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_MASK 0x00000400                // mcu2host_sw_int_10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_MASK 0x00000200                // mcu2host_sw_int_9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_MASK 0x00000100                // mcu2host_sw_int_8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_MASK 0x00000080                // mcu2host_sw_int_7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_MASK 0x00000040                // mcu2host_sw_int_6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_MASK 0x00000020                // mcu2host_sw_int_5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_MASK 0x00000010                // mcu2host_sw_int_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_MASK 0x00000008                // mcu2host_sw_int_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_MASK 0x00000004                // mcu2host_sw_int_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_MASK 0x00000002                // mcu2host_sw_int_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_MASK 0x00000001                // mcu2host_sw_int_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_SHFT 0

/* =====================================================================================

  ---MCU2HOST_SW_INT_ENA (0x18028000 + 0x1F4)---

    mcu2host_int_ena_0[0]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_1[1]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_2[2]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_3[3]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_4[4]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_5[5]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_6[6]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_7[7]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_8[8]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_9[9]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_10[10]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_11[11]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_12[12]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_13[13]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_14[14]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_15[15]      - (RW) MCU2HOST software interrupt  interrupt enable
    RESERVED16[29..16]           - (RO) Reserved bits
    mcu2host_wmcpu_wdt[30]       - (RW) WMCPU WDT interrupt enable
    mcu2host_wacpu_wdt[31]       - (RW) WACPU WDT interrupt enable

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_MASK 0x80000000                // mcu2host_wacpu_wdt[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_MASK 0x40000000                // mcu2host_wmcpu_wdt[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_MASK 0x00008000                // mcu2host_int_ena_15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_MASK 0x00004000                // mcu2host_int_ena_14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_MASK 0x00002000                // mcu2host_int_ena_13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_MASK 0x00001000                // mcu2host_int_ena_12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_MASK 0x00000800                // mcu2host_int_ena_11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_MASK 0x00000400                // mcu2host_int_ena_10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_MASK 0x00000200                // mcu2host_int_ena_9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_MASK 0x00000100                // mcu2host_int_ena_8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_MASK 0x00000080                // mcu2host_int_ena_7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_MASK 0x00000040                // mcu2host_int_ena_6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_MASK 0x00000020                // mcu2host_int_ena_5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_MASK 0x00000010                // mcu2host_int_ena_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_MASK 0x00000008                // mcu2host_int_ena_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_MASK 0x00000004                // mcu2host_int_ena_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_MASK 0x00000002                // mcu2host_int_ena_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_MASK 0x00000001                // mcu2host_int_ena_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_SHFT 0

/* =====================================================================================

  ---SUBSYS2HOST_INT_STA (0x18028000 + 0x1F8)---

    mac_int_sts_0[0]             - (RO) MAC interrupt 0
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_1[1]             - (RO) MAC interrupt 1
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_2[2]             - (RO) MAC interrupt 2
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_3[3]             - (RO) MAC interrupt 3
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_4[4]             - (RO) MAC interrupt 4
                                     0 : no interrupt
                                     1 :  interrupt assert
    RESERVED5[7..5]              - (RO) Reserved bits
    conn_hif_on_host_int_sts[8]  - (RO) CONN_HIF_ON interrupt enable
                                     0 : no conn_hif_on_host_int interrupt
                                     1 : conn_hif_on_host_int interrupt assert. User should check conn_hif_on (host_csr) interrupt status and clear interrupt.
    conn2ap_sw_irq_sts[9]        - (RO) MCUSYS conn2ap_sw_irq status (Check conn_mcu_config/EMI_CTL [0x80000150] bit[4:0])
                                     0 : no conn2ap_sw_irq interrupt. 
                                     1 : conn2ap_sw_irq interrupt assert. User should check mcusys_n9 interrupt status and clear interrupt.  (conn_mcu_config/EMI_CTL [0x80000150] bit[4:0] != 0)
    dmashdl_int_sts[10]          - (RO) DMASHDL error interrupt
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_5[11]            - (RO) MAC interrupt 5
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_6[12]            - (RO) MAC interrupt 6
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_7[13]            - (RO) MAC interrupt 7
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_8[14]            - (RO) MAC interrupt 8
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_9[15]            - (RO) MAC interrupt 9
                                     0 : no interrupt
                                     1 :  interrupt assert
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_9_MASK 0x00008000                // mac_int_sts_9[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_9_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_8_MASK 0x00004000                // mac_int_sts_8[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_8_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_7_MASK 0x00002000                // mac_int_sts_7[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_7_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_6_MASK 0x00001000                // mac_int_sts_6[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_6_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_5_MASK 0x00000800                // mac_int_sts_5[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_5_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_dmashdl_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_dmashdl_int_sts_MASK 0x00000400                // dmashdl_int_sts[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_dmashdl_int_sts_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_MASK 0x00000200                // conn2ap_sw_irq_sts[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_MASK 0x00000100                // conn_hif_on_host_int_sts[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_4_MASK 0x00000010                // mac_int_sts_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_3_MASK 0x00000008                // mac_int_sts_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_2_MASK 0x00000004                // mac_int_sts_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_1_MASK 0x00000002                // mac_int_sts_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_0_MASK 0x00000001                // mac_int_sts_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_STA_mac_int_sts_0_SHFT 0

/* =====================================================================================

  ---SUBSYS2HOST_INT_ENA (0x18028000 + 0x1FC)---

    mac_int_ena_0[0]             - (RW) MAC interrupt enable
    mac_int_ena_1[1]             - (RW) MAC interrupt enable
    mac_int_ena_2[2]             - (RW) MAC interrupt enable
    mac_int_ena_3[3]             - (RW) MAC interrupt enable
    mac_int_ena_4[4]             - (RW) MAC interrupt enable
    RESERVED5[7..5]              - (RO) Reserved bits
    conn_hif_on_host_int_ena[8]  - (RW) CONN_HIF_ON interrupt enable
    conn2ap_sw_irq_ena[9]        - (RW) MCUSYS conn2ap_sw_irq enable
    dmashdl_int_ena[10]          - (RW) DMASHDL interrupt enable
    mac_int_ena_5[11]            - (RW) MAC interrupt enable
    mac_int_ena_6[12]            - (RW) MAC interrupt enable
    mac_int_ena_7[13]            - (RW) MAC interrupt enable
    mac_int_ena_8[14]            - (RW) MAC interrupt enable
    mac_int_ena_9[15]            - (RW) MAC interrupt enable
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_9_MASK 0x00008000                // mac_int_ena_9[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_9_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_8_MASK 0x00004000                // mac_int_ena_8[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_8_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_7_MASK 0x00002000                // mac_int_ena_7[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_7_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_6_MASK 0x00001000                // mac_int_ena_6[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_6_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_5_MASK 0x00000800                // mac_int_ena_5[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_5_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_MASK 0x00000400                // dmashdl_int_ena[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_MASK 0x00000200                // conn2ap_sw_irq_ena[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_MASK 0x00000100                // conn_hif_on_host_int_ena[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_4_MASK 0x00000010                // mac_int_ena_4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_3_MASK 0x00000008                // mac_int_ena_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_2_MASK 0x00000004                // mac_int_ena_2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_1_MASK 0x00000002                // mac_int_ena_1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_0_MASK 0x00000001                // mac_int_ena_0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_SUBSYS2HOST_INT_ENA_mac_int_ena_0_SHFT 0

/* =====================================================================================

  ---HOST_INT_STA (0x18028000 + 0x200)---

    RESERVED0[2..0]              - (RO) Reserved bits
    rx_done_int_sts_3[3]         - (W1C) RX Queue#3 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    RESERVED4[19..4]             - (RO) Reserved bits
    rx_coherent_int_sts[20]      - (W1C) RX_DMA finds data coherent event when checking ddone bit
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_coherent_int_sts[21]      - (W1C) TX_DMA finds data coherent event when checking ddone bit
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    RESERVED22[22]               - (RO) Reserved bits
    rx_done_int_sts_5[23]        - (W1C) RX Queue#5 packet receive interrupt Write 1 to clear the interrupt Read to get the raw interrupt status
    wpdma2host_err_int_sts[24]   - (RO) wpdma interrupt overall status
                                     User should should check WPDMA_ERR_INT_STA for each wpdma error interrupt status 
                                     Host could read [0x0_41E8] to check indivisual wpdma2host_error interrupt status
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_sts[28]           - (RO) subsys interrupt overall status
                                     User should should check SUBSYS2HOST_INT_STA for each interrupt status 
                                     Host could read [0x0_41F8] to check indivisual subsys hw interrupt status
    mcu2host_sw_int_sts[29]      - (RO) mcu2host interrupt overall status
                                     User should should check MCU2HOST_SW_INT_STA for each interrupt status 
                                     Host could read [0x0_41F0] to check indivisual subsys hw interrupt status
    RESERVED30[30]               - (RO) Reserved bits
    tx_done_int_sts_19[31]       - (W1C) TX Queue#19 packet transmit interruptWrite 1 to clear the interrupt

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_19_MASK 0x80000000                // tx_done_int_sts_19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_done_int_sts_19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_mcu2host_sw_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_mcu2host_sw_int_sts_MASK 0x20000000                // mcu2host_sw_int_sts[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_mcu2host_sw_int_sts_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_subsys_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_subsys_int_sts_MASK 0x10000000                // subsys_int_sts[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_subsys_int_sts_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wpdma2host_err_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wpdma2host_err_int_sts_MASK 0x01000000                // wpdma2host_err_int_sts[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_wpdma2host_err_int_sts_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_5_MASK 0x00800000                // rx_done_int_sts_5[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_5_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_coherent_int_sts_MASK 0x00200000                // tx_coherent_int_sts[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_tx_coherent_int_sts_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_coherent_int_sts_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_coherent_int_sts_MASK 0x00100000                // rx_coherent_int_sts[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_coherent_int_sts_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_3_MASK 0x00000008                // rx_done_int_sts_3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_STA_rx_done_int_sts_3_SHFT 3

/* =====================================================================================

  ---HOST_INT_ENA (0x18028000 + 0X204)---

    RESERVED0[2..0]              - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA3[3]     - (RW) RX Queue#3 packet receive interrupt
    RESERVED4[19..4]             - (RO) Reserved bits
    HOST_RX_COHERENT_EN[20]      - (RW) Enable for RX_DMA data coherent interrupt
    HOST_TX_COHERENT_EN[21]      - (RW) Enable for TX_DMA data coherent interrupt
    RESERVED22[22]               - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA5[23]    - (RW) RX Queue#5 packet receive interrupt
    wpdma2host_err_int_ena[24]   - (RW) Enable bit of wpdma2host_err_int
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_ena[28]           - (RW) Enable bit of subsys_int
    mcu2host_sw_int_ena[29]      - (RW) Enable bit of mcu2host_sw_int
    RESERVED30[30]               - (RO) Reserved bits
    HOST_TX_DONE_INT_ENA19[31]   - (RW) TX Queue#19 packet transmit interrupt

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                // HOST_TX_DONE_INT_ENA19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_MASK 0x00800000                // HOST_RX_DONE_INT_ENA5[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_SHFT 3

/* =====================================================================================

  ---WPDMA_GLO_CFG (0x18028000 + 0x208)---

    TX_DMA_EN[0]                 - (RW) TX_DMA Enable
                                     1: Enable TX_DMA, MUST wait until all prefetch rings' MAX_CNT(WPDMA_T(R)X_RING*_EXT_CTRL)  of DMA including neighbor DMA have been configured successfully
                                     0: Disable TX_DMA
    TX_DMA_BUSY[1]               - (RO) TX_DMA Busy indicator
                                     1: TX_DMA is busy
                                     0: TX_DMA is not busy
    RX_DMA_EN[2]                 - (RW) RX_DMA Enable
                                     1: Enable RX_DMA, MUST wait until all prefetch rings' MAX_CNT(WPDMA_T(R)X_RING*_EXT_CTRL)  of DMA including neighbor DMA have been configured successfully
                                     0: Disable RX_DMA
    RX_DMA_BUSY[3]               - (RO) RX_DMA Busy indicator
                                     1: RX_DMA is busy
                                     0: RX_DMA is not busy
    PDMA_BT_SIZE[5..4]           - (RW) Define the burst size of WPDMA
                                     2'h0 : 32 DWORD (128 bytes)
                                     2'h1 : 64 DWORD (256 bytes)
                                     2'h2 : Reserved
                                     2'h3 : 32 DWORD (128 bytes)
    TX_WB_DDONE[6]               - (RW) 1'b1 : TX engine will wait to assert IRQ util whole TX dmad has been fully written into AXI bus which represents HOST memory, 1'b0 : TX engine will assert IRQ once TX dmad write-back request have been ACKed
    BIG_ENDIAN[7]                - (RW) The endian mode selection. DMA applies the endian rule to convert payload and TX/RX information. DMA won't apply endian rule to register or descriptor. 
                                     1: big endian. 
                                     0: little endian.
    DMAD_32B_EN[8]               - (RW) DMA Descriptor 32-byte Enable
                                     0: The size of descriptors is set to 16-byte
                                     1: The size of descriptors is set to 32-byte
    FW_DWLD_Bypass_dmashdl[9]    - (RW) No USE for (APSOC/PCIE)
                                     For firmware download packet, driver shold using tx-ring16 to download packet and set this bit to bypass dmashdl resource control.
                                     After firmware download finish, driver should clear this bit. 
                                     After all, tx-ring16 could be used for normal data operation.
                                     
                                     (USB)
                                     For USB test_mode, user could set this bit to bypass dmashdl with all endpoint
    CSR_WFDMA_DUMMY_REG[10]      - (RW) dummy CR for use if ECO needed
    CSR_AXI_BUFRDY_BYP[11]       - (RW) to disable read data fifo available checking before issuing next AXI read request
    FIFO_LITTLE_ENDIAN[12]       - (RW) Determines the endianess of the FIFO side
                                     0: Big-endian
                                     1: Little-endian
    CSR_RX_WB_DDONE[13]          - (RW) 1'b1 : RX engine will wait to assert IRQ util whole RX dmad has been fully written into AXI bus which represents HOST memory, 1'b0 : RX engine will assert IRQ once RX dmad write-back request have been ACKed
    CSR_PP_HIF_TXP_ACTIVE_EN[14] - (RW) 1'b1 : enable legacy pp_hif_txp_active function to lock tx engine for favor TXP transmit requested directly from PP, other pdma TX rings request will be masked until pp_hif_txp_active is deasserted
                                     1'b0 : disable legacy pp_hif_txp_active function, use latest TX source QoS design to change throttler settings to favor TXP transmit!
    CSR_DISP_BASE_PTR_CHAIN_EN[15] - (RW) Enable prefet sram ring address arrangement by hardware chain structure(DMA#N TX ring group -> DMA#N RX ring group -> DMA#M TX ring group -> DMA#M RX ring group and son on). If not enabled, firmware need to program DISP_BASE_PTR of WPDMA_T(R)X_RING*_EXT_CTRL instead!!
    CSR_LBK_RX_Q_SEL[18..16]     - (RW) loopback data from TXFIFO will be direct to this RX ring when CSR_LBK_RX_Q_SEL_EN in loopback mode, valid bit-width is equal to RX_RING_WIDTH which can be calculated from WPDMA_INFO 0x284[15:8] RX_RING_NUMBER
    RESERVED19[19]               - (RO) Reserved bits
    CSR_LBK_RX_Q_SEL_EN[20]      - (RW) Force configured CSR_LBK_RX_Q_SEL to receive loopback data from TXFIFO
    OMIT_RX_INFO_PFET2[21]       - (RW) For loopback mode, set to 1'b1.
                                     For normal wifi data operation. User should not set this option and should keep 1'b0 becuase UMAC will always add extra QW for checksum after received packet's laster QW
                                     VERY IMPORTANT : for cpu_dma0/1 where CR resides in 0x5100_0xxx, OMIT_RX_INFO MUST be set to 1'b1
                                     Omit rx_info of all RX packets
                                     0: All the PX packets should end with a rx_info
                                     1: All the PX packets should NOT end with a rx_info but an eof
    RX_SCATTER_GATHER_MODE[22]   - (RW) 1'b0: legacy mode, 1'b1 enhance mode: each DMAD would proceed write-back and issue interrupt
    RESERVED23[23]               - (RO) Reserved bits
    CSR_SW_RST[24]               - (RO) SW reset all designs (To be tested for SER in the future)
    FORCE_TX_EOF[25]             - (RW) Force to send an eof after PDMA being reset (for Packet_Processor)
                                     0: Disabled
                                     1: Enabled
    PDMA_ADDR_EXT_EN[26]         - (RW) No Fnction for now!! For PDMA Address 32bits extension. When this design option was enable. PDMA would change Tx/Rx descriptor format for address extension.
                                     0 : PDMA 32bits address
                                     1 : PDMA Tx descirptor DW3 (TXINFO) would used to extend address
                                     PDMA Rx descirpt DW2 (Reserved) would used to extend address.
    OMIT_RX_INFO[27]             - (RW) For loopback mode, set to 1'b1.
                                     For normal wifi data operation. User should not set this option and should keep 1'b0 becuase UMAC will always add extra QW for checksum after received packet's laster QW
                                     VERY IMPORTANT : for cpu_dma0/1 where CR resides in 0x5100_0xxx, OMIT_RX_INFO MUST be set to 1'b1
                                     Omit rx_info of all RX packets
                                     0: All the PX packets should end with a rx_info
                                     1: All the PX packets should NOT end with a rx_info but an eof
    OMIT_TX_INFO[28]             - (RW) For loopback mode, set to 1'b1.
                                     For normal wifi data operation. User should set this option to
                                     Omit tx_info of all TX packets because UMAC design not support TXINFO
                                     0: The tx_info in DMAD will be sent at the beginning
                                     1: The tx_info in DMAD will NOT be sent at the beginning
    BYTE_SWAP[29]                - (RW) Byte Swapping for TX/RX DMAD
                                     0: Not to swap (Endian of DMAD unchanged)
                                     1: Swap (Endian of DMAD reversed)
    CLK_GATE_DIS[30]             - (RW) PDMA Clock Gated Function Disable
                                     0: normal function
                                     1: disable clock gated function
    RX_2B_OFFSET[31]             - (RW) RX PBF 2-byte Offset
                                     1: Skip the first two bytes of the RX PBF
                                     0: Not to skip the first two bytes of the RX PBF

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_2B_OFFSET_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_2B_OFFSET_MASK 0x80000000                // RX_2B_OFFSET[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_2B_OFFSET_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CLK_GATE_DIS_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CLK_GATE_DIS_MASK 0x40000000                // CLK_GATE_DIS[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CLK_GATE_DIS_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BYTE_SWAP_ADDR  WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BYTE_SWAP_MASK  0x20000000                // BYTE_SWAP[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BYTE_SWAP_SHFT  29
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_TX_INFO_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_TX_INFO_MASK 0x10000000                // OMIT_TX_INFO[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_TX_INFO_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_MASK 0x08000000                // OMIT_RX_INFO[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_MASK 0x04000000                // PDMA_ADDR_EXT_EN[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FORCE_TX_EOF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FORCE_TX_EOF_MASK 0x02000000                // FORCE_TX_EOF[25]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FORCE_TX_EOF_SHFT 25
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_SW_RST_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_SW_RST_MASK 0x01000000                // CSR_SW_RST[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_SW_RST_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_MASK 0x00400000                // RX_SCATTER_GATHER_MODE[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_MASK 0x00200000                // OMIT_RX_INFO_PFET2[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_MASK 0x00100000                // CSR_LBK_RX_Q_SEL_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_MASK 0x00070000                // CSR_LBK_RX_Q_SEL[18..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_MASK 0x00008000                // CSR_DISP_BASE_PTR_CHAIN_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_MASK 0x00004000                // CSR_PP_HIF_TXP_ACTIVE_EN[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_MASK 0x00002000                // CSR_RX_WB_DDONE[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_MASK 0x00001000                // FIFO_LITTLE_ENDIAN[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_MASK 0x00000800                // CSR_AXI_BUFRDY_BYP[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_MASK 0x00000400                // CSR_WFDMA_DUMMY_REG[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_MASK 0x00000200                // FW_DWLD_Bypass_dmashdl[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_DMAD_32B_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_DMAD_32B_EN_MASK 0x00000100                // DMAD_32B_EN[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_DMAD_32B_EN_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BIG_ENDIAN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BIG_ENDIAN_MASK 0x00000080                // BIG_ENDIAN[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_BIG_ENDIAN_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_WB_DDONE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_WB_DDONE_MASK 0x00000040                // TX_WB_DDONE[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_WB_DDONE_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_BT_SIZE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_BT_SIZE_MASK 0x00000030                // PDMA_BT_SIZE[5..4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_PDMA_BT_SIZE_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK 0x00000008                // RX_DMA_BUSY[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_ADDR  WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_MASK  0x00000004                // RX_DMA_EN[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_RX_DMA_EN_SHFT  2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK 0x00000002                // TX_DMA_BUSY[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_ADDR  WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_MASK  0x00000001                // TX_DMA_EN[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_TX_DMA_EN_SHFT  0

/* =====================================================================================

  ---WPDMA_RST_DTX_PTR (0x18028000 + 0x20C)---

    RST_DTX_IDX0[0]              - (WO) Write 1 to reset to TX_DMATX_IDX0 to 0
    RST_DTX_IDX1[1]              - (WO) Write 1 to reset to TX_DMATX_IDX1 to 0
    RST_DTX_IDX2[2]              - (WO) Write 1 to reset to TX_DMATX_IDX2 to 0
    RST_DTX_IDX3[3]              - (WO) Write 1 to reset to TX_DMATX_IDX3 to 0
    RST_DTX_IDX4[4]              - (WO) Write 1 to reset to TX_DMATX_IDX4 to 0
    RST_DTX_IDX5[5]              - (WO) Write 1 to reset to TX_DMATX_IDX5 to 0
    RST_DTX_IDX6[6]              - (WO) Write 1 to reset to TX_DMATX_IDX6 to 0
    RST_DTX_IDX7[7]              - (WO) Write 1 to reset to TX_DMATX_IDX7 to 0
    RST_DTX_IDX8[8]              - (WO) Write 1 to reset to TX_DMATX_IDX8 to 0
    RST_DTX_IDX9[9]              - (WO) Write 1 to reset to TX_DMATX_IDX9 to 0
    RST_DTX_IDX10[10]            - (WO) Write 1 to reset to TX_DMATX_IDX10 to 0
    RST_DTX_IDX11[11]            - (WO) Write 1 to reset to TX_DMATX_IDX11 to 0
    RST_DTX_IDX12[12]            - (WO) Write 1 to reset to TX_DMATX_IDX12 to 0
    RST_DTX_IDX13[13]            - (WO) Write 1 to reset to TX_DMATX_IDX13 to 0
    RST_DTX_IDX14[14]            - (WO) Write 1 to reset to TX_DMATX_IDX14 to 0
    RST_DTX_IDX15[15]            - (WO) Write 1 to reset to TX_DMATX_IDX15 to 0
    RST_DTX_IDX16[16]            - (WO) Write 1 to reset to TX_DMATX_IDX16 to 0
    RST_DTX_IDX17[17]            - (WO) Write 1 to reset to TX_DMATX_IDX17 to 0
    RST_DTX_IDX18[18]            - (WO) Write 1 to reset to TX_DMATX_IDX18 to 0
    RST_DTX_IDX19[19]            - (WO) Write 1 to reset to TX_DMATX_IDX19 to 0
    RST_DTX_IDX20[20]            - (WO) Write 1 to reset to TX_DMATX_IDX20 to 0
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_MASK 0x00100000                // RST_DTX_IDX20[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_MASK 0x00080000                // RST_DTX_IDX19[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_MASK 0x00040000                // RST_DTX_IDX18[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_MASK 0x00020000                // RST_DTX_IDX17[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_MASK 0x00010000                // RST_DTX_IDX16[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_MASK 0x00008000                // RST_DTX_IDX15[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_MASK 0x00004000                // RST_DTX_IDX14[14]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_SHFT 14
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_MASK 0x00002000                // RST_DTX_IDX13[13]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_SHFT 13
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_MASK 0x00001000                // RST_DTX_IDX12[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_MASK 0x00000800                // RST_DTX_IDX11[11]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_SHFT 11
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_MASK 0x00000400                // RST_DTX_IDX10[10]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_SHFT 10
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_MASK 0x00000200                // RST_DTX_IDX9[9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_MASK 0x00000100                // RST_DTX_IDX8[8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_MASK 0x00000080                // RST_DTX_IDX7[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_MASK 0x00000040                // RST_DTX_IDX6[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_MASK 0x00000020                // RST_DTX_IDX5[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_MASK 0x00000010                // RST_DTX_IDX4[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_MASK 0x00000008                // RST_DTX_IDX3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_MASK 0x00000004                // RST_DTX_IDX2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_MASK 0x00000002                // RST_DTX_IDX1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_MASK 0x00000001                // RST_DTX_IDX0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_SHFT 0

/* =====================================================================================

  ---HOST_INT_ENA_SET (0x18028000 + 0X228)---

    RESERVED0[2..0]              - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA3[3]     - (W1S) RX Queue#3 packet receive interrupt
    RESERVED4[19..4]             - (RO) Reserved bits
    HOST_RX_COHERENT_EN[20]      - (W1S) Enable for RX_DMA data coherent interrupt
    HOST_TX_COHERENT_EN[21]      - (W1S) Enable for TX_DMA data coherent interrupt
    RESERVED22[22]               - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA5[23]    - (W1S) RX Queue#5 packet receive interrupt
    wpdma2host_err_int_ena[24]   - (W1S) Enable bit of wpdma2host_err_int
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_ena[28]           - (W1S) Enable bit of subsys_int
    mcu2host_sw_int_ena[29]      - (W1S) Enable bit of mcu2host_sw_int
    RESERVED30[30]               - (RO) Reserved bits
    HOST_TX_DONE_INT_ENA19[31]   - (W1S) TX Queue#19 packet transmit interrupt

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                // HOST_TX_DONE_INT_ENA19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_MASK 0x00800000                // HOST_RX_DONE_INT_ENA5[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_SHFT 3

/* =====================================================================================

  ---HOST_INT_ENA_CLR (0x18028000 + 0X22C)---

    RESERVED0[2..0]              - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA3[3]     - (W1C) RX Queue#3 packet receive interrupt
    RESERVED4[19..4]             - (RO) Reserved bits
    HOST_RX_COHERENT_EN[20]      - (W1C) Enable for RX_DMA data coherent interrupt
    HOST_TX_COHERENT_EN[21]      - (W1C) Enable for TX_DMA data coherent interrupt
    RESERVED22[22]               - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA5[23]    - (W1C) RX Queue#5 packet receive interrupt
    wpdma2host_err_int_ena[24]   - (W1C) Enable bit of wpdma2host_err_int
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_ena[28]           - (W1C) Enable bit of subsys_int
    mcu2host_sw_int_ena[29]      - (W1C) Enable bit of mcu2host_sw_int
    RESERVED30[30]               - (RO) Reserved bits
    HOST_TX_DONE_INT_ENA19[31]   - (W1C) TX Queue#19 packet transmit interrupt

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_MASK 0x80000000                // HOST_TX_DONE_INT_ENA19[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA19_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_subsys_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_subsys_int_ena_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_MASK 0x00800000                // HOST_RX_DONE_INT_ENA5[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_SHFT 3

/* =====================================================================================

  ---WPDMA_TIMEOUT_CFG (0x18028000 + 0x230)---

    WPDMA_TX_TIMEOUT_TH[7..0]    - (RW)  xxx 
    WPDMA_TX_TIMEOUT_TICK[14..8] - (RW)  xxx 
    WPDMA_TX_TIMEOUT_ENA[15]     - (RW)  xxx 
    WPDMA_RX_TIMEOUT_TH[23..16]  - (RW)  xxx 
    WPDMA_RX_TIMEOUT_TICK[30..24] - (RW)  xxx 
    WPDMA_RX_TIMEOUT_ENA[31]     - (RW)  xxx 

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_MASK 0x80000000                // WPDMA_RX_TIMEOUT_ENA[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_MASK 0x7F000000                // WPDMA_RX_TIMEOUT_TICK[30..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_MASK 0x00FF0000                // WPDMA_RX_TIMEOUT_TH[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_MASK 0x00008000                // WPDMA_TX_TIMEOUT_ENA[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_MASK 0x00007F00                // WPDMA_TX_TIMEOUT_TICK[14..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_MASK 0x000000FF                // WPDMA_TX_TIMEOUT_TH[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_SHFT 0

/* =====================================================================================

  ---WPDMA_MISC_CFG (0x18028000 + 0x234)---

    WPDMA_TX_TIMEOUT_SEL[0]      - (RW)  xxx 
    WPDMA_RX_TIMEOUT_SEL[1]      - (RW)  xxx 
    WPDMA_RX_FREE_Q_TH[5..2]     - (RW) When loopback, this will be used to generate correct tx_pause to avlid deadlock which caused from situration that tx_dma will start reading tx packet from memory without considering lack of RX dmad in prefetch sram and needing to read RX dmad from memory which tx dma is reading tx packet too and rready is deasserted due to txfifo full !!
                                     RX dmad in prefetch sram should be greater than RX_FREE_Q_TH for rx_dma to start writing received packet into memory!!
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_MASK 0x0000003C                // WPDMA_RX_FREE_Q_TH[5..2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_MASK 0x00000002                // WPDMA_RX_TIMEOUT_SEL[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_MASK 0x00000001                // WPDMA_TX_TIMEOUT_SEL[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_WRR_ARB_GBF0 (0x18028000 + 0x240)---

    WRR_REQ0_ARB_GBF[2..0]       - (RW) WRR REQ#0 priority level, mapped to lumpped request from TX ring0~ring15 for host TXD
    WRR_REQ1_ARB_GBF[5..3]       - (RW) WRR REQ#1 priority level, mapped to request from TX ring16 when dual tx fifo for host event packet
    WRR_REQ2_ARB_GBF[8..6]       - (RW) WRR REQ#2 priority level, mapped to request from TX ring17 when dual tx fifo for host event packet
    WRR_REQ3_ARB_GBF[11..9]      - (RW) WRR REQ#3 priority level, mapped to request from TX ring18 when dual tx fifo for host event packet
    WRR_REQ4_ARB_GBF[14..12]     - (RW) WRR REQ#4 priority level, mapped to request from TX ring19 when dual tx fifo for host event packet
    RESERVED[31..15]             - (RW) Reserved

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_MASK 0x00007000                // WRR_REQ4_ARB_GBF[14..12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_MASK 0x00000E00                // WRR_REQ3_ARB_GBF[11..9]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_SHFT 9
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_MASK 0x000001C0                // WRR_REQ2_ARB_GBF[8..6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_MASK 0x00000038                // WRR_REQ1_ARB_GBF[5..3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_MASK 0x00000007                // WRR_REQ0_ARB_GBF[2..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG2 (0x18028000 + 0x25C)---

    TX_DMA_EN_2ND[0]             - (RW) Second TX DMA enable for PDMA rings with attribute = 1'b1
    TX_DMA_BUSY[1]               - (RO) TX DMA busy status
    RX_DMA_EN_2ND[2]             - (RW) Second RX DMA enable for PDMA rings with attribute = 1'b1
    RX_DMA_BUSY[3]               - (RO) RX DMA busy status
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_BUSY_MASK 0x00000008                // RX_DMA_BUSY[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_BUSY_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_MASK 0x00000004                // RX_DMA_EN_2ND[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_BUSY_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_BUSY_MASK 0x00000002                // TX_DMA_BUSY[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_BUSY_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_MASK 0x00000001                // TX_DMA_EN_2ND[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH10 (0x18028000 + 0x260)---

    RX_DMAD_TH0[11..0]           - (RW) RX Ring0 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_0>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH1[27..16]          - (RW) RX Ring1 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_1>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_MASK 0x0FFF0000                // RX_DMAD_TH1[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_MASK 0x00000FFF                // RX_DMAD_TH0[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH32 (0x18028000 + 0x264)---

    RX_DMAD_TH2[11..0]           - (RW) RX Ring2 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_2>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH3[27..16]          - (RW) RX Ring3 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_3>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_MASK 0x0FFF0000                // RX_DMAD_TH3[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_MASK 0x00000FFF                // RX_DMAD_TH2[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH54 (0x18028000 + 0x268)---

    RX_DMAD_TH4[11..0]           - (RW) RX Ring4 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_4>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH5[27..16]          - (RW) RX Ring5 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_5>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_MASK 0x0FFF0000                // RX_DMAD_TH5[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_MASK 0x00000FFF                // RX_DMAD_TH4[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH76 (0x18028000 + 0x26C)---

    RX_DMAD_TH6[11..0]           - (RW) RX Ring6 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_6>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH7[27..16]          - (RW) RX Ring7 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_7>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_MASK 0x0FFF0000                // RX_DMAD_TH7[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_MASK 0x00000FFF                // RX_DMAD_TH6[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_SHFT 0

/* =====================================================================================

  ---WPDMA_RST_DRX_PTR (0x18028000 + 0x280)---

    RST_DRX_IDX0[0]              - (WO) Write 1 to reset to RX_DMARX_IDX0 to 0
    RST_DRX_IDX1[1]              - (WO) Write 1 to reset to RX_DMARX_IDX1 to 0
    RST_DRX_IDX2[2]              - (WO) Write 1 to reset to RX_DMARX_IDX2 to 0
    RST_DRX_IDX3[3]              - (WO) Write 1 to reset to RX_DMARX_IDX3 to 0
    RESERVED[31..4]              - (WO) Reserved

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_MASK 0x00000008                // RST_DRX_IDX3[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_SHFT 3
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_MASK 0x00000004                // RST_DRX_IDX2[2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_MASK 0x00000002                // RST_DRX_IDX1[1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_MASK 0x00000001                // RST_DRX_IDX0[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_SHFT 0

/* =====================================================================================

  ---WPDMA_INFO (0x18028000 + 0x284)---

    TX_RING_NUMBER[7..0]         - (RO) TX_RING_NUMBER
    RX_RING_NUMBER[15..8]        - (RO) RX_RING_NUMBER
    BASE_PTR_WIDTH[23..16]       - (RO) {2'h0, 6'd32-'BASE_PTR_WIDTH[5:0]}
    INDEX_WIDTH[27..24]          - (RO) RING_INDEX_WIDTH
    PDMA_PREFETCH_SRAM_SIZE[30..28] - (RO) PDMA prefetch sram size{3'h0 : 128 byte, 3'h1 : 256 byte, 3'h2 : 512 byte, 3'h3 : 1KB, 3'h4 : 2KB, 3'h5 : 4KB, 3'h6 : 8KB, 3'h7 : reserved}, be noticed that prefetch sram is shared outside with other DMAs, please check all DMAs' total prefetch ring number and max_cnt for each prefetch ring to make sure that total size of all configured prefetch dmad of all DMAs' prefetch ring should be less than PDMA_PREFETCH_SRAM_SIZE
    WFDMA_PDA_EXIST[31]          - (RO) Only cpu_dma1 will support pda functions for firmware download and wfdma_pda_top resides in between cpu_dma0 and cpu_dma1!

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_WFDMA_PDA_EXIST_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_WFDMA_PDA_EXIST_MASK 0x80000000                // WFDMA_PDA_EXIST[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_WFDMA_PDA_EXIST_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_MASK 0x70000000                // PDMA_PREFETCH_SRAM_SIZE[30..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_INDEX_WIDTH_ADDR   WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_INDEX_WIDTH_MASK   0x0F000000                // INDEX_WIDTH[27..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_INDEX_WIDTH_SHFT   24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_BASE_PTR_WIDTH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_BASE_PTR_WIDTH_MASK 0x00FF0000                // BASE_PTR_WIDTH[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_BASE_PTR_WIDTH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_RX_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_RX_RING_NUMBER_MASK 0x0000FF00                // RX_RING_NUMBER[15..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_RX_RING_NUMBER_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_TX_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_TX_RING_NUMBER_MASK 0x000000FF                // TX_RING_NUMBER[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_TX_RING_NUMBER_SHFT 0

/* =====================================================================================

  ---WPDMA_INFO_EXT (0x18028000 + 0x288)---

    TX_EVENT_RING_NUMBER[7..0]   - (RO) When TX_EVENT_RING_NUMBER equal 8'h0, it means that this DMA doesn't support dual TX fifo, thus in default it only support TX_RING_NUMBER of TX rings !! 
                                     But when TX_EVENT_RING_NUMBER NOT equal 8'h0, this dma is configured as dual TX fifo and TX_RING[16+TX_EVENT_RING_NUM-1:16] are for getting HOST EVENT packet from HOST to WX_CPU!!
    TX_DMAD_RING_NUMBER[15..8]   - (RO) When TX_EVENT_RING_NUMBER not equal to 8'h0, it means that this DMA support dual TX fifo and TX ring[TX_DMAD_RING_NUMBER-1:0] are for getting TXD from HOST to UMAC!!
    RESERVED[30..16]             - (RO) Reserved
    TX_DMASHDL_EXIST[31]         - (RO) TX_DMASHDL_EXIST

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_MASK 0x80000000                // TX_DMASHDL_EXIST[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_MASK 0x0000FF00                // TX_DMAD_RING_NUMBER[15..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_MASK 0x000000FF                // TX_EVENT_RING_NUMBER[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_SHFT 0

/* =====================================================================================

  ---WPDMA_INT_RX_PRI_SEL (0x18028000 + 0x298)---

    RESERVED0[2..0]              - (RO) Reserved bits
    WPDMA_INT_RX_RING3_PRI_SEL[3] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    RESERVED4[4]                 - (RO) Reserved bits
    WPDMA_INT_RX_RING5_PRI_SEL[5] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_MASK 0x00000020                // WPDMA_INT_RX_RING5_PRI_SEL[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_MASK 0x00000008                // WPDMA_INT_RX_RING3_PRI_SEL[3]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_SHFT 3

/* =====================================================================================

  ---WPDMA_INT_TX_PRI_SEL (0x18028000 + 0x29C)---

    RESERVED0[18..0]             - (RO) Reserved bits
    WPDMA_INT_TX_RING19_PRI_SEL[19] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_MASK 0x00080000                // WPDMA_INT_TX_RING19_PRI_SEL[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_SHFT 19

/* =====================================================================================

  ---WPDMA_GLO_CFG_EXT0 (0x18028000 + 0x2B0)---

    CSR_MAX_PREFETCH_CNT[1..0]   - (RW) Max. dmad count per prefet request, 2'b00 : 1 entry, 2'b01 : 2 entries, 2'b10 : 4 entries, 2'b11 : 8 entries, Note : 1 entry(dmad size) is 16 bytes = 4 DWs = 2 QWs
    CSR_MEM_BST_SIZE[3..2]       - (RW) Max. burst size per sram request. 00 : 16-byte, 01 : 32-byte, 10 : 64-byte, 11 : 128-byte
    CSR_MEM_ARB_LOCK_EN[4]       - (RW) 1'b1 : Lock round-robin sram access arbiter until whole long burst request from dma FSM finish, 1'b0 : no lock sram arbiter, grant will be change per request due to round-robin
    CSR_RX_DMA_WBQ_EN[5]         - (RW) 1'b1 : RX dmad will be posted-write and deal with next received packet immediately, 1'b0 : RX dmad will be written back immediately after received packet has been sent to host memory
    CSR_TX_DMASHDL_ENABLE[6]     - (RW) 1'b1 : request DMASHDL before TX to select next TX ring, 1'b0 : disable DMASHDL and use round-robin arbiter to select next TX ring
    CSR_BRESP_ERROR_BYPASS_EN[7] - (RW) 1'b1 : Bypass AXI error bresp as a normal response. 1'b0 : Will not assert bready to error bresp(00 : OKAY, 01 : EXOKAY, 10 : SLVERR, 11 : DECERR)
    CSR_AXI_SLEEP_MODE[9..8]     - (RW) 2'b00 : no sleep, normal TX/RX, 2b1* : sleep after AXI request, 2'b11 : force assertion of wvalid, rready and bready to finish all committed data phases, then sleep immediately
    RESERVED10[14..10]           - (RO) Reserved bits
    CSR_Q_STATUS_IDX_BKRS_EN[15] - (RW) backup/restore enable bit for q_status(payload, prefetch and dispatch) index
    RESERVED16[18..16]           - (RO) Reserved bits
    CSR_AXI_FAKE[19]             - (RW) If set to 1'b1, all requests from DMA engine will not be sent to AXI INFRA, this try to fix AXI bus hang issue temporarily!
    CSR_DMAD_PREFETCH_THRESHOLD[21..20] - (RW) trigger dmad prefetch when available dmad cnt >= {1(2'b00), 2(2'b01), 4(2'b10), 8(2'b11)}
    CSR_BID_CHECK_BYPASS_EN[22]  - (RW) If set to 1'b0, axi master will check matching between awid and bid before assert bready, if set to 1'b1, it will bypass this checking and assert bready for each bvalid even though bid doesn't match any awid ever issued!
    CSR_RX_INFO_WB_EN[23]        - (RW) If set to 1'b0, only DW0 and DW1 will be written back into memory after received RX packet process finished, this will save bus bandwidth a little because DW2 and DW3 are useless for FW
    CSR_AXI_OUTSTANDING_NUM[27..24] - (RW) decide max. outstanding AXI requests, common for AXI read or write!
    CSR_AXI_ARUSER_LOCK_EN[28]   - (RW) on/off customized lock ctrl design thru AXI aruser signal, this will influence TX QoS ctrl
    CSR_AXI_AWUSER_LOCK_EN[29]   - (RW) on/off customized lock ctrl design thru AXI awuser signal when RX dmad write-back have to be seperately written into memory due to external dispatcher exists!
    CSR_AXI_LOCK_EN[30]          - (RW) Global lock enable to on/off AXI spec. lock(axlock) behavior and  also will on/off customized lock ctrl design thru AXI awuser signal
    CSR_AXI_CLKGATE_BYP[31]      - (RW) To bypass functional CG enable which incduced from coding style for DC inserted CG cell in all AXI read/write master design module

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_MASK 0x80000000                // CSR_AXI_CLKGATE_BYP[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_MASK 0x40000000                // CSR_AXI_LOCK_EN[30]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_SHFT 30
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_MASK 0x20000000                // CSR_AXI_AWUSER_LOCK_EN[29]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_SHFT 29
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_MASK 0x10000000                // CSR_AXI_ARUSER_LOCK_EN[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_OUTSTANDING_NUM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_OUTSTANDING_NUM_MASK 0x0F000000                // CSR_AXI_OUTSTANDING_NUM[27..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_OUTSTANDING_NUM_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_MASK 0x00800000                // CSR_RX_INFO_WB_EN[23]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_SHFT 23
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_MASK 0x00400000                // CSR_BID_CHECK_BYPASS_EN[22]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_SHFT 22
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_DMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_DMAD_PREFETCH_THRESHOLD_MASK 0x00300000                // CSR_DMAD_PREFETCH_THRESHOLD[21..20]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_DMAD_PREFETCH_THRESHOLD_SHFT 20
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_MASK 0x00080000                // CSR_AXI_FAKE[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_MASK 0x00008000                // CSR_Q_STATUS_IDX_BKRS_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_MASK 0x00000300                // CSR_AXI_SLEEP_MODE[9..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_MASK 0x00000080                // CSR_BRESP_ERROR_BYPASS_EN[7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_MASK 0x00000040                // CSR_TX_DMASHDL_ENABLE[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_MASK 0x00000020                // CSR_RX_DMA_WBQ_EN[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_MASK 0x00000010                // CSR_MEM_ARB_LOCK_EN[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_MASK 0x0000000C                // CSR_MEM_BST_SIZE[3..2]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_SHFT 2
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_MASK 0x00000003                // CSR_MAX_PREFETCH_CNT[1..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG_EXT1 (0x18028000 + 0x2B4)---

    CSR_TXFIFO0_RDY_THRESHOLD[7..0] - (RW)  xxx 
    CSR_TXFIFO1_RDY_THRESHOLD[15..8] - (RW)  xxx 
    CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER[23..16] - (RW) timer setting for SCHEDULED_ACCESS_TIME_ARB of csr_tx_disp_arb_mode
    CSR_TX_DISP_ARB_MODE[25..24] - (RW) 00 : FAIR_ARB, 01 : FIX_ARB, 10 : UNBALANCED_ARB, 11 : SCHEDULED_ACCESS_TIME_ARB
    CSR_FWDL_FLOW_CTRL_BYASS_EN[26] - (RW) To disable firmware download TX flow control of TX dma(host_dma1) when firmare download of RX dma(mcu_dma1) is in firmware download polling mode!! Remember to set to 1'b0 when firmware download ring is set back to normal ring usage which should be in flow control for correct behavior!!
    CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN[27] - (RW) select firmware download TX ring(LSB/MSB ring) to bypass TX flow control when firmare download RX ring(LSB/MSB ring) of RX dma(mcu_dma1) is in firmware download polling mode!!
    CSR_TX_FCTRL_MODE[28]        - (RW) 1: packet based TX flow control   0: DMAD based TX flow control
    RESERVED29[30..29]           - (RO) Reserved bits
    CSR_PF_WRAP_CALC_MODE[31]    - (RW) 1'b0 : prefetch SRAM wrapping boundary is decided by bext ring base address   1'b1 : prefetch SRAM wrapping boundary is decided by prefetch max_cnt

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_MASK 0x80000000                // CSR_PF_WRAP_CALC_MODE[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_MASK 0x10000000                // CSR_TX_FCTRL_MODE[28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_MASK 0x08000000                // CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN[27]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_SHFT 27
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_MASK 0x04000000                // CSR_FWDL_FLOW_CTRL_BYASS_EN[26]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_SHFT 26
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_MASK 0x03000000                // CSR_TX_DISP_ARB_MODE[25..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_MASK 0x00FF0000                // CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_MASK 0x0000FF00                // CSR_TXFIFO1_RDY_THRESHOLD[15..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_MASK 0x000000FF                // CSR_TXFIFO0_RDY_THRESHOLD[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG_EXT2 (0x18028000 + 0x2B8)---

    CSR_TX_WRR_WEIGHT[3..0]      - (RW) WRR weight for TXD rings between AP & MD
    CSR_PERF_MXDU_TYPE[4]        - (RW) 1'b0 : MPDU based duration measurement   1'b1 : MSDU based duration measurement
    CSR_PERF_MPDU_INC_CMD2DAT[5] - (RW) 1'b0 : MPDU duration not including CMD2DAT latency   1'b1 : MPDU duration including CMD2DAT latency
    CSR_PERF_MIB_EN[6]           - (RW) Host performance MIB enable
    RESERVED7[15..7]             - (RO) Reserved bits
    CSR_TX_DROP_MODE[17..16]     - (RW) 2'h0 : No TX drop , 2'h1 : Ignore DMAD fetch and UDMA APB , 2'h2 : Flush TX dispatch queue
    CSR_TX_HALT_MODE[18]         - (RW) 1'b1 : Halt TXDMAD pre-fetch/dispatch and ignore UDMA APB , idle indicator would exclude TX dispatch queue status
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_MASK 0x00040000                // CSR_TX_HALT_MODE[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_MASK 0x00030000                // CSR_TX_DROP_MODE[17..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_MASK 0x00000040                // CSR_PERF_MIB_EN[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_MASK 0x00000020                // CSR_PERF_MPDU_INC_CMD2DAT[5]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_SHFT 5
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_MASK 0x00000010                // CSR_PERF_MXDU_TYPE[4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_MASK 0x0000000F                // CSR_TX_WRR_WEIGHT[3..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_SHFT 0

/* =====================================================================================

  ---WPDMA_CTXD_CFG (0x18028000 + 0x2BC)---

    CSR_BAND0_CTXD_EN[0]         - (RW) Band 0 HIF TXD cascading enable
    CSR_BAND0_CTXD_RING_IDX[5..1] - (RW) Band 0 HIF TXD ring index
    CSR_BAND1_CTXD_EN[6]         - (RW) Band 1 HIF TXD cascading enable
    CSR_BAND1_CTXD_RING_IDX[11..7] - (RW) Band 1 HIF TXD ring index
    CSR_CTXD_CASCADE_NUM[15..12] - (RW) HIF TXD cascading number = CSR_CTXD_CASCADE_NUM + 1
    CSR_CTXD_TIMEOUT[23..16]     - (RW) HIF TXD cascading timeout; unit is 1us
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_MASK 0x00FF0000                // CSR_CTXD_TIMEOUT[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_MASK 0x0000F000                // CSR_CTXD_CASCADE_NUM[15..12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_MASK 0x00000F80                // CSR_BAND1_CTXD_RING_IDX[11..7]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_SHFT 7
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_MASK 0x00000040                // CSR_BAND1_CTXD_EN[6]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_SHFT 6
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_MASK 0x0000003E                // CSR_BAND0_CTXD_RING_IDX[5..1]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_SHFT 1
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_MASK 0x00000001                // CSR_BAND0_CTXD_EN[0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_QOS_QTM_CFG0 (0x18028000 + 0x2D0)---

    CSR_TXP0_FFA_QTM[3..0]       - (RW) CSR_TXP0_FFA_QTM
    CSR_TXP0_RSVD_QTM[7..4]      - (RW) CSR_TXP0_RSVD_QTM
    CSR_TXP1_FFA_QTM[11..8]      - (RW) CSR_TXP1_FFA_QTM
    CSR_TXP1_RSVD_QTM[15..12]    - (RW) CSR_TXP1_RSVD_QTM
    RESERVED16[23..16]           - (RO) Reserved bits
    CSR_FFA_TOTAL_QTM[27..24]    - (RW) CSR_FFA_TOTAL_QTM
    CSR_QOS_QTM_MODE[29..28]     - (RW) 2'b01 : csr_rsvd_qtm_mode_only, 2'b10 : csr_ffa_qtm_mode_only, others : rsvd+ffa mode
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_MASK 0x30000000                // CSR_QOS_QTM_MODE[29..28]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_SHFT 28
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_FFA_TOTAL_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_FFA_TOTAL_QTM_MASK 0x0F000000                // CSR_FFA_TOTAL_QTM[27..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_FFA_TOTAL_QTM_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_MASK 0x0000F000                // CSR_TXP1_RSVD_QTM[15..12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_MASK 0x00000F00                // CSR_TXP1_FFA_QTM[11..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_MASK 0x000000F0                // CSR_TXP0_RSVD_QTM[7..4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_MASK 0x0000000F                // CSR_TXP0_FFA_QTM[3..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_QOS_QTM_CFG1 (0x18028000 + 0x2D4)---

    CSR_DMAD_FFA_QTM[3..0]       - (RW) CSR_DMAD_FFA_QTM
    CSR_DMAD_RSVD_QTM[7..4]      - (RW) CSR_DMAD_RSVD_QTM
    CSR_TXD_FFA_QTM[11..8]       - (RW) CSR_TXD_FFA_QTM
    CSR_TXD_RSVD_QTM[15..12]     - (RW) CSR_TXD_RSVD_QTM
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_MASK 0x0000F000                // CSR_TXD_RSVD_QTM[15..12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_MASK 0x00000F00                // CSR_TXD_FFA_QTM[11..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_MASK 0x000000F0                // CSR_DMAD_RSVD_QTM[7..4]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_SHFT 4
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_MASK 0x0000000F                // CSR_DMAD_FFA_QTM[3..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_SHFT 0

/* =====================================================================================

  ---HOST_PER_DLY_INT_CFG (0x18028000 + 0x2E8)---

    wpdma_per_max_ptime[7..0]    - (RW) Specified Max pending time for the internal RX ring full flag falling edge. When the pending time equal or greater PER_MAX_PTIME x 20us or the # of pended TX_DONE_INT equal or greater than TX_MAX_PINT (see above), an Final TX_DLY_INT is generated
                                     Set to 0 will disable pending interrupt time check
    RESERVED8[15..8]             - (RO) Reserved bits
    wpdma_per_dly_int_en[23..16] - (RW) RX periodic Delayed Interrupt Enable
                                     1: Enable RX periodic delayed interrupt mechanism
                                     0: Disable RX periodic delayed interrupt mechanism
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_MASK 0x00FF0000                // wpdma_per_dly_int_en[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_ADDR WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_MASK 0x000000FF                // wpdma_per_max_ptime[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_SHFT 0

/* =====================================================================================

  ---WPDMA_PRI_DLY_INT_CFG0 (0x18028000 + 0x2F0)---

    PRI0_MAX_PTIME[7..0]         - (RW) RX ring 3 delay time in unit of 20us
    PRI0_MAX_PINT[14..8]         - (RW) RX ring 3 delay number in unit of interrupt event
    PRI0_DLY_INT_EN[15]          - (RW) RX ring 3 delay interrupt enable
    PRI1_MAX_PTIME[23..16]       - (RW) RX ring 5 delay time in unit of 20us
    PRI1_MAX_PINT[30..24]        - (RW) RX ring 5 delay number in unit of interrupt event
    PRI1_DLY_INT_EN[31]          - (RW) RX ring 5 delay interrupt enable

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_MASK 0x80000000                // PRI1_DLY_INT_EN[31]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_MASK 0x7F000000                // PRI1_MAX_PINT[30..24]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_MASK 0x00FF0000                // PRI1_MAX_PTIME[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK 0x00008000                // PRI0_DLY_INT_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK 0x00007F00                // PRI0_MAX_PINT[14..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK 0x000000FF                // PRI0_MAX_PTIME[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT 0

/* =====================================================================================

  ---WPDMA_PRI_DLY_INT_CFG1 (0x18028000 + 0x2F4)---

    PRI0_MAX_PTIME[7..0]         - (RW) TX ring 19 delay time in unit of 20us
    PRI0_MAX_PINT[14..8]         - (RW) TX ring 19 delay number in unit of interrupt event
    PRI0_DLY_INT_EN[15]          - (RW) TX ring 19 delay interrupt enable
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_MASK 0x00008000                // PRI0_DLY_INT_EN[15]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_MASK 0x00007F00                // PRI0_MAX_PINT[14..8]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_MASK 0x000000FF                // PRI0_MAX_PTIME[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_CTRL0 (0x18028000 + 0x430)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_Ring18 (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL0_BASE_PTR_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_CTRL1 (0x18028000 + 0x434)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_Ring18.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring18 (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL1_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_CTRL2 (0x18028000 + 0x438)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL2_CPU_IDX_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_CTRL3 (0x18028000 + 0x43c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_CTRL3_DMA_IDX_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL0 (0x18028000 + 0x530)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring #3 (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL0_BASE_PTR_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL1 (0x18028000 + 0x534)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring #3.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring3 (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL1_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL2 (0x18028000 + 0x538)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring #3.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL2_CPU_IDX_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL3 (0x18028000 + 0x53C)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring #3.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_CTRL3_DMA_IDX_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL0 (0x18028000 + 0x550)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring #5 (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_BASE_PTR_MASK 0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL0_BASE_PTR_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL1 (0x18028000 + 0x554)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring #5.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring5 (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ATTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ATTR_MASK 0x00001000                // ATTR[12]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ATTR_SHFT 12
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAX_CNT_MASK 0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL1_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL2 (0x18028000 + 0x558)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring #5.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_CPU_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_CPU_IDX_MASK 0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL2_CPU_IDX_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL3 (0x18028000 + 0x55c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring #5.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_DMA_IDX_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_DMA_IDX_MASK 0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_CTRL3_DMA_IDX_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_EXT_CTRL (0x18028000 + 0x64C)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #19 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_EXT_CTRL (0x18028000 + 0x68C)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #3 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_EXT_CTRL (0x18028000 + 0x694)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #5 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---BN0_CTXD_RNG0_MIB (0x18028000 + 0x940)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 1~2 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 3~4 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---BN0_CTXD_RNG1_MIB (0x18028000 + 0x944)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 5~6 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 7~8 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---BN0_CTXD_RNG2_MIB (0x18028000 + 0x948)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 9~10 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 11~12 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---BN0_CTXD_RNG3_MIB (0x18028000 + 0x94C)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 13~14 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 15~16 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN0_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---BN1_CTXD_RNG0_MIB (0x18028000 + 0x950)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 1~2 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 3~4 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG0_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---BN1_CTXD_RNG1_MIB (0x18028000 + 0x954)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 5~6 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 7~8 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG1_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---BN1_CTXD_RNG2_MIB (0x18028000 + 0x958)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 9~10 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 11~12 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG2_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---BN1_CTXD_RNG3_MIB (0x18028000 + 0x95C)---

    CASCADE_RANGE_LOW[15..0]     - (RO) CTXD packet with cascade range = 13~14 TXD
    CASCADE_RANGE_HIGH[31..16]   - (RO) CTXD packet with cascade range = 15~16 TXD

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_MASK 0xFFFF0000                // CASCADE_RANGE_HIGH[31..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_HIGH_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_ADDR WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_MASK 0x0000FFFF                // CASCADE_RANGE_LOW[15..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_BN1_CTXD_RNG3_MIB_CASCADE_RANGE_LOW_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_BKRS_CTRL0 (0x18028000 + 0xB30)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_BKRS_CTRL1 (0x18028000 + 0xB34)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_BKRS_CTRL2 (0x18028000 + 0xB38)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_BKRS_CTRL0 (0x18028000 + 0xC30)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_BKRS_CTRL1 (0x18028000 + 0xC34)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_BKRS_CTRL2 (0x18028000 + 0xC38)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_BKRS_CTRL0 (0x18028000 + 0xC50)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_BKRS_CTRL1 (0x18028000 + 0xC54)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_BKRS_CTRL2 (0x18028000 + 0xC58)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_DMAD_MIB (0x18028000 + 0xE30)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING19_PKT_MIB (0x18028000 + 0xE34)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_TX_RING19_PKT_MIB_PKT_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_DMAD_MIB (0x18028000 + 0xF30)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_PKT_MIB (0x18028000 + 0xF34)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_DMAD_MIB (0x18028000 + 0xF50)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_PKT_MIB (0x18028000 + 0xF54)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_HOST_DMA0_PCIE1_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_WFDMA_HOST_DMA0_PCIE1_REGS_H__
