{
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port S_AXI_ACLK -pg 1 -y 760 -defaultsOSRD
preplace port M_AXI_0 -pg 1 -y 380 -defaultsOSRD
preplace port S_AXI_ARESETN -pg 1 -y 790 -defaultsOSRD
preplace port interrupt_0 -pg 1 -y 810 -defaultsOSRD
preplace port S_AXI_0 -pg 1 -y 730 -defaultsOSRD
preplace inst input_mem_0 -pg 1 -lvl 4 -y 410 -defaultsOSRD
preplace inst weight_mem_0 -pg 1 -lvl 5 -y 140 -defaultsOSRD
preplace inst vir_input_mem_0 -pg 1 -lvl 5 -y 600 -defaultsOSRD
preplace inst systolic_array_0 -pg 1 -lvl 6 -y 670 -defaultsOSRD
preplace inst axi_master_0 -pg 1 -lvl 8 -y 460 -defaultsOSRD
preplace inst axi_slave_0 -pg 1 -lvl 2 -y 760 -defaultsOSRD
preplace inst controller_0 -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace inst output_mem_0 -pg 1 -lvl 7 -y 680 -defaultsOSRD
preplace netloc controller_0_vr_mem_wr_addr 1 3 2 1070 580 1450J
preplace netloc axi_master_0_capture_image_data 1 3 6 1120 800 NJ 800 NJ 800 NJ 800 NJ 800 3030
preplace netloc weight_mem_0_rd_data 1 5 1 1920
preplace netloc systolic_array_0_rd_data 1 6 1 2240
preplace netloc axi_master_0_capture_kernel_data 1 4 5 1530 270 NJ 270 NJ 270 NJ 270 3060
preplace netloc output_mem_0_rd_data 1 7 1 2580
preplace netloc controller_0_in_mem_rd_addr 1 3 1 N
preplace netloc axi_slave_0_start_convolution 1 2 6 NJ 710 1030J 620 1490J 380 NJ 380 NJ 380 N
preplace netloc axi_master_0_input_memory_address 1 3 6 1140 520 1450J 320 NJ 320 NJ 320 NJ 320 3030
preplace netloc axi_master_0_output_memory_address 1 6 3 2270 790 NJ 790 3040
preplace netloc controller_0_start_wr_fsm 1 3 5 1090J 530 1500J 490 NJ 490 NJ 490 2570
preplace netloc controller_0_wt_mem_rd_addr 1 3 2 1070 170 NJ
preplace netloc axi_slave_0_image_address 1 2 6 NJ 730 NJ 730 NJ 730 1890J 400 NJ 400 N
preplace netloc axi_master_0_M_AXI 1 8 1 NJ
preplace netloc controller_0_rd_address 1 3 2 1060 560 1510
preplace netloc controller_0_vir_wr_enable 1 3 2 1080 590 NJ
preplace netloc axi_master_0_ended_reading 1 2 7 640 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 3020
preplace netloc axi_slave_0_kernel_dimension 1 2 6 630 610 NJ 610 1440 460 NJ 460 NJ 460 N
preplace netloc axi_slave_0_interrupt 1 2 7 620J 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ 820 3050J
preplace netloc axi_master_0_ended_convolution 1 1 8 180J 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ 870 3010
preplace netloc axi_slave_0_image_dimension 1 2 6 620 600 NJ 600 1480J 420 NJ 420 NJ 420 N
preplace netloc S_AXI_0_1 1 0 2 NJ 730 N
preplace netloc axi_master_0_weight_memory_address 1 4 5 1540 310 NJ 310 NJ 310 NJ 310 3040
preplace netloc Net 1 0 8 N 760 160 420 620 310 1110 550 1460 480 1900 520 2270 520 N
preplace netloc Net1 1 0 8 N 790 170 440 640 320 1100 540 1520 450 1910 540 2240 540 N
preplace netloc Net2 1 3 6 1130 300 1470 300 NJ 300 NJ 300 NJ 300 3050
preplace netloc input_mem_0_rd_data 1 4 1 1470
preplace netloc controller_0_ou_mem_wr_addr 1 3 4 1020 780 NJ 780 NJ 780 2260J
preplace netloc controller_0_ou_mem_rd_addr 1 3 3 1040 710 NJ 710 NJ
preplace netloc axi_slave_0_kernel_address 1 2 6 NJ 770 NJ 770 1530J 440 NJ 440 NJ 440 N
preplace netloc vir_input_mem_0_rd_data 1 5 1 1880
preplace netloc controller_0_ou_wr_enable 1 3 4 1050 790 NJ 790 NJ 790 2250J
levelinfo -pg 1 -10 140 450 840 1300 1720 2090 2430 2800 3080 -top -270 -bot 880
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"6",
   "da_mb_cnt":"1"
}
