Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.1 (lin64) Build 3557992 Fri Jun  3 09:56:20 MDT 2022
| Date         : Sun Aug 21 13:22:52 2022
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xczu2cg-sfvc784-1-e
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  8339 |     0 |          0 |     47232 | 17.66 |
|   LUT as Logic             |  7432 |     0 |          0 |     47232 | 15.74 |
|   LUT as Memory            |   907 |     0 |          0 |     28800 |  3.15 |
|     LUT as Distributed RAM |   332 |     0 |            |           |       |
|     LUT as Shift Register  |   575 |     0 |            |           |       |
| CLB Registers              | 11239 |     0 |          0 |     94464 | 11.90 |
|   Register as Flip Flop    | 11239 |     0 |          0 |     94464 | 11.90 |
|   Register as Latch        |     0 |     0 |          0 |     94464 |  0.00 |
| CARRY8                     |   123 |     0 |          0 |      8820 |  1.39 |
| F7 Muxes                   |   251 |     0 |          0 |     35280 |  0.71 |
| F8 Muxes                   |    36 |     0 |          0 |     17640 |  0.20 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 107   |          Yes |           - |          Set |
| 328   |          Yes |           - |        Reset |
| 82    |          Yes |         Set |            - |
| 10722 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  1867 |     0 |          0 |      8820 | 21.17 |
|   CLBL                                     |  1004 |     0 |            |           |       |
|   CLBM                                     |   863 |     0 |            |           |       |
| LUT as Logic                               |  7432 |     0 |          0 |     47232 | 15.74 |
|   using O5 output only                     |   230 |       |            |           |       |
|   using O6 output only                     |  5686 |       |            |           |       |
|   using O5 and O6                          |  1516 |       |            |           |       |
| LUT as Memory                              |   907 |     0 |          0 |     28800 |  3.15 |
|   LUT as Distributed RAM                   |   332 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   232 |       |            |           |       |
|     using O5 and O6                        |   100 |       |            |           |       |
|   LUT as Shift Register                    |   575 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   177 |       |            |           |       |
|     using O5 and O6                        |   398 |       |            |           |       |
| CLB Registers                              | 11239 |     0 |          0 |     94464 | 11.90 |
|   Register driven from within the CLB      |  5318 |       |            |           |       |
|   Register driven from outside the CLB     |  5921 |       |            |           |       |
|     LUT in front of the register is unused |  3844 |       |            |           |       |
|     LUT in front of the register is used   |  2077 |       |            |           |       |
| Unique Control Sets                        |   594 |       |          0 |     17640 |  3.37 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    3 |     0 |          0 |       150 |  2.00 |
|   RAMB36/FIFO*    |    3 |     0 |          0 |       150 |  2.00 |
|     RAMB36E2 only |    3 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       300 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       240 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    4 |     4 |          0 |       252 |  1.59 |
| HPIOB_M          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       196 |  2.04 |
|   BUFGCE             |    3 |     0 |          0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDRE      | 10722 |            Register |
| LUT6      |  3876 |                 CLB |
| LUT4      |  1460 |                 CLB |
| LUT5      |  1417 |                 CLB |
| LUT3      |  1373 |                 CLB |
| LUT2      |   589 |                 CLB |
| SRLC32E   |   519 |                 CLB |
| SRL16E    |   450 |                 CLB |
| FDCE      |   328 |            Register |
| MUXF7     |   251 |                 CLB |
| LUT1      |   233 |                 CLB |
| RAMD64E   |   224 |                 CLB |
| RAMD32    |   184 |                 CLB |
| CARRY8    |   123 |                 CLB |
| FDPE      |   107 |            Register |
| FDSE      |    82 |            Register |
| MUXF8     |    36 |                 CLB |
| RAMS32    |    24 |                 CLB |
| SRLC16E   |     4 |                 CLB |
| RAMB36E2  |     3 |            BLOCKRAM |
| BUFGCE    |     3 |               Clock |
| OBUF      |     2 |                 I/O |
| PS8       |     1 |            Advanced |
| IBUFCTRL  |     1 |              Others |
| DIFFINBUF |     1 |                 I/O |
| BUFG_PS   |     1 |               Clock |
| BSCANE2   |     1 |       Configuration |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| top_ila  |    2 |
| dbg_hub  |    1 |
+----------+------+


