circuit Cache :
  module Cache :
    input clock : Clock
    input reset : UInt<1>
    output io_cacheReq_ready : UInt<1>
    input io_cacheReq_valid : UInt<1>
    input io_cacheReq_bits_wr : UInt<1>
    input io_cacheReq_bits_addr : UInt<32>
    input io_cacheReq_bits_data : UInt<32>
    input io_cacheResp_ready : UInt<1>
    output io_cacheResp_valid : UInt<1>
    output io_cacheResp_bits_data : UInt<32>
    output io_memReq_valid : UInt<1>
    output io_memReq_bits_wr : UInt<1>
    output io_memReq_bits_addr : UInt<32>
    output io_memReq_bits_data : UInt<128>
    input io_memResp_valid : UInt<1>
    input io_memResp_bits_data : UInt<128>
    output io_data_0 : UInt<32>
    output io_data_1 : UInt<32>
    output io_data_2 : UInt<32>
    output io_data_3 : UInt<32>
  
    mem tags_valid : @[Cache.scala 56:25]
      data-type => UInt<1>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => tag
      writer => _T_41
      read-under-write => undefined
    mem tags_dirty : @[Cache.scala 56:25]
      data-type => UInt<1>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => tag
      writer => _T_41
      read-under-write => undefined
    mem tags_tag : @[Cache.scala 56:25]
      data-type => UInt<18>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => tag
      writer => _T_41
      read-under-write => undefined
    mem datas_0 : @[Cache.scala 57:26]
      data-type => UInt<32>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => data
      writer => _T_54
      writer => _T_55
      read-under-write => undefined
    mem datas_1 : @[Cache.scala 57:26]
      data-type => UInt<32>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => data
      writer => _T_54
      writer => _T_55
      read-under-write => undefined
    mem datas_2 : @[Cache.scala 57:26]
      data-type => UInt<32>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => data
      writer => _T_54
      writer => _T_55
      read-under-write => undefined
    mem datas_3 : @[Cache.scala 57:26]
      data-type => UInt<32>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => data
      writer => _T_54
      writer => _T_55
      read-under-write => undefined
    node _T = and(io_cacheReq_ready, io_cacheReq_valid) @[Decoupled.scala 40:37]
    reg _T_1_wr : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_1_wr) @[Reg.scala 15:16]
    reg _T_1_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_1_addr) @[Reg.scala 15:16]
    reg _T_1_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_1_data) @[Reg.scala 15:16]
    node _GEN_0 = mux(_T, io_cacheReq_bits_data, _T_1_data) @[Reg.scala 16:19]
    node _GEN_1 = mux(_T, io_cacheReq_bits_addr, _T_1_addr) @[Reg.scala 16:19]
    node _GEN_2 = mux(_T, io_cacheReq_bits_wr, _T_1_wr) @[Reg.scala 16:19]
    node _T_2 = cat(_T_1_wr, _T_1_addr) @[Cache.scala 59:72]
    node _T_3 = cat(_T_2, _T_1_data) @[Cache.scala 59:72]
    node _T_4 = _T_3
    node _T_5 = bits(_T_4, 31, 0) @[Cache.scala 59:72]
    node _T_6 = bits(_T_4, 63, 32) @[Cache.scala 59:72]
    node _T_7 = bits(_T_4, 64, 64) @[Cache.scala 59:72]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[Cache.scala 60:22]
    node _T_8 = eq(valid, UInt<1>("h0")) @[Cache.scala 61:30]
    node _T_9 = and(io_cacheReq_ready, io_cacheReq_valid) @[Decoupled.scala 40:37]
    node _GEN_3 = mux(_T_9, UInt<1>("h1"), valid) @[Cache.scala 62:29]
    node _T_10 = io_cacheReq_bits_addr
    node _T_11 = bits(_T_10, 1, 0) @[Cache.scala 64:47]
    node _T_12 = bits(_T_10, 3, 2) @[Cache.scala 64:47]
    node _T_13 = bits(_T_10, 13, 4) @[Cache.scala 64:47]
    node _T_14 = bits(_T_10, 31, 14) @[Cache.scala 64:47]
    node reqReg_addr = _T_6 @[Cache.scala 59:72 Cache.scala 59:72]
    node _T_15 = reqReg_addr
    node _T_16 = bits(_T_15, 1, 0) @[Cache.scala 65:37]
    node _T_17 = bits(_T_15, 3, 2) @[Cache.scala 65:37]
    node _T_18 = bits(_T_15, 13, 4) @[Cache.scala 65:37]
    node _T_19 = bits(_T_15, 31, 14) @[Cache.scala 65:37]
    node _T_20 = and(io_cacheReq_ready, io_cacheReq_valid) @[Decoupled.scala 40:37]
    node addrReq_line = _T_13 @[Cache.scala 64:47 Cache.scala 64:47]
    node _GEN_4 = validif(_T_20, addrReq_line) @[Cache.scala 66:22]
    node _T_21 = _GEN_4 @[Cache.scala 66:22 Cache.scala 66:22]
    node _T_22 = or(_T_21, UInt<10>("h0")) @[Cache.scala 66:22]
    node _T_23 = bits(_T_22, 9, 0) @[Cache.scala 66:22]
    node _GEN_5 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[Cache.scala 66:22]
    node _GEN_6 = validif(_T_20, _T_23) @[Cache.scala 66:22]
    node _GEN_7 = validif(_T_20, clock) @[Cache.scala 66:22]
    node _T_24 = and(io_cacheReq_ready, io_cacheReq_valid) @[Decoupled.scala 40:37]
    node _GEN_8 = validif(_T_24, addrReq_line) @[Cache.scala 67:24]
    node _T_25 = _GEN_8 @[Cache.scala 67:24 Cache.scala 67:24]
    node _T_26 = or(_T_25, UInt<10>("h0")) @[Cache.scala 67:24]
    node _T_27 = bits(_T_26, 9, 0) @[Cache.scala 67:24]
    node _GEN_9 = mux(_T_24, UInt<1>("h1"), UInt<1>("h0")) @[Cache.scala 67:24]
    node _GEN_10 = validif(_T_24, _T_27) @[Cache.scala 67:24]
    node _GEN_11 = validif(_T_24, clock) @[Cache.scala 67:24]
    node addrReg_tag = _T_19 @[Cache.scala 65:37 Cache.scala 65:37]
    node _T_28 = eq(tags_tag.tag.data, addrReg_tag) @[Cache.scala 70:34]
    node hit = and(tags_valid.tag.data, _T_28) @[Cache.scala 70:23]
    node addrReg_line = _T_18 @[Cache.scala 65:37 Cache.scala 65:37]
    node _T_29 = cat(tags_tag.tag.data, addrReg_line) @[Cat.scala 29:58]
    node writeMemAddr = cat(_T_29, UInt<4>("h0")) @[Cat.scala 29:58]
    node _T_30 = cat(addrReg_tag, addrReg_line) @[Cat.scala 29:58]
    node readMemAddr = cat(_T_30, UInt<4>("h0")) @[Cat.scala 29:58]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[Cache.scala 105:22]
    node _T_93 = eq(state, UInt<3>("h1")) @[Cache.scala 143:21]
    node _T_94 = eq(state, UInt<3>("h2")) @[Cache.scala 143:46]
    node _T_95 = or(_T_93, _T_94) @[Cache.scala 143:37]
    node writeMem = _T_95 @[Cache.scala 143:12]
    node _T_31 = mux(writeMem, writeMemAddr, readMemAddr) @[Cache.scala 77:29]
    node _T_32 = cat(datas_1.data.data, datas_0.data.data) @[Cache.scala 78:37]
    node _T_33 = cat(datas_3.data.data, datas_2.data.data) @[Cache.scala 78:37]
    node _T_34 = cat(_T_33, _T_32) @[Cache.scala 78:37]
    node cacheWrite_addr = reqReg_addr @[Cache.scala 81:24 Cache.scala 102:19]
    node _T_36 = cacheWrite_addr
    node _T_37 = bits(_T_36, 1, 0) @[Cache.scala 83:45]
    node _T_38 = bits(_T_36, 3, 2) @[Cache.scala 83:45]
    node _T_39 = bits(_T_36, 13, 4) @[Cache.scala 83:45]
    node _T_40 = bits(_T_36, 31, 14) @[Cache.scala 83:45]
    node _T_43 = reqReg_addr
    node _T_44 = bits(_T_43, 1, 0) @[Cache.scala 84:37]
    node _T_45 = bits(_T_43, 3, 2) @[Cache.scala 84:37]
    node _T_46 = bits(_T_43, 13, 4) @[Cache.scala 84:37]
    node _T_47 = bits(_T_43, 31, 14) @[Cache.scala 84:37]
    node _T_79 = eq(state, UInt<3>("h4")) @[Cache.scala 137:29]
    node reqReg_wr = _T_7 @[Cache.scala 59:72 Cache.scala 59:72]
    node _T_67 = eq(UInt<3>("h0"), state) @[Conditional.scala 37:30]
    node _T_68 = and(tags_valid.tag.data, tags_dirty.tag.data) @[Cache.scala 114:30]
    node _T_69 = eq(reqReg_wr, UInt<1>("h0")) @[Cache.scala 115:31]
    node _GEN_72 = mux(_T_69, UInt<1>("h0"), UInt<1>("h1")) @[Cache.scala 115:44]
    node _GEN_74 = mux(_T_68, UInt<1>("h0"), _GEN_72) @[Cache.scala 114:44]
    node _GEN_77 = mux(hit, UInt<1>("h1"), _GEN_74) @[Cache.scala 110:20]
    node _GEN_80 = mux(valid, _GEN_77, UInt<1>("h0")) @[Cache.scala 109:20]
    node _GEN_97 = mux(_T_67, _GEN_80, UInt<1>("h0")) @[Conditional.scala 40:58]
    node jump2finish = _GEN_97 @[Cache.scala 113:23 Cache.scala 118:25]
    node _T_80 = and(reqReg_wr, jump2finish) @[Cache.scala 137:59]
    node _T_81 = or(_T_79, _T_80) @[Cache.scala 137:45]
    node cacheWrite_valid = _T_81 @[Cache.scala 81:24 Cache.scala 137:20]
    node _T_35_line = _T_39 @[Cache.scala 83:45 Cache.scala 83:45]
    node _GEN_12 = validif(cacheWrite_valid, _T_35_line) @[Cache.scala 82:27]
    node _GEN_13 = validif(cacheWrite_valid, clock) @[Cache.scala 82:27]
    node _GEN_14 = mux(cacheWrite_valid, UInt<1>("h1"), UInt<1>("h0")) @[Cache.scala 82:27]
    node _GEN_15 = validif(cacheWrite_valid, UInt<1>("h1")) @[Cache.scala 82:27]
    node _T_42_tag = _T_47 @[Cache.scala 84:37 Cache.scala 84:37]
    node _GEN_16 = validif(cacheWrite_valid, _T_42_tag) @[Cache.scala 82:27]
    node _T_49 = cacheWrite_addr
    node _T_50 = bits(_T_49, 1, 0) @[Cache.scala 90:40]
    node _T_51 = bits(_T_49, 3, 2) @[Cache.scala 90:40]
    node _T_52 = bits(_T_49, 13, 4) @[Cache.scala 90:40]
    node _T_53 = bits(_T_49, 31, 14) @[Cache.scala 90:40]
    node _T_48_word = _T_51 @[Cache.scala 90:40 Cache.scala 90:40]
    node reqReg_data = _T_5 @[Cache.scala 59:72 Cache.scala 59:72]
    node cacheWrite_word = reqReg_data @[Cache.scala 81:24 Cache.scala 101:19]
    node _datas__T_55_data_T_48_word = cacheWrite_word @[Cache.scala 94:46 Cache.scala 94:46]
    node _GEN_17 = validif(eq(UInt<1>("h0"), _T_48_word), _datas__T_55_data_T_48_word) @[Cache.scala 94:46]
    node _GEN_18 = validif(eq(UInt<1>("h1"), _T_48_word), _datas__T_55_data_T_48_word) @[Cache.scala 94:46]
    node _GEN_19 = validif(eq(UInt<2>("h2"), _T_48_word), _datas__T_55_data_T_48_word) @[Cache.scala 94:46]
    node _GEN_20 = validif(eq(UInt<2>("h3"), _T_48_word), _datas__T_55_data_T_48_word) @[Cache.scala 94:46]
    node _datas__T_55_mask_T_48_word = UInt<1>("h1") @[Cache.scala 94:46 Cache.scala 94:46]
    node _GEN_21 = mux(eq(UInt<1>("h0"), _T_48_word), _datas__T_55_mask_T_48_word, UInt<1>("h0")) @[Cache.scala 94:46]
    node _GEN_22 = mux(eq(UInt<1>("h1"), _T_48_word), _datas__T_55_mask_T_48_word, UInt<1>("h0")) @[Cache.scala 94:46]
    node _GEN_23 = mux(eq(UInt<2>("h2"), _T_48_word), _datas__T_55_mask_T_48_word, UInt<1>("h0")) @[Cache.scala 94:46]
    node _GEN_24 = mux(eq(UInt<2>("h3"), _T_48_word), _datas__T_55_mask_T_48_word, UInt<1>("h0")) @[Cache.scala 94:46]
    node _T_82 = eq(state, UInt<3>("h4")) @[Cache.scala 138:27]
    node cacheWrite_sel = _T_82 @[Cache.scala 81:24 Cache.scala 138:18]
    node _T_48_line = _T_52 @[Cache.scala 90:40 Cache.scala 90:40]
    node _GEN_25 = validif(cacheWrite_sel, _T_48_line) @[Cache.scala 91:27]
    node _GEN_26 = validif(cacheWrite_sel, clock) @[Cache.scala 91:27]
    node _GEN_27 = mux(cacheWrite_sel, UInt<1>("h1"), UInt<1>("h0")) @[Cache.scala 91:27]
    node _GEN_28 = validif(cacheWrite_sel, UInt<1>("h1")) @[Cache.scala 91:27]
    node addrReg_word = _T_17 @[Cache.scala 65:37 Cache.scala 65:37]
    node _cacheWrite_line_addrReg_word = reqReg_data @[Cache.scala 98:35 Cache.scala 98:35]
    node _T_57 = io_memResp_bits_data
    node _T_58 = bits(_T_57, 31, 0) @[Cache.scala 96:51]
    node _T_56_0 = _T_58 @[Cache.scala 96:51 Cache.scala 96:51]
    node _GEN_63 = mux(eq(UInt<1>("h0"), addrReg_word), _cacheWrite_line_addrReg_word, _T_56_0) @[Cache.scala 98:35]
    node _GEN_67 = mux(reqReg_wr, _GEN_63, _T_56_0) @[Cache.scala 97:20]
    node cacheWrite_line_0 = _GEN_67 @[Cache.scala 81:24 Cache.scala 96:19 Cache.scala 98:35]
    node _GEN_29 = validif(cacheWrite_sel, cacheWrite_line_0) @[Cache.scala 91:27]
    node _T_59 = bits(_T_57, 63, 32) @[Cache.scala 96:51]
    node _T_56_1 = _T_59 @[Cache.scala 96:51 Cache.scala 96:51]
    node _GEN_64 = mux(eq(UInt<1>("h1"), addrReg_word), _cacheWrite_line_addrReg_word, _T_56_1) @[Cache.scala 98:35]
    node _GEN_68 = mux(reqReg_wr, _GEN_64, _T_56_1) @[Cache.scala 97:20]
    node cacheWrite_line_1 = _GEN_68 @[Cache.scala 81:24 Cache.scala 96:19 Cache.scala 98:35]
    node _GEN_30 = validif(cacheWrite_sel, cacheWrite_line_1) @[Cache.scala 91:27]
    node _T_60 = bits(_T_57, 95, 64) @[Cache.scala 96:51]
    node _T_56_2 = _T_60 @[Cache.scala 96:51 Cache.scala 96:51]
    node _GEN_65 = mux(eq(UInt<2>("h2"), addrReg_word), _cacheWrite_line_addrReg_word, _T_56_2) @[Cache.scala 98:35]
    node _GEN_69 = mux(reqReg_wr, _GEN_65, _T_56_2) @[Cache.scala 97:20]
    node cacheWrite_line_2 = _GEN_69 @[Cache.scala 81:24 Cache.scala 96:19 Cache.scala 98:35]
    node _GEN_31 = validif(cacheWrite_sel, cacheWrite_line_2) @[Cache.scala 91:27]
    node _T_61 = bits(_T_57, 127, 96) @[Cache.scala 96:51]
    node _T_56_3 = _T_61 @[Cache.scala 96:51 Cache.scala 96:51]
    node _GEN_66 = mux(eq(UInt<2>("h3"), addrReg_word), _cacheWrite_line_addrReg_word, _T_56_3) @[Cache.scala 98:35]
    node _GEN_70 = mux(reqReg_wr, _GEN_66, _T_56_3) @[Cache.scala 97:20]
    node cacheWrite_line_3 = _GEN_70 @[Cache.scala 81:24 Cache.scala 96:19 Cache.scala 98:35]
    node _GEN_32 = validif(cacheWrite_sel, cacheWrite_line_3) @[Cache.scala 91:27]
    node _GEN_33 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _T_48_line) @[Cache.scala 91:27]
    node _GEN_34 = validif(eq(cacheWrite_sel, UInt<1>("h0")), clock) @[Cache.scala 91:27]
    node _GEN_35 = mux(cacheWrite_sel, UInt<1>("h0"), UInt<1>("h1")) @[Cache.scala 91:27]
    node _GEN_36 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_21) @[Cache.scala 91:27]
    node _GEN_37 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_22) @[Cache.scala 91:27]
    node _GEN_38 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_23) @[Cache.scala 91:27]
    node _GEN_39 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_24) @[Cache.scala 91:27]
    node _GEN_40 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_17) @[Cache.scala 91:27]
    node _GEN_41 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_18) @[Cache.scala 91:27]
    node _GEN_42 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_19) @[Cache.scala 91:27]
    node _GEN_43 = validif(eq(cacheWrite_sel, UInt<1>("h0")), _GEN_20) @[Cache.scala 91:27]
    node _GEN_44 = validif(cacheWrite_valid, _GEN_25) @[Cache.scala 89:27]
    node _GEN_45 = validif(cacheWrite_valid, _GEN_26) @[Cache.scala 89:27]
    node _GEN_46 = mux(cacheWrite_valid, _GEN_27, UInt<1>("h0")) @[Cache.scala 89:27]
    node _GEN_47 = validif(cacheWrite_valid, _GEN_28) @[Cache.scala 89:27]
    node _GEN_48 = validif(cacheWrite_valid, _GEN_29) @[Cache.scala 89:27]
    node _GEN_49 = validif(cacheWrite_valid, _GEN_30) @[Cache.scala 89:27]
    node _GEN_50 = validif(cacheWrite_valid, _GEN_31) @[Cache.scala 89:27]
    node _GEN_51 = validif(cacheWrite_valid, _GEN_32) @[Cache.scala 89:27]
    node _GEN_52 = validif(cacheWrite_valid, _GEN_33) @[Cache.scala 89:27]
    node _GEN_53 = validif(cacheWrite_valid, _GEN_34) @[Cache.scala 89:27]
    node _GEN_54 = mux(cacheWrite_valid, _GEN_35, UInt<1>("h0")) @[Cache.scala 89:27]
    node _GEN_55 = validif(cacheWrite_valid, _GEN_36) @[Cache.scala 89:27]
    node _GEN_56 = validif(cacheWrite_valid, _GEN_37) @[Cache.scala 89:27]
    node _GEN_57 = validif(cacheWrite_valid, _GEN_38) @[Cache.scala 89:27]
    node _GEN_58 = validif(cacheWrite_valid, _GEN_39) @[Cache.scala 89:27]
    node _GEN_59 = validif(cacheWrite_valid, _GEN_40) @[Cache.scala 89:27]
    node _GEN_60 = validif(cacheWrite_valid, _GEN_41) @[Cache.scala 89:27]
    node _GEN_61 = validif(cacheWrite_valid, _GEN_42) @[Cache.scala 89:27]
    node _GEN_62 = validif(cacheWrite_valid, _GEN_43) @[Cache.scala 89:27]
    node _T_62 = cat(cacheWrite_line_1, cacheWrite_line_0) @[Cache.scala 99:87]
    node _T_63 = cat(cacheWrite_line_3, cacheWrite_line_2) @[Cache.scala 99:87]
    node _T_64 = cat(_T_63, _T_62) @[Cache.scala 99:87]
    node _T_65 = bits(reset, 0, 0) @[Cache.scala 99:11]
    node _T_66 = eq(_T_65, UInt<1>("h0")) @[Cache.scala 99:11]
    node _GEN_71 = mux(_T_69, UInt<3>("h3"), UInt<3>("h5")) @[Cache.scala 115:44]
    node _GEN_73 = mux(_T_68, UInt<3>("h1"), _GEN_71) @[Cache.scala 114:44]
    node _GEN_75 = mux(hit, UInt<3>("h5"), _GEN_73) @[Cache.scala 110:20]
    node _GEN_76 = mux(hit, UInt<1>("h0"), _GEN_3) @[Cache.scala 110:20]
    node _GEN_78 = mux(valid, _GEN_75, state) @[Cache.scala 109:20]
    node _GEN_79 = mux(valid, _GEN_76, _GEN_3) @[Cache.scala 109:20]
    node _T_70 = eq(UInt<3>("h1"), state) @[Conditional.scala 37:30]
    node _T_71 = eq(UInt<3>("h2"), state) @[Conditional.scala 37:30]
    node _GEN_81 = mux(io_memResp_valid, UInt<3>("h3"), state) @[Cache.scala 123:50]
    node _T_72 = eq(UInt<3>("h3"), state) @[Conditional.scala 37:30]
    node _T_73 = eq(UInt<3>("h4"), state) @[Conditional.scala 37:30]
    node _GEN_82 = mux(io_memResp_valid, UInt<3>("h5"), state) @[Cache.scala 126:32]
    node _T_74 = eq(UInt<3>("h5"), state) @[Conditional.scala 37:30]
    node _T_75 = and(io_cacheResp_ready, io_cacheResp_valid) @[Decoupled.scala 40:37]
    node _GEN_83 = mux(_T_75, UInt<3>("h0"), state) @[Cache.scala 130:45]
    node _GEN_84 = mux(_T_75, UInt<1>("h0"), _GEN_3) @[Cache.scala 130:45]
    node _GEN_85 = mux(_T_74, _GEN_83, state) @[Conditional.scala 39:67]
    node _GEN_86 = mux(_T_74, _GEN_84, _GEN_3) @[Conditional.scala 39:67]
    node _GEN_87 = mux(_T_73, _GEN_82, _GEN_85) @[Conditional.scala 39:67]
    node _GEN_88 = mux(_T_73, _GEN_3, _GEN_86) @[Conditional.scala 39:67]
    node _GEN_89 = mux(_T_72, UInt<3>("h4"), _GEN_87) @[Conditional.scala 39:67]
    node _GEN_90 = mux(_T_72, _GEN_3, _GEN_88) @[Conditional.scala 39:67]
    node _GEN_91 = mux(_T_71, _GEN_81, _GEN_89) @[Conditional.scala 39:67]
    node _GEN_92 = mux(_T_71, _GEN_3, _GEN_90) @[Conditional.scala 39:67]
    node _GEN_93 = mux(_T_70, UInt<3>("h2"), _GEN_91) @[Conditional.scala 39:67]
    node _GEN_94 = mux(_T_70, _GEN_3, _GEN_92) @[Conditional.scala 39:67]
    node _GEN_95 = mux(_T_67, _GEN_78, _GEN_93) @[Conditional.scala 40:58]
    node _GEN_96 = mux(_T_67, _GEN_79, _GEN_94) @[Conditional.scala 40:58]
    node _T_76 = eq(state, UInt<3>("h1")) @[Cache.scala 136:28]
    node _T_77 = eq(state, UInt<3>("h3")) @[Cache.scala 136:53]
    node _T_78 = or(_T_76, _T_77) @[Cache.scala 136:44]
    node _T_83 = eq(state, UInt<3>("h5")) @[Cache.scala 139:31]
    node _T_84 = eq(state, UInt<3>("h4")) @[Cache.scala 140:47]
    node _T_86 = io_memResp_bits_data
    node _T_87 = bits(_T_86, 31, 0) @[Cache.scala 141:34]
    node _T_88 = bits(_T_86, 63, 32) @[Cache.scala 141:34]
    node _T_89 = bits(_T_86, 95, 64) @[Cache.scala 141:34]
    node _T_90 = bits(_T_86, 127, 96) @[Cache.scala 141:34]
    node _T_85_0 = _T_87 @[Cache.scala 141:34 Cache.scala 141:34]
    node _GEN_98 = validif(eq(UInt<1>("h0"), addrReg_word), _T_85_0) @[Cache.scala 140:40]
    node _T_85_1 = _T_88 @[Cache.scala 141:34 Cache.scala 141:34]
    node _GEN_99 = mux(eq(UInt<1>("h1"), addrReg_word), _T_85_1, _GEN_98) @[Cache.scala 140:40]
    node _T_85_2 = _T_89 @[Cache.scala 141:34 Cache.scala 141:34]
    node _GEN_100 = mux(eq(UInt<2>("h2"), addrReg_word), _T_85_2, _GEN_99) @[Cache.scala 140:40]
    node _T_85_3 = _T_90 @[Cache.scala 141:34 Cache.scala 141:34]
    node _GEN_101 = mux(eq(UInt<2>("h3"), addrReg_word), _T_85_3, _GEN_100) @[Cache.scala 140:40]
    node _GEN_102 = validif(eq(UInt<1>("h0"), addrReg_word), datas_0.data.data) @[Cache.scala 140:40]
    node _GEN_103 = mux(eq(UInt<1>("h1"), addrReg_word), datas_1.data.data, _GEN_102) @[Cache.scala 140:40]
    node _GEN_104 = mux(eq(UInt<2>("h2"), addrReg_word), datas_2.data.data, _GEN_103) @[Cache.scala 140:40]
    node _GEN_105 = mux(eq(UInt<2>("h3"), addrReg_word), datas_3.data.data, _GEN_104) @[Cache.scala 140:40]
    node _T_85_addrReg_word = _GEN_101 @[Cache.scala 140:40 Cache.scala 140:40 Cache.scala 140:40 Cache.scala 140:40 Cache.scala 140:40]
    node _datas_data_data_addrReg_word = _GEN_105 @[Cache.scala 140:40 Cache.scala 140:40 Cache.scala 140:40 Cache.scala 140:40 Cache.scala 140:40]
    node _T_91 = mux(_T_84, _T_85_addrReg_word, _datas_data_data_addrReg_word) @[Cache.scala 140:40]
    reg _T_92 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), _T_92) @[Cache.scala 140:36]
    node _T_96 = eq(state, UInt<3>("h3")) @[Cache.scala 144:20]
    node _T_97 = eq(state, UInt<3>("h4")) @[Cache.scala 144:44]
    node _T_98 = or(_T_96, _T_97) @[Cache.scala 144:35]
    node _T_99 = bits(reset, 0, 0) @[Cache.scala 147:11]
    node _T_100 = eq(_T_99, UInt<1>("h0")) @[Cache.scala 147:11]
    node addrReq_tag = _T_14 @[Cache.scala 64:47 Cache.scala 64:47]
    node addrReq_word = _T_12 @[Cache.scala 64:47 Cache.scala 64:47]
    node addrReq_byte = _T_11 @[Cache.scala 64:47 Cache.scala 64:47]
    node addrReg_byte = _T_16 @[Cache.scala 65:37 Cache.scala 65:37]
    node readMem = _T_98 @[Cache.scala 144:11]
    node _T_35_tag = _T_40 @[Cache.scala 83:45 Cache.scala 83:45]
    node _T_35_word = _T_38 @[Cache.scala 83:45 Cache.scala 83:45]
    node _T_35_byte = _T_37 @[Cache.scala 83:45 Cache.scala 83:45]
    node _T_42_line = _T_46 @[Cache.scala 84:37 Cache.scala 84:37]
    node _T_42_word = _T_45 @[Cache.scala 84:37 Cache.scala 84:37]
    node _T_42_byte = _T_44 @[Cache.scala 84:37 Cache.scala 84:37]
    node _T_48_tag = _T_53 @[Cache.scala 90:40 Cache.scala 90:40]
    node _T_48_byte = _T_50 @[Cache.scala 90:40 Cache.scala 90:40]
    io_cacheReq_ready <= _T_8 @[Cache.scala 61:21]
    io_cacheResp_valid <= _T_83 @[Cache.scala 139:22]
    io_cacheResp_bits_data <= _T_92 @[Cache.scala 140:26]
    io_memReq_valid <= _T_78 @[Cache.scala 136:19]
    io_memReq_bits_wr <= writeMem @[Cache.scala 76:21]
    io_memReq_bits_addr <= _T_31 @[Cache.scala 77:23]
    io_memReq_bits_data <= _T_34 @[Cache.scala 78:23]
    io_data_0 <= datas_0.data.data @[Cache.scala 68:11]
    io_data_1 <= datas_1.data.data @[Cache.scala 68:11]
    io_data_2 <= datas_2.data.data @[Cache.scala 68:11]
    io_data_3 <= datas_3.data.data @[Cache.scala 68:11]
    tags_valid.tag.addr <= _GEN_6 @[Cache.scala 66:22]
    tags_dirty.tag.addr <= _GEN_6 @[Cache.scala 66:22]
    tags_tag.tag.addr <= _GEN_6 @[Cache.scala 66:22]
    tags_valid.tag.en <= _GEN_5 @[Cache.scala 56:25 Cache.scala 66:22]
    tags_dirty.tag.en <= _GEN_5 @[Cache.scala 56:25 Cache.scala 66:22]
    tags_tag.tag.en <= _GEN_5 @[Cache.scala 56:25 Cache.scala 66:22]
    tags_valid.tag.clk <= _GEN_7 @[Cache.scala 66:22]
    tags_dirty.tag.clk <= _GEN_7 @[Cache.scala 66:22]
    tags_tag.tag.clk <= _GEN_7 @[Cache.scala 66:22]
    tags_valid._T_41.addr <= _GEN_12 @[Cache.scala 83:20]
    tags_dirty._T_41.addr <= _GEN_12 @[Cache.scala 83:20]
    tags_tag._T_41.addr <= _GEN_12 @[Cache.scala 83:20]
    tags_valid._T_41.en <= _GEN_14 @[Cache.scala 56:25 Cache.scala 83:20]
    tags_dirty._T_41.en <= _GEN_14 @[Cache.scala 56:25 Cache.scala 83:20]
    tags_tag._T_41.en <= _GEN_14 @[Cache.scala 56:25 Cache.scala 83:20]
    tags_valid._T_41.clk <= _GEN_13 @[Cache.scala 83:20]
    tags_dirty._T_41.clk <= _GEN_13 @[Cache.scala 83:20]
    tags_tag._T_41.clk <= _GEN_13 @[Cache.scala 83:20]
    tags_valid._T_41.data <= _GEN_15 @[Cache.scala 85:16]
    tags_dirty._T_41.data <= _GEN_15 @[Cache.scala 86:16]
    tags_tag._T_41.data <= _GEN_16 @[Cache.scala 84:14]
    tags_valid._T_41.mask <= _GEN_15 @[Cache.scala 83:20 Cache.scala 85:16]
    tags_dirty._T_41.mask <= _GEN_15 @[Cache.scala 83:20 Cache.scala 86:16]
    tags_tag._T_41.mask <= _GEN_15 @[Cache.scala 83:20 Cache.scala 84:14]
    datas_0.data.addr <= _GEN_10 @[Cache.scala 67:24]
    datas_1.data.addr <= _GEN_10 @[Cache.scala 67:24]
    datas_2.data.addr <= _GEN_10 @[Cache.scala 67:24]
    datas_3.data.addr <= _GEN_10 @[Cache.scala 67:24]
    datas_0.data.en <= _GEN_9 @[Cache.scala 57:26 Cache.scala 67:24]
    datas_1.data.en <= _GEN_9 @[Cache.scala 57:26 Cache.scala 67:24]
    datas_2.data.en <= _GEN_9 @[Cache.scala 57:26 Cache.scala 67:24]
    datas_3.data.en <= _GEN_9 @[Cache.scala 57:26 Cache.scala 67:24]
    datas_0.data.clk <= _GEN_11 @[Cache.scala 67:24]
    datas_1.data.clk <= _GEN_11 @[Cache.scala 67:24]
    datas_2.data.clk <= _GEN_11 @[Cache.scala 67:24]
    datas_3.data.clk <= _GEN_11 @[Cache.scala 67:24]
    datas_0._T_54.addr <= _GEN_44 @[Cache.scala 92:12]
    datas_1._T_54.addr <= _GEN_44 @[Cache.scala 92:12]
    datas_2._T_54.addr <= _GEN_44 @[Cache.scala 92:12]
    datas_3._T_54.addr <= _GEN_44 @[Cache.scala 92:12]
    datas_0._T_54.en <= _GEN_46 @[Cache.scala 57:26 Cache.scala 92:12]
    datas_1._T_54.en <= _GEN_46 @[Cache.scala 57:26 Cache.scala 92:12]
    datas_2._T_54.en <= _GEN_46 @[Cache.scala 57:26 Cache.scala 92:12]
    datas_3._T_54.en <= _GEN_46 @[Cache.scala 57:26 Cache.scala 92:12]
    datas_0._T_54.clk <= _GEN_45 @[Cache.scala 92:12]
    datas_1._T_54.clk <= _GEN_45 @[Cache.scala 92:12]
    datas_2._T_54.clk <= _GEN_45 @[Cache.scala 92:12]
    datas_3._T_54.clk <= _GEN_45 @[Cache.scala 92:12]
    datas_0._T_54.data <= _GEN_48 @[Cache.scala 92:24]
    datas_1._T_54.data <= _GEN_49 @[Cache.scala 92:24]
    datas_2._T_54.data <= _GEN_50 @[Cache.scala 92:24]
    datas_3._T_54.data <= _GEN_51 @[Cache.scala 92:24]
    datas_0._T_54.mask <= _GEN_47 @[Cache.scala 92:12 Cache.scala 92:24]
    datas_1._T_54.mask <= _GEN_47 @[Cache.scala 92:12 Cache.scala 92:24]
    datas_2._T_54.mask <= _GEN_47 @[Cache.scala 92:12 Cache.scala 92:24]
    datas_3._T_54.mask <= _GEN_47 @[Cache.scala 92:12 Cache.scala 92:24]
    datas_0._T_55.addr <= _GEN_52 @[Cache.scala 94:23]
    datas_1._T_55.addr <= _GEN_52 @[Cache.scala 94:23]
    datas_2._T_55.addr <= _GEN_52 @[Cache.scala 94:23]
    datas_3._T_55.addr <= _GEN_52 @[Cache.scala 94:23]
    datas_0._T_55.en <= _GEN_54 @[Cache.scala 57:26 Cache.scala 94:23]
    datas_1._T_55.en <= _GEN_54 @[Cache.scala 57:26 Cache.scala 94:23]
    datas_2._T_55.en <= _GEN_54 @[Cache.scala 57:26 Cache.scala 94:23]
    datas_3._T_55.en <= _GEN_54 @[Cache.scala 57:26 Cache.scala 94:23]
    datas_0._T_55.clk <= _GEN_53 @[Cache.scala 94:23]
    datas_1._T_55.clk <= _GEN_53 @[Cache.scala 94:23]
    datas_2._T_55.clk <= _GEN_53 @[Cache.scala 94:23]
    datas_3._T_55.clk <= _GEN_53 @[Cache.scala 94:23]
    datas_0._T_55.data <= _GEN_59 @[Cache.scala 94:46]
    datas_1._T_55.data <= _GEN_60 @[Cache.scala 94:46]
    datas_2._T_55.data <= _GEN_61 @[Cache.scala 94:46]
    datas_3._T_55.data <= _GEN_62 @[Cache.scala 94:46]
    datas_0._T_55.mask <= _GEN_55 @[Cache.scala 94:23 Cache.scala 94:46]
    datas_1._T_55.mask <= _GEN_56 @[Cache.scala 94:23 Cache.scala 94:46]
    datas_2._T_55.mask <= _GEN_57 @[Cache.scala 94:23 Cache.scala 94:46]
    datas_3._T_55.mask <= _GEN_58 @[Cache.scala 94:23 Cache.scala 94:46]
    _T_1_wr <= _GEN_2 @[Reg.scala 16:23]
    _T_1_addr <= _GEN_1 @[Reg.scala 16:23]
    _T_1_data <= _GEN_0 @[Reg.scala 16:23]
    valid <= mux(reset, UInt<1>("h0"), _GEN_96) @[Cache.scala 62:36 Cache.scala 112:17 Cache.scala 132:13]
    state <= mux(reset, UInt<3>("h0"), _GEN_95) @[Cache.scala 111:17 Cache.scala 114:52 Cache.scala 115:51 Cache.scala 117:19 Cache.scala 122:30 Cache.scala 123:57 Cache.scala 124:28 Cache.scala 127:15 Cache.scala 131:13]
    _T_92 <= _T_91 @[Cache.scala 140:36]
    printf(clock, and(and(and(UInt<1>("h1"), reqReg_wr), _T_66), UInt<1>("h1")), "write data: %x, cachwrite line: %x\n", reqReg_data, _T_64) @[Cache.scala 99:11]
    printf(clock, and(and(and(UInt<1>("h1"), io_memResp_valid), _T_100), UInt<1>("h1")), "get mem resp: addr: %x, data: %x\n", reqReg_addr, io_memResp_bits_data) @[Cache.scala 147:11]
