/* _NVRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2016 by NVIDIA Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to NVIDIA
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of NVIDIA Corporation is prohibited.
 *
 * _NVRM_COPYRIGHT_END_
 */

/* This file is autogenerated by ref2h.pl.  Do not edit */
#define PRIV_BLOCKER_MS_WL_RANGE_START_0    DEVICE_BASE(NV_PCFG)
#define PRIV_BLOCKER_MS_WL_RANGE_END_0      DEVICE_EXTENT(NV_PCFG)
#define PRIV_BLOCKER_MS_WL_RANGE_START_1    DEVICE_BASE(NV_PCFG1)
#define PRIV_BLOCKER_MS_WL_RANGE_END_1      DEVICE_EXTENT(NV_PCFG1)
#define PRIV_BLOCKER_MS_WL_RANGE_START_2    DEVICE_BASE(NV_XP)
#define PRIV_BLOCKER_MS_WL_RANGE_END_2      DEVICE_EXTENT(NV_XP)
#define PRIV_BLOCKER_MS_WL_RANGE_START_3    DEVICE_BASE(NV_PMC)
#define PRIV_BLOCKER_MS_WL_RANGE_END_3      DEVICE_EXTENT(NV_PMC)
#define PRIV_BLOCKER_MS_WL_RANGE_START_4    DEVICE_BASE(NV_PBUS)
#define PRIV_BLOCKER_MS_WL_RANGE_END_4      DEVICE_EXTENT(NV_PBUS)
#define PRIV_BLOCKER_MS_WL_RANGE_START_5    DEVICE_BASE(NV_PBUS)
#define PRIV_BLOCKER_MS_WL_RANGE_END_5      DEVICE_EXTENT(NV_PBUS)
#define PRIV_BLOCKER_MS_WL_RANGE_START_6    DEVICE_BASE(NV_PTIMER)
#define PRIV_BLOCKER_MS_WL_RANGE_END_6      DEVICE_EXTENT(NV_PTIMER)
#define PRIV_BLOCKER_MS_WL_RANGE_START_7    DEVICE_BASE(NV_PPBDMA)
#define PRIV_BLOCKER_MS_WL_RANGE_END_7      DEVICE_EXTENT(NV_PPBDMA)
#define PRIV_BLOCKER_MS_WL_RANGE_START_8    DEVICE_BASE(NV_PTOP)
#define PRIV_BLOCKER_MS_WL_RANGE_END_8      DEVICE_EXTENT(NV_PTOP)
#define PRIV_BLOCKER_MS_WL_RANGE_START_9    DEVICE_BASE(NV_PERF_PMMGPC)
#define PRIV_BLOCKER_MS_WL_RANGE_END_9      DEVICE_EXTENT(NV_PERF_PMMGPC)
#define PRIV_BLOCKER_MS_WL_RANGE_START_10   DEVICE_BASE(NV_PERF_PMMFBP)
#define PRIV_BLOCKER_MS_WL_RANGE_END_10     DEVICE_EXTENT(NV_PERF_PMMFBP)
#define PRIV_BLOCKER_MS_WL_RANGE_START_11   DEVICE_BASE(NV_PERF_PMMSYS)
#define PRIV_BLOCKER_MS_WL_RANGE_END_11     DEVICE_EXTENT(NV_PERF_PMMSYS)
#define PRIV_BLOCKER_MS_WL_RANGE_START_12   DEVICE_BASE(NV_PERF_PMMFBPROUTER)
#define PRIV_BLOCKER_MS_WL_RANGE_END_12     DEVICE_EXTENT(NV_PERF_PMMFBPROUTER)
#define PRIV_BLOCKER_MS_WL_RANGE_START_13   DEVICE_BASE(NV_PERF_PMMGPCROUTER)
#define PRIV_BLOCKER_MS_WL_RANGE_END_13     DEVICE_EXTENT(NV_PERF_PMMGPCROUTER)
#define PRIV_BLOCKER_MS_WL_RANGE_START_14   DEVICE_BASE(NV_PERF_PMMSYSROUTER)
#define PRIV_BLOCKER_MS_WL_RANGE_END_14     DEVICE_EXTENT(NV_PERF_PMMSYSROUTER)
#define PRIV_BLOCKER_MS_WL_RANGE_START_15   DEVICE_BASE(NV_HDACODEC)
#define PRIV_BLOCKER_MS_WL_RANGE_END_15     DEVICE_EXTENT(NV_HDACODEC)
#define PRIV_BLOCKER_MS_WL_RANGE_START_16   DEVICE_BASE(NV_PPWR)
#define PRIV_BLOCKER_MS_WL_RANGE_END_16     DEVICE_EXTENT(NV_PPWR)
#define PRIV_BLOCKER_MS_WL_RANGE_START_17   DEVICE_BASE(NV_THERM)
#define PRIV_BLOCKER_MS_WL_RANGE_END_17     DEVICE_EXTENT(NV_THERM)
#define PRIV_BLOCKER_MS_WL_RANGE_START_18   DEVICE_BASE(NV_FUSE)
#define PRIV_BLOCKER_MS_WL_RANGE_END_18     DEVICE_EXTENT(NV_FUSE)
#define PRIV_BLOCKER_MS_WL_RANGE_START_19   DEVICE_BASE(NV_PMGR)
#define PRIV_BLOCKER_MS_WL_RANGE_END_19     DEVICE_EXTENT(NV_PMGR)
#define PRIV_BLOCKER_MS_WL_RANGE_START_20   DEVICE_BASE(NV_PSEC)
#define PRIV_BLOCKER_MS_WL_RANGE_END_20     DEVICE_EXTENT(NV_PSEC)
#define PRIV_BLOCKER_MS_WL_RANGE_START_21   DEVICE_BASE(NV_CTRL)
#define PRIV_BLOCKER_MS_WL_RANGE_END_21     DEVICE_EXTENT(NV_CTRL)
#define PRIV_BLOCKER_MS_WL_RANGE_START_22   DEVICE_BASE(NV_PERF_PMASYS)
#define PRIV_BLOCKER_MS_WL_RANGE_END_22     DEVICE_EXTENT(NV_PERF_PMASYS)
#define PRIV_BLOCKER_MS_WL_RANGE_START_23   DEVICE_BASE(NV_PIOCTRL)
#define PRIV_BLOCKER_MS_WL_RANGE_END_23     DEVICE_EXTENT(NV_PIOCTRL)
/* #define PRIV_BLOCKER_MS_WL_RANGE_START(24-31)      WHITE CYA START ADDRESS */
/* #define PRIV_BLOCKER_MS_WL_RANGE_END(24-31)        WHITE CYA END ADDRESS */


#define PRIV_BLOCKER_MS_BL_RANGE_START_0    NV_PBUS_BAR0_WINDOW
#define PRIV_BLOCKER_MS_BL_RANGE_END_0      NV_PBUS_BAR0_WINDOW
#define PRIV_BLOCKER_MS_BL_RANGE_START_1    NV_PBUS_BAR1_BLOCK
#define PRIV_BLOCKER_MS_BL_RANGE_END_1      NV_PBUS_BAR1_BLOCK
#define PRIV_BLOCKER_MS_BL_RANGE_START_2    NV_PBUS_BAR2_BLOCK
#define PRIV_BLOCKER_MS_BL_RANGE_END_2      NV_PBUS_BAR2_BLOCK
#define PRIV_BLOCKER_MS_BL_RANGE_START_3    NV_PBUS_FLUSH_BIND_CTL
#define PRIV_BLOCKER_MS_BL_RANGE_END_3      NV_PBUS_FLUSH_BIND_CTL
/* FIXME - Range 4-5 were vacated by removed pfifo registers */
/* Copying range 3 redundantly to preserve the defines until they are repurposed */
#define PRIV_BLOCKER_MS_BL_RANGE_START_4    NV_PBUS_FLUSH_BIND_CTL
#define PRIV_BLOCKER_MS_BL_RANGE_END_4      NV_PBUS_FLUSH_BIND_CTL
#define PRIV_BLOCKER_MS_BL_RANGE_START_5    NV_PBUS_FLUSH_BIND_CTL
#define PRIV_BLOCKER_MS_BL_RANGE_END_5      NV_PBUS_FLUSH_BIND_CTL
/* End of redundant ranges */
#define PRIV_BLOCKER_MS_BL_RANGE_START_6    DEVICE_BASE(NV_RUNLIST_GLOBAL_PRI_RANGE_0)
#define PRIV_BLOCKER_MS_BL_RANGE_END_6      DEVICE_EXTENT(NV_RUNLIST_GLOBAL_PRI_RANGE_0)
#define PRIV_BLOCKER_MS_BL_RANGE_START_7    DEVICE_BASE(NV_CHRAM_GLOBAL_PRI_RANGE_0)
#define PRIV_BLOCKER_MS_BL_RANGE_END_7      DEVICE_EXTENT(NV_CHRAM_GLOBAL_PRI_RANGE_0)
/* Note: NV_PPBDMA will need to be replaced with NV_PBDMA_GLOBAL_PRI_RANGE_0 */
/* (this will need to happen when NV_PPBDMA is replaced with 0-based NV_PBDMA) */
#define PRIV_BLOCKER_MS_BL_RANGE_START_8    DEVICE_BASE(NV_PPBDMA)
#define PRIV_BLOCKER_MS_BL_RANGE_END_8      DEVICE_EXTENT(NV_PPBDMA)
#define PRIV_BLOCKER_MS_BL_RANGE_START_9    DEVICE_BASE(NV_UFLUSH)
#define PRIV_BLOCKER_MS_BL_RANGE_END_9      DEVICE_EXTENT(NV_UFLUSH)
#define PRIV_BLOCKER_MS_BL_RANGE_START_10   DEVICE_BASE(NV_UFLUSH)
#define PRIV_BLOCKER_MS_BL_RANGE_END_10     DEVICE_EXTENT(NV_UFLUSH)
#define PRIV_BLOCKER_MS_BL_RANGE_START_11   DEVICE_BASE(NV_PRAMIN)
#define PRIV_BLOCKER_MS_BL_RANGE_END_11     DEVICE_EXTENT(NV_PRAMIN)
#define PRIV_BLOCKER_MS_BL_RANGE_START_12   NV_PERF_PMASYS_MEM_BLOCK
#define PRIV_BLOCKER_MS_BL_RANGE_END_12     NV_PERF_PMASYS_MEM_BLOCK
/* #define PRIV_BLOCKER_MS_BL_RANGE_START(24-31)      BLACKLIST CYA START ADDRESS */
/* #define PRIV_BLOCKER_MS_BL_RANGE_END(24-31)        BLACKLIST CYA END ADDRESS */
/* SW needs code to program  NV_PPWR_PMU_MUTEX(RM_PMU_MUTEX_ID_GPIO) to PRIV_BLOCKER_MS_BL_RANGE_END(24) if PSI enabled */


#define PRIV_BLOCKER_GR_WL_RANGE_START_0    0x00000000
#define PRIV_BLOCKER_GR_WL_RANGE_END_0      0xffffffff

#define PRIV_BLOCKER_GR_BL_RANGE_START_0    DEVICE_BASE(NV_PGRAPH)
#define PRIV_BLOCKER_GR_BL_RANGE_END_0      DEVICE_EXTENT(NV_PGRAPH)
#define PRIV_BLOCKER_GR_BL_RANGE_START_1    DEVICE_BASE(NV_PTRIM_GPC)
#define PRIV_BLOCKER_GR_BL_RANGE_END_1      DEVICE_EXTENT(NV_PTRIM_GPC)
#define PRIV_BLOCKER_GR_BL_RANGE_START_2    DEVICE_BASE(NV_PTRIM_GPC_BC)
#define PRIV_BLOCKER_GR_BL_RANGE_END_2      DEVICE_EXTENT(NV_PTRIM_GPC_BC)
#define PRIV_BLOCKER_GR_BL_RANGE_START_3    DEVICE_BASE(NV_PCHIPLET_PWR)
#define PRIV_BLOCKER_GR_BL_RANGE_END_3      DEVICE_EXTENT(NV_PCHIPLET_PWR)
#define PRIV_BLOCKER_GR_BL_RANGE_START_4    DEVICE_BASE(NV_PERF_PMMGPC)
#define PRIV_BLOCKER_GR_BL_RANGE_END_4      DEVICE_EXTENT(NV_PERF_PMMGPC)
#define PRIV_BLOCKER_GR_BL_RANGE_START_5    NV_XBAR_MXBAR_CS_PRI_SYS0_HXI_PREG_CG1_SLCG
#define PRIV_BLOCKER_GR_BL_RANGE_END_5      NV_XBAR_MXBAR_CS_PRI_SYS0_HXI_PREG_CG1_SLCG
#define PRIV_BLOCKER_GR_BL_RANGE_START_6    NV_XBAR_MXBAR_PRI_GPC0_GNIC
#define PRIV_BLOCKER_GR_BL_RANGE_END_6      NV_XBAR_MXBAR_PRI_GPC0_GNIC
