// Seed: 2320902503
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10
    , id_11
);
  always @(posedge "") if (1) if (id_1 || id_11) id_4 <= (1);
endmodule
