library ieee;
use ieee.std_logic_1164.all;

entity RISC is 
 port ( inp : in std_logic_vector(15 downto 0);
        out1 : out std_logic_vector(15 downto 0);
		  out2 : out std_logic_vector(15 downto 0) )  ;
	end RISC ;

architecture RISC_arc of RISC is	
	shared variable MM : std_logic_vector ( 1048575 downto 0 );
	shared variable R0,R1,R2,R3,R4,R5,R6,R7,CC : std_logic_vector ( 15 downto 0) ;
	









begin
	
	if inp (15 downto 12) = "0001"  then 
		if inp ( 1 downto 0) = "00") then
			 if inp(11 downto 8) = "000" then
			 
			 elsif inp(11 downto 8) = "001" then
			 
			 elsif inp(11 downto 8) = "010" then
			 
			 elsif inp(11 downto 8) = "011" then
			 
			 elsif inp(11 downto 8) = "100" then
			 
			 elsif inp(11 downto 8) = "101" then
			 
			 elsif inp(11 downto 8) = "110" then
			 
			 elsif inp(11 downto 8) = "111" then
			 
			 end if;
		end if ;
	end if ;












end architecture ;