$date
        2023-Apr-20 17:57:53
$end
$version
        Vivado v2020.2 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 32 " design_1_i/system_ila_0/inst/probe0_1 [31:0] $end
$var reg 32 B design_1_i/system_ila_0/inst/probe1_1 [31:0] $end
$var reg 1 b design_1_i/system_ila_0/inst/probe2_1 $end
$var reg 1 c design_1_i/system_ila_0/inst/probe3_1 $end
$var reg 2 d design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt [1:0] $end
$var reg 32 f design_1_i/system_ila_0/inst/net_slot_0_axi_araddr [31:0] $end
$var reg 4 (" design_1_i/system_ila_0/inst/net_slot_0_axi_arcache [3:0] $end
$var reg 8 ," design_1_i/system_ila_0/inst/net_slot_0_axi_arlen [7:0] $end
$var reg 3 4" design_1_i/system_ila_0/inst/net_slot_0_axi_arprot [2:0] $end
$var reg 3 7" design_1_i/system_ila_0/inst/net_slot_0_axi_arsize [2:0] $end
$var reg 2 :" design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt [1:0] $end
$var reg 32 <" design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr [31:0] $end
$var reg 4 \" design_1_i/system_ila_0/inst/net_slot_0_axi_awcache [3:0] $end
$var reg 8 `" design_1_i/system_ila_0/inst/net_slot_0_axi_awlen [7:0] $end
$var reg 3 h" design_1_i/system_ila_0/inst/net_slot_0_axi_awprot [2:0] $end
$var reg 3 k" design_1_i/system_ila_0/inst/net_slot_0_axi_awsize [2:0] $end
$var reg 2 n" design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt [1:0] $end
$var reg 2 p" design_1_i/system_ila_0/inst/net_slot_0_axi_bresp [1:0] $end
$var reg 2 r" design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt [1:0] $end
$var reg 32 t" design_1_i/system_ila_0/inst/net_slot_0_axi_rdata [31:0] $end
$var reg 32 6# design_1_i/system_ila_0/inst/net_slot_0_axi_wdata [31:0] $end
$var reg 4 V# design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb [3:0] $end
$var reg 2 Z# design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl [1:0] $end
$var reg 1 \# design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid $end
$var reg 1 ]# design_1_i/system_ila_0/inst/net_slot_0_axi_awready $end
$var reg 3 ^# design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl [2:0] $end
$var reg 1 a# design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid $end
$var reg 1 b# design_1_i/system_ila_0/inst/net_slot_0_axi_wready $end
$var reg 1 c# design_1_i/system_ila_0/inst/net_slot_0_axi_wlast $end
$var reg 1 d# design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid $end
$var reg 2 e# design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl [1:0] $end
$var reg 1 g# design_1_i/system_ila_0/inst/net_slot_0_axi_bready $end
$var reg 2 h# design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl [1:0] $end
$var reg 1 j# design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid $end
$var reg 1 k# design_1_i/system_ila_0/inst/net_slot_0_axi_arready $end
$var reg 1 l# design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid $end
$var reg 3 m# design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl [2:0] $end
$var reg 1 p# design_1_i/system_ila_0/inst/net_slot_0_axi_rready $end
$var reg 1 q# design_1_i/system_ila_0/inst/net_slot_0_axi_rlast $end
$var reg 32 r# design_1_i/system_ila_0/inst/net_slot_1_axis_tdata [31:0] $end
$var reg 4 4$ design_1_i/system_ila_0/inst/net_slot_1_axis_tkeep [3:0] $end
$var reg 1 8$ design_1_i/system_ila_0/inst/net_slot_1_axis_tvalid $end
$var reg 1 9$ design_1_i/system_ila_0/inst/net_slot_1_axis_tready $end
$var reg 1 :$ design_1_i/system_ila_0/inst/net_slot_1_axis_tlast $end
$var reg 32 ;$ design_1_i/system_ila_0/inst/net_slot_2_axis_tdata [31:0] $end
$var reg 4 [$ design_1_i/system_ila_0/inst/net_slot_2_axis_tkeep [3:0] $end
$var reg 1 _$ design_1_i/system_ila_0/inst/net_slot_2_axis_tvalid $end
$var reg 1 `$ design_1_i/system_ila_0/inst/net_slot_2_axis_tready $end
$var reg 1 a$ design_1_i/system_ila_0/inst/net_slot_2_axis_tlast $end
$var reg 3 b$ AR_Channel__i1_s0___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 e$ AW_Channel__i1_s0___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 h$ B_Channel__i1_s0___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 k$ Interface__i1_s0___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 n$ Interface__i1_s1___axi_dma_0_M_AXIS_MM2S_ [2:0] $end
$var reg 3 q$ Interface__i1_s2___axis_data_fifo_0_M_AXIS_ [2:0] $end
$var reg 3 t$ R_Channel__i1_s0___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 3 w$ T_Channel__i1_s1___axi_dma_0_M_AXIS_MM2S_ [2:0] $end
$var reg 3 z$ T_Channel__i1_s2___axis_data_fifo_0_M_AXIS_ [2:0] $end
$var reg 3 }$ W_Channel__i1_s0___axi_dma_0_M_AXI_S2MM_ [2:0] $end
$var reg 1 "% _TRIGGER $end
$var reg 1 #% _WINDOW $end
$var reg 1 $% _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b0 B
0b
0c
b0 d
b0 f
b11 ("
b0 ,"
b0 4"
b10 7"
b0 :"
b0 <"
b11 \"
b0 `"
b0 h"
b0 k"
b0 n"
b0 p"
b0 r"
b0 t"
b0 6#
b0 V#
b10 Z#
0\#
1]#
b10 ^#
0a#
1b#
0c#
0d#
b10 e#
1g#
b0 h#
0j#
0k#
0l#
b0 m#
0p#
0q#
b0 r#
b0 4$
08$
19$
0:$
b0 ;$
b0 [$
0_$
1`$
0a$
b11 b$
b11 e$
b11 h$
b11 k$
b11 n$
b11 q$
b100 t$
b11 w$
b11 z$
b100 }$
0"%
1#%
0$%
$end
#512
1"%
