
---------- Begin Simulation Statistics ----------
final_tick                               2541848961500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   214734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.54                       # Real time elapsed on the host
host_tick_rate                              605845751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196208                       # Number of instructions simulated
sim_ops                                       4196208                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011839                       # Number of seconds simulated
sim_ticks                                 11839116500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.072667                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385150                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               854509                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2405                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77841                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52912                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278926                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226014                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978085                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64614                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26727                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196208                       # Number of instructions committed
system.cpu.committedOps                       4196208                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.639664                       # CPI: cycles per instruction
system.cpu.discardedOps                        189722                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607172                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451874                       # DTB hits
system.cpu.dtb.data_misses                       7657                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405473                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849127                       # DTB read hits
system.cpu.dtb.read_misses                       6812                       # DTB read misses
system.cpu.dtb.write_accesses                  201699                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602747                       # DTB write hits
system.cpu.dtb.write_misses                       845                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18042                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3378765                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1030446                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661837                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16721283                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177316                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967732                       # ITB accesses
system.cpu.itb.fetch_acv                          813                       # ITB acv
system.cpu.itb.fetch_hits                      960884                       # ITB hits
system.cpu.itb.fetch_misses                      6848                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10926763500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9430500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17009500      0.14%     92.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               890352500      7.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11843556000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8004243000     67.58%     67.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3839313000     32.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23665204                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85426      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541534     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839407     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592686     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196208                       # Class of committed instruction
system.cpu.quiesceCycles                        13029                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6943921                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22855455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22855455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22855455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22855455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117207.461538                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117207.461538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117207.461538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117207.461538                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13091490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13091490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13091490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13091490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67135.846154                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67135.846154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67135.846154                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67135.846154                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22505958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22505958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117218.531250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117218.531250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12891993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12891993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67145.796875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67145.796875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.269715                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539428475000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.269715                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204357                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204357                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128124                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34859                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86565                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34174                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29020                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29020                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87155                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40862                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11114048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11114048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157452                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002807                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052909                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157010     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157452                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820926038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375916500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462096750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34859                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34859                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470802699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377747106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848549805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470802699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470802699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188441088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188441088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188441088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470802699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377747106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036990894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406567                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111609                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156970                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121206                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156970                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2374                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5724                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010727500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758427500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13720.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32470.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103847                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80226                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156970                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.949376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.339536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.750514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34477     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24046     29.59%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9973     12.27%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4623      5.69%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2401      2.95%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1412      1.74%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          890      1.10%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          626      0.77%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2818      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81266                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.023640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.412119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.695716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1300     17.76%     17.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5536     75.65%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.96%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.23%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      0.38%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6563     89.68%     89.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.13%     90.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              458      6.26%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              150      2.05%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.81%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9378816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7603456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11839111500                       # Total gap between requests
system.mem_ctrls.avgGap                      42559.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4939008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7603456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417177075.671144902706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375011767.136508882046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642231707.070371389389                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2510835250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247592250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290860442500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28829.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32164.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399719.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313967220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166858560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559833120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308783880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5170154220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192407040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7646256840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.846913                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    447944500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10995972000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266336280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141545910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486491040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311373000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5110283130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242824800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7493106960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.910991                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    577595500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10866321000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11831916500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1647869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1647869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1647869                       # number of overall hits
system.cpu.icache.overall_hits::total         1647869                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87156                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87156                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87156                       # number of overall misses
system.cpu.icache.overall_misses::total         87156                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5361162000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5361162000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5361162000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5361162000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1735025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1735025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1735025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1735025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050233                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050233                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050233                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050233                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61512.253890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61512.253890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61512.253890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61512.253890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86565                       # number of writebacks
system.cpu.icache.writebacks::total             86565                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87156                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87156                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87156                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87156                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5274007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5274007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5274007000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5274007000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050233                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050233                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050233                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050233                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60512.265363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60512.265363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60512.265363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60512.265363                       # average overall mshr miss latency
system.cpu.icache.replacements                  86565                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1647869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1647869                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87156                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87156                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5361162000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5361162000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1735025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1735025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61512.253890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61512.253890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87156                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5274007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5274007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60512.265363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60512.265363                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.810975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1670754                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.283197                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.810975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995725                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3557205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3557205                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312698                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312698                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312698                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312698                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105676                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105676                       # number of overall misses
system.cpu.dcache.overall_misses::total        105676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779875500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779875500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779875500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779875500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418374                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418374                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074505                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074505                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074505                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64157.192740                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64157.192740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64157.192740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64157.192740                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34683                       # number of writebacks
system.cpu.dcache.writebacks::total             34683                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396285500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396285500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396285500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396285500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048644                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63718.899920                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63718.899920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63718.899920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63718.899920                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68854                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3293049000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3293049000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66978.175975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66978.175975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669016500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669016500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66790.533270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66790.533270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3486826500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3486826500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587457                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61702.822509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61702.822509                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29034                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1727269000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1727269000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59491.251636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59491.251636                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63073500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63073500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70081.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70081.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62173500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62173500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69081.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69081.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541848961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.484181                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.960409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.484181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951224                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951224                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935467286500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750980                       # Number of bytes of host memory used
host_op_rate                                   331629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1541.41                       # Real time elapsed on the host
host_tick_rate                              253897263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511175996                       # Number of instructions simulated
sim_ops                                     511175996                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391359                       # Number of seconds simulated
sim_ticks                                391359345000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.668840                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20562890                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36937881                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5637                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            613442                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35450779                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             168741                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          982154                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           813413                       # Number of indirect misses.
system.cpu.branchPred.lookups                44121697                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  810719                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60803                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506238479                       # Number of instructions committed
system.cpu.committedOps                     506238479                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545058                       # CPI: cycles per instruction
system.cpu.discardedOps                       1587774                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106465384                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                    109365362                       # DTB hits
system.cpu.dtb.data_misses                       7352                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90953334                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92554570                       # DTB read hits
system.cpu.dtb.read_misses                       5021                       # DTB read misses
system.cpu.dtb.write_accesses                15512050                       # DTB write accesses
system.cpu.dtb.write_acv                           31                       # DTB write access violations
system.cpu.dtb.write_hits                    16810792                       # DTB write hits
system.cpu.dtb.write_misses                      2331                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173589948                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221866159                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94037281                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17257344                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110327074                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647225                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                83904581                       # ITB accesses
system.cpu.itb.fetch_acv                          470                       # ITB acv
system.cpu.itb.fetch_hits                    82668049                       # ITB hits
system.cpu.itb.fetch_misses                   1236532                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   333      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21238     57.32%     58.24% # number of callpals executed
system.cpu.kern.callpal::rdps                    1492      4.03%     62.27% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.27% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2172      5.86%     68.14% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37053                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8190     34.20%     34.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     400      1.67%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15220     63.56%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23947                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8173     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      400      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8173     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16883                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379933837500     97.08%     97.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               249793500      0.06%     97.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               371786000      0.09%     97.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10806208500      2.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391361625500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997924                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536991                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.705015                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1997                      
system.cpu.kern.mode_good::user                  1995                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2501                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1995                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798481                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887556                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32176984000      8.22%      8.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359106947500     91.76%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77694000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      333                       # number of times the context was actually changed
system.cpu.numCycles                        782167929                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154068      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220598893     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712706      0.73%     44.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608384     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62903672     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742379      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429198      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045771      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191780      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506238479                       # Class of committed instruction
system.cpu.quiesceCycles                       550761                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671840855                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1091384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2182453                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8443926284                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8443926284                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8443926284                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8443926284                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117996.203016                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117996.203016                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117996.203016                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117996.203016                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           484                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   18                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    26.888889                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4861797381                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4861797381                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4861797381                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4861797381                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67939.204050                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67939.204050                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67939.204050                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67939.204050                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23234878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23234878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115596.407960                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115596.407960                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13184878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13184878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65596.407960                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65596.407960                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8420691406                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8420691406                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118002.962528                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118002.962528                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4848612503                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4848612503                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67945.803013                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67945.803013                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             806880                       # Transaction distribution
system.membus.trans_dist::WriteReq               2853                       # Transaction distribution
system.membus.trans_dist::WriteResp              2853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311239                       # Transaction distribution
system.membus.trans_dist::WritebackClean       577527                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202307                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214903                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214903                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         577528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227283                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1732582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1732582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1326008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1335852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3211556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73923456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73923456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43639296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43650912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122141408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1096049                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000284                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016842                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1095738     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     311      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1096049                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9094500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5863519464                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2373431500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3055078500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36961728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28287040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65248768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36961728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36961728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19919296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19919296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          577527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          441985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1019512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311239                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311239                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94444475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72278944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166723419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94444475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94444475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50897714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50897714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50897714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94444475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72278944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217621133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    885834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    531892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001260296500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53945                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53945                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2800193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             834118                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1019512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     888707                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1019512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   888707                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50466                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2873                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38855                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11830128750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4845230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29999741250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12208.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30958.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       253                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   718866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  680690                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1019512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               888707                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  924717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    784                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       455314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.727955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.545296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.343151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159938     35.13%     35.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148679     32.65%     67.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48823     10.72%     78.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25726      5.65%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15031      3.30%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8532      1.87%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6681      1.47%     90.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4759      1.05%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37145      8.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       455314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.963389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.165508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.656589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49986     92.66%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3336      6.18%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           433      0.80%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           76      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           57      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           15      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53945                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.949475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43447     80.54%     80.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1248      2.31%     82.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7605     14.10%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              887      1.64%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              509      0.94%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              113      0.21%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53945                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62018944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3229824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56692800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65248768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56877248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391359345000                       # Total gap between requests
system.mem_ctrls.avgGap                     205091.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34041088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27977856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56692800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86981666.427308633924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71488917.685100883245                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144861239.994154214859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       577527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       441985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       888707                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16428084500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13571656750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9423136045750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28445.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30706.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10603197.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1676172120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            890887635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3464328000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2253902040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30893650320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102924391560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63610625760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205713957435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.639569                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164276864000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13068380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214018599000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1575091140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            837154230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3455131680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2370490740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30893650320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107630513910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59647494240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206409526260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.416884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153948807000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13068380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224346658000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74213                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74213                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1654000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6991000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372850284                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5679500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1451500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797820.163488                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284145.512878                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       243000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393325525000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85130755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85130755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85130755                       # number of overall hits
system.cpu.icache.overall_hits::total        85130755                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       577528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         577528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       577528                       # number of overall misses
system.cpu.icache.overall_misses::total        577528                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35658709000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35658709000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35658709000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35658709000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85708283                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85708283                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85708283                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85708283                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006738                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006738                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006738                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006738                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61743.688618                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61743.688618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61743.688618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61743.688618                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       577527                       # number of writebacks
system.cpu.icache.writebacks::total            577527                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       577528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       577528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       577528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       577528                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35081181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35081181000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35081181000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35081181000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006738                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006738                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60743.688618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60743.688618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60743.688618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60743.688618                       # average overall mshr miss latency
system.cpu.icache.replacements                 577527                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85130755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85130755                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       577528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        577528                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35658709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35658709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85708283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85708283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61743.688618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61743.688618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       577528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       577528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35081181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35081181000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006738                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60743.688618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60743.688618                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999970                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85732289                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            577527                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.447240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171994094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171994094                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108316995                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108316995                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108316995                       # number of overall hits
system.cpu.dcache.overall_hits::total       108316995                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642694                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642694                       # number of overall misses
system.cpu.dcache.overall_misses::total        642694                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39293895500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39293895500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39293895500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39293895500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108959689                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108959689                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108959689                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108959689                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005898                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005898                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005898                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005898                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61139.353254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61139.353254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61139.353254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61139.353254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239879                       # number of writebacks
system.cpu.dcache.writebacks::total            239879                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202590                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27380665500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27380665500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27380665500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27380665500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373251500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373251500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004039                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004039                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62214.080081                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62214.080081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62214.080081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62214.080081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75833.299472                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75833.299472                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 441985                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91981911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91981911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       250925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        250925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16163777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16163777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92232836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92232836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64416.765966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64416.765966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25776                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14462663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14462663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64235.963740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64235.963740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180401.884969                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180401.884969                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391769                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23130118500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23130118500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16726853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16726853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023422                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59040.195881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59040.195881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214955                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2853                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2853                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12918002500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12918002500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012851                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60096.310856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60096.310856                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49544                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1935                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1935                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144320500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144320500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037588                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037588                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74584.237726                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74584.237726                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1934                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1934                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037569                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037569                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73591.003102                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73591.003102                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51007                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51007                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51007                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51007                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393618325000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103324284                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            441985                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.773282                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218566335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218566335                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947451162500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15260397                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750980                       # Number of bytes of host memory used
host_op_rate                                 15260346                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    34.13                       # Real time elapsed on the host
host_tick_rate                              351153848                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520791630                       # Number of instructions simulated
sim_ops                                     520791630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011984                       # Number of seconds simulated
sim_ticks                                 11983876000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.620771                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  842662                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1045217                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                489                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25307                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1025525                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20562                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          141021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           120459                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1094736                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26740                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8244                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9615634                       # Number of instructions committed
system.cpu.committedOps                       9615634                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.492582                       # CPI: cycles per instruction
system.cpu.discardedOps                         62888                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627650                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1970439                       # DTB hits
system.cpu.dtb.data_misses                       1781                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841482                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1018467                       # DTB read hits
system.cpu.dtb.read_misses                       1218                       # DTB read misses
system.cpu.dtb.write_accesses                  786168                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951972                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2997743                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4853572                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1076111                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           970508                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8205885                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.401190                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2462174                       # ITB accesses
system.cpu.itb.fetch_acv                          122                       # ITB acv
system.cpu.itb.fetch_hits                     2460673                       # ITB hits
system.cpu.itb.fetch_misses                      1501                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.23%      3.23% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.39% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3210     87.87%     91.27% # number of callpals executed
system.cpu.kern.callpal::rdps                      32      0.88%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.20% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.16%     98.36% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.09%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3653                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5624                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1606     46.50%     46.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     47.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1829     52.95%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3454                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1604     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.40%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1604     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3227                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11415267000     95.27%     95.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8836500      0.07%     95.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15510000      0.13%     95.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               542241000      4.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11981854500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998755                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.876982                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.934279                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.623907                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.768402                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2640654000     22.04%     22.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9341200500     77.96%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23967752                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33268      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4585463     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9398      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265696      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941623      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                34058      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9615634                       # Class of committed instruction
system.cpu.tickCycles                        15761867                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174506                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32153                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57046                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21136                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9065                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55268                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10844                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2705600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2705600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7882048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7882480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10588080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87516                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000926                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030409                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87435     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      81      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87516                       # Request fanout histogram
system.membus.reqLayer0.occupancy              389500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           514476500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350242750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112107750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1352896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4231104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5584000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1352896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1352896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3650944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3650944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57046                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57046                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         112893024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353066404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465959427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    112893024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112893024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304654688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304654688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304654688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        112893024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353066404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            770614115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000467141750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4534                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4535                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246894                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73257                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87251                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78137                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87251                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   439                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4566                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    824432250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  423740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2413457250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9727.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.94                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28477.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62839                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87251                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.379072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.616918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.024930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9352     31.97%     31.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7188     24.57%     56.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3200     10.94%     67.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1574      5.38%     72.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          863      2.95%     75.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1155      3.95%     79.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          402      1.37%     81.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          434      1.48%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5085     17.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29253                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.690187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.055506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.625031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            381      8.40%      8.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3879     85.53%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           150      3.31%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            39      0.86%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            27      0.60%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            15      0.33%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.18%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             3      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4535                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.135201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.104508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1993     43.96%     43.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.60%     44.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2442     53.86%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      1.17%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.40%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4534                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5423872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4972992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5584064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5000768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11983879000                       # Total gap between requests
system.mem_ctrls.avgGap                      72459.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1199104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4224768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4972992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 100059780.324829801917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 352537693.147025227547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414973586.175290882587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    619933250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1793524000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288258972500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29325.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27128.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3689148.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            116182080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61744650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           321549900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208210140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     945930960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4564586220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        757945920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6976149870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.128009                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1910852000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9672884000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92691480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49266690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283550820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197373420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     945930960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4541009880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        777799680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6887622930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.740838                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1963297750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9620438250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              304000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11983876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2756455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2756455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2756455                       # number of overall hits
system.cpu.icache.overall_hits::total         2756455                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21145                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21145                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21145                       # number of overall misses
system.cpu.icache.overall_misses::total         21145                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1312746000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1312746000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1312746000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1312746000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2777600                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2777600                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2777600                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2777600                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007613                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007613                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007613                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007613                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62083.045637                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62083.045637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62083.045637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62083.045637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21136                       # number of writebacks
system.cpu.icache.writebacks::total             21136                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21145                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1291601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1291601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1291601000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1291601000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007613                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007613                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007613                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007613                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61083.045637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61083.045637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61083.045637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61083.045637                       # average overall mshr miss latency
system.cpu.icache.replacements                  21136                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2756455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2756455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21145                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21145                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1312746000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1312746000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2777600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2777600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62083.045637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62083.045637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1291601000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1291601000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007613                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61083.045637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61083.045637                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2783823                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.541488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.989313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5576345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5576345                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1833430                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1833430                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1833430                       # number of overall hits
system.cpu.dcache.overall_hits::total         1833430                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122570                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122570                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122570                       # number of overall misses
system.cpu.dcache.overall_misses::total        122570                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7065662500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7065662500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7065662500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7065662500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1956000                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1956000                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1956000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1956000                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062664                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062664                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062664                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062664                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57645.937016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57645.937016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57645.937016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57645.937016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57046                       # number of writebacks
system.cpu.dcache.writebacks::total             57046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56782                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56782                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3867602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3867602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3867602000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3867602000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033634                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033634                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033634                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033634                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58788.867271                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58788.867271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58788.867271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58788.867271                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139599.221790                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139599.221790                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66111                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       997089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          997089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    848080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    848080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012607                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66615.348362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66615.348362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    701362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    701362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66675.777165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66675.777165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6217582500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6217582500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56606.328353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56606.328353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3166239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3166239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57287.801480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57287.801480                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4502                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22992500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22992500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067330                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067330                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70746.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70746.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22667500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22667500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067330                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067330                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69746.153846                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69746.153846                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4776                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4776                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11983876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7473339                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.318076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3997317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3997317                       # Number of data accesses

---------- End Simulation Statistics   ----------
