$date
	Thu Jul 28 12:13:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_tb1 $end
$var wire 1 ! t_out $end
$var reg 1 " t_x $end
$scope module my_mod $end
$var wire 1 ! out $end
$var wire 1 " x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#5
0!
1"
#10
