<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p284" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_284{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_284{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_284{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_284{left:69px;bottom:1084px;}
#t5_284{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_284{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t7_284{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t8_284{left:69px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_284{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#ta_284{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tb_284{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.91px;}
#tc_284{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#td_284{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#te_284{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_284{left:69px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_284{left:440px;bottom:872px;letter-spacing:-0.13px;}
#th_284{left:122px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#ti_284{left:122px;bottom:834px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tj_284{left:122px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_284{left:122px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_284{left:69px;bottom:776px;letter-spacing:-0.16px;word-spacing:-1.34px;}
#tm_284{left:69px;bottom:759px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tn_284{left:384px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#to_284{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_284{left:69px;bottom:684px;letter-spacing:0.12px;}
#tq_284{left:151px;bottom:684px;letter-spacing:0.16px;word-spacing:0.01px;}
#tr_284{left:69px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_284{left:69px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tt_284{left:69px;bottom:617px;}
#tu_284{left:95px;bottom:620px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_284{left:69px;bottom:594px;}
#tw_284{left:95px;bottom:597px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tx_284{left:69px;bottom:571px;}
#ty_284{left:95px;bottom:574px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_284{left:69px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_284{left:69px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_284{left:69px;bottom:507px;}
#t12_284{left:95px;bottom:510px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t13_284{left:69px;bottom:484px;}
#t14_284{left:95px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_284{left:69px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_284{left:69px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_284{left:69px;bottom:420px;}
#t18_284{left:95px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_284{left:69px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_284{left:370px;bottom:405px;}
#t1b_284{left:385px;bottom:399px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1c_284{left:69px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t1d_284{left:69px;bottom:365px;letter-spacing:-0.13px;}
#t1e_284{left:69px;bottom:339px;}
#t1f_284{left:95px;bottom:342px;letter-spacing:-0.22px;word-spacing:-0.43px;}
#t1g_284{left:69px;bottom:316px;}
#t1h_284{left:95px;bottom:319px;letter-spacing:-0.19px;word-spacing:-0.46px;}
#t1i_284{left:69px;bottom:293px;}
#t1j_284{left:95px;bottom:296px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1k_284{left:95px;bottom:279px;letter-spacing:-0.13px;}
#t1l_284{left:69px;bottom:255px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1m_284{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1n_284{left:69px;bottom:214px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#t1o_284{left:69px;bottom:197px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t1p_284{left:69px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_284{left:69px;bottom:163px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1r_284{left:69px;bottom:147px;letter-spacing:-0.18px;}

.s1_284{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_284{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_284{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_284{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_284{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_284{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_284{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts284" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg284Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg284" style="-webkit-user-select: none;"><object width="935" height="1210" data="284/284.svg" type="image/svg+xml" id="pdf284" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_284" class="t s1_284">9-2 </span><span id="t2_284" class="t s1_284">Vol. 3A </span>
<span id="t3_284" class="t s2_284">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_284" class="t s3_284">• </span><span id="t5_284" class="t s4_284">Cache coherency protocols that ensure that atomic operations can be carried out on cached data structures </span>
<span id="t6_284" class="t s4_284">(cache lock); this mechanism is present in the Pentium 4, Intel Xeon, and P6 family processors. </span>
<span id="t7_284" class="t s4_284">These mechanisms are interdependent in the following ways. Certain basic memory transactions (such as reading </span>
<span id="t8_284" class="t s4_284">or writing a byte in system memory) are always guaranteed to be handled atomically. That is, once started, the </span>
<span id="t9_284" class="t s4_284">processor guarantees that the operation will be completed before another processor or bus agent is allowed access </span>
<span id="ta_284" class="t s4_284">to the memory location. The processor also supports bus locking for performing selected memory operations (such </span>
<span id="tb_284" class="t s4_284">as a read-modify-write operation in a shared area of memory) that typically need to be handled atomically, but are </span>
<span id="tc_284" class="t s4_284">not automatically handled this way. Because frequently used memory locations are often cached in a processor’s L1 </span>
<span id="td_284" class="t s4_284">or L2 caches, atomic operations can often be carried out inside a processor’s caches without asserting the bus lock. </span>
<span id="te_284" class="t s4_284">Here the processor’s cache coherency protocols ensure that other processors that are caching the same memory </span>
<span id="tf_284" class="t s4_284">locations are managed properly while atomic operations are performed on cached memory locations. </span>
<span id="tg_284" class="t s5_284">NOTE </span>
<span id="th_284" class="t s4_284">Where there are contested lock accesses, software may need to implement algorithms that ensure </span>
<span id="ti_284" class="t s4_284">fair access to resources in order to prevent lock starvation. The hardware provides no resource that </span>
<span id="tj_284" class="t s4_284">guarantees fairness to participating agents. It is the responsibility of software to manage the </span>
<span id="tk_284" class="t s4_284">fairness of semaphores and exclusive locking functions. </span>
<span id="tl_284" class="t s4_284">The mechanisms for handling locked atomic operations have evolved with the complexity of IA-32 processors. More </span>
<span id="tm_284" class="t s4_284">recent IA-32 processors (such as the Pentium </span><span id="tn_284" class="t s4_284">4, Intel Xeon, and P6 family processors) and Intel 64 provide a more </span>
<span id="to_284" class="t s4_284">refined locking mechanism than earlier processors. These mechanisms are described in the following sections. </span>
<span id="tp_284" class="t s6_284">9.1.1 </span><span id="tq_284" class="t s6_284">Guaranteed Atomic Operations </span>
<span id="tr_284" class="t s4_284">The Intel486 processor (and newer processors since) guarantees that the following basic memory operations will </span>
<span id="ts_284" class="t s4_284">always be carried out atomically: </span>
<span id="tt_284" class="t s3_284">• </span><span id="tu_284" class="t s4_284">Reading or writing a byte. </span>
<span id="tv_284" class="t s3_284">• </span><span id="tw_284" class="t s4_284">Reading or writing a word aligned on a 16-bit boundary. </span>
<span id="tx_284" class="t s3_284">• </span><span id="ty_284" class="t s4_284">Reading or writing a doubleword aligned on a 32-bit boundary. </span>
<span id="tz_284" class="t s4_284">The Pentium processor (and newer processors since) guarantees that the following additional memory operations </span>
<span id="t10_284" class="t s4_284">will always be carried out atomically: </span>
<span id="t11_284" class="t s3_284">• </span><span id="t12_284" class="t s4_284">Reading or writing a quadword aligned on a 64-bit boundary. </span>
<span id="t13_284" class="t s3_284">• </span><span id="t14_284" class="t s4_284">16-bit accesses to uncached memory locations that fit within a 32-bit data bus. </span>
<span id="t15_284" class="t s4_284">The P6 family processors (and newer processors since) guarantee that the following additional memory operation </span>
<span id="t16_284" class="t s4_284">will always be carried out atomically: </span>
<span id="t17_284" class="t s3_284">• </span><span id="t18_284" class="t s4_284">Unaligned 16-, 32-, and 64-bit accesses to cached memory that fit within a cache line. </span>
<span id="t19_284" class="t s4_284">Processors that enumerate support for Intel </span>
<span id="t1a_284" class="t s7_284">® </span>
<span id="t1b_284" class="t s4_284">AVX (by setting the feature flag CPUID.01H:ECX.AVX[bit 28]) guar- </span>
<span id="t1c_284" class="t s4_284">antee that the 16-byte memory operations performed by the following instructions will always be carried out atom- </span>
<span id="t1d_284" class="t s4_284">ically: </span>
<span id="t1e_284" class="t s3_284">• </span><span id="t1f_284" class="t s4_284">MOVAPD, MOVAPS, and MOVDQA. </span>
<span id="t1g_284" class="t s3_284">• </span><span id="t1h_284" class="t s4_284">VMOVAPD, VMOVAPS, and VMOVDQA when encoded with VEX.128. </span>
<span id="t1i_284" class="t s3_284">• </span><span id="t1j_284" class="t s4_284">VMOVAPD, VMOVAPS, VMOVDQA32, and VMOVDQA64 when encoded with EVEX.128 and k0 (masking </span>
<span id="t1k_284" class="t s4_284">disabled). </span>
<span id="t1l_284" class="t s4_284">(Note that these instructions require the linear addresses of their memory operands to be 16-byte aligned.) </span>
<span id="t1m_284" class="t s4_284">Accesses to cacheable memory that are split across cache lines and page boundaries are not guaranteed to be </span>
<span id="t1n_284" class="t s4_284">atomic by the Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium M, Pentium 4, Intel Xeon, P6 family, Pentium, </span>
<span id="t1o_284" class="t s4_284">and Intel486 processors. The Intel Core 2 Duo, Intel Atom, Intel Core Duo, Pentium M, Pentium 4, Intel Xeon, and </span>
<span id="t1p_284" class="t s4_284">P6 family processors provide bus control signals that permit external memory subsystems to make split accesses </span>
<span id="t1q_284" class="t s4_284">atomic; however, nonaligned data accesses will seriously impact the performance of the processor and should be </span>
<span id="t1r_284" class="t s4_284">avoided. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
