{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 16:07:56 2024 " "Info: Processing started: Tue Mar 19 16:07:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_8 -c ripple_counter_8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_counter_8 -c ripple_counter_8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 152 40 208 168 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 448 512 200 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst inst 360.1 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 360.1 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X2_Y5_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 3; REG Node = 'inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns inst~2 2 COMB LCCOMB_X2_Y5_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y5_N0; Fanout = 1; COMB Node = 'inst~2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { inst inst~2 } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns inst 3 REG LCFF_X2_Y5_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 3; REG Node = 'inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst~2 inst } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst inst~2 inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst {} inst~2 {} inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.890 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLK 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 152 40 208 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.666 ns) 2.890 ns inst 2 REG LCFF_X2_Y5_N1 3 " "Info: 2: + IC(1.259 ns) + CELL(0.666 ns) = 2.890 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 3; REG Node = 'inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { CLK inst } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 56.44 % ) " "Info: Total cell delay = 1.631 ns ( 56.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 43.56 % ) " "Info: Total interconnect delay = 1.259 ns ( 43.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { CLK inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 1.259ns } { 0.000ns 0.965ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.890 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLK 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 152 40 208 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.666 ns) 2.890 ns inst 2 REG LCFF_X2_Y5_N1 3 " "Info: 2: + IC(1.259 ns) + CELL(0.666 ns) = 2.890 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 3; REG Node = 'inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { CLK inst } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 56.44 % ) " "Info: Total cell delay = 1.631 ns ( 56.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 43.56 % ) " "Info: Total interconnect delay = 1.259 ns ( 43.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { CLK inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 1.259ns } { 0.000ns 0.965ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { CLK inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 1.259ns } { 0.000ns 0.965ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 1.259ns } { 0.000ns 0.965ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { inst inst~2 inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { inst {} inst~2 {} inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { CLK inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 1.259ns } { 0.000ns 0.965ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { CLK {} CLK~combout {} inst {} } { 0.000ns 0.000ns 1.259ns } { 0.000ns 0.965ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q2 inst3 10.401 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q2\" through register \"inst3\" is 10.401 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.315 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns CLK 1 CLK PIN_39 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_39; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 152 40 208 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.970 ns) 3.194 ns inst 2 REG LCFF_X2_Y5_N1 3 " "Info: 2: + IC(1.259 ns) + CELL(0.970 ns) = 3.194 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 3; REG Node = 'inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { CLK inst } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 272 336 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 4.560 ns inst2 3 REG LCFF_X2_Y5_N3 3 " "Info: 3: + IC(0.396 ns) + CELL(0.970 ns) = 4.560 ns; Loc. = LCFF_X2_Y5_N3; Fanout = 3; REG Node = 'inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { inst inst2 } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 448 512 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.089 ns) + CELL(0.666 ns) 6.315 ns inst3 4 REG LCFF_X1_Y6_N25 2 " "Info: 4: + IC(1.089 ns) + CELL(0.666 ns) = 6.315 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { inst2 inst3 } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 648 712 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.571 ns ( 56.55 % ) " "Info: Total cell delay = 3.571 ns ( 56.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.744 ns ( 43.45 % ) " "Info: Total interconnect delay = 2.744 ns ( 43.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { CLK inst inst2 inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { CLK {} CLK~combout {} inst {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.259ns 0.396ns 1.089ns } { 0.000ns 0.965ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 648 712 200 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.782 ns + Longest register pin " "Info: + Longest register to pin delay is 3.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X1_Y6_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N25; Fanout = 2; REG Node = 'inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 120 648 712 200 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(3.076 ns) 3.782 ns Q2 2 PIN PIN_37 0 " "Info: 2: + IC(0.706 ns) + CELL(3.076 ns) = 3.782 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'Q2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { inst3 Q2 } "NODE_NAME" } } { "ripple_counter_8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/ripple_counter_8/ripple_counter_8.bdf" { { 256 744 920 272 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 81.33 % ) " "Info: Total cell delay = 3.076 ns ( 81.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.706 ns ( 18.67 % ) " "Info: Total interconnect delay = 0.706 ns ( 18.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { inst3 Q2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { inst3 {} Q2 {} } { 0.000ns 0.706ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.315 ns" { CLK inst inst2 inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.315 ns" { CLK {} CLK~combout {} inst {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.259ns 0.396ns 1.089ns } { 0.000ns 0.965ns 0.970ns 0.970ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { inst3 Q2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { inst3 {} Q2 {} } { 0.000ns 0.706ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 16:07:56 2024 " "Info: Processing ended: Tue Mar 19 16:07:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
