Ghidra Table
_______________________________________
Pulse #	Hex Fiend Offset	Ghidra Offset (Base 0x1200)	Bytes	Note
0069	0x84	0x1284	5C 61 2E 80	Suppressed
0068	0x88	0x1288	61 73 35 80	Suppressed
0067	0x8C	0x128C	00 72 2E 80	Suppressed
0066	0x90	0x1290	05 73 37 80	Suppressed
0065	0x94	0x1294	08 73 2F 80	Suppressed
0050	0xD8	0x12D8	10 73 2C 80	Suppressed
0049	0xDC	0x12DC	15 72 33 80	Suppressed
0048	0xE0	0x12E0	18 72 2C 80	Suppressed
0047	0xE4	0x12E4	1D 72 31 80	Suppressed
0046	0xE8	0x12E8	20 72 2D 80	Suppressed
0045	0xEC	0x12EC	25 72 33 80	Suppressed
0044	0xF0	0x12F0	28 72 2C 80	Suppressed
———————————————————————
Firmware Tie-in	Theory	Base Address	Practice in 200-byte Log	Address (Ghidra Base 0x1200)	Offset (Hex Fiend)
0xF0A4 (Force F2.0 = 1)	Forces stroke_ok=TRUE, masking 0x5C errors		pppliiib = 0x61/0x60 (e.g., pulse 0069: 5C 61 2E 80)	0x1284, 0x12EC	0x84, 0xEC
0x40A4 (PWM Duty Config)	Sets ~0xC2 for dual ~35ms pulses		cccccc = 0x2E–0x36 (e.g., pulse 0093: 55 73 35 81)	0x1200, 0x1284	0x00, 0x84
0xE0B8 (F3 Shutdown Flag)	Sets F3=0xBF on battery sag		dfgggggg = 0x80 (suppression, no 0xBF) (e.g., pulse 0069: 5C 61 2E 80)	0x1284–0x1294, 0x12D8–0x12F0	0x84–0x94, 0xD8–0xF0
———————————————————————
Analysis of 01-12-25 (0952).bin Pulse Log (200 bytes, 50 lines)
1D 60 1A 01 18 62 1C 81 15 63 19 81 10 62 1C 81 0D 63 1A 81 08 62 1C 81 05 62 1A 81 00 62 1C 81 65 62 1A BF 60 64 1C BF 5D 60 1A BF 58 63 1B 3F 55 62 19 3F 50 63 1B 3F 4D 62 19 3F 48 62 1C 3F 45 62 1A 3F 40 62 1C 3F 3D 64 1A 3F 38 60 1C 3F 35 62 1A 3F 30 62 1C 3F2D 63 19 3F 28 62 1C 3F 25 63 18 3F 20 63 1B 3F 1D 65 18 BF 18 61 1B BF 15 62 19 BF 10 63 1B BF 0D 62 19 BF 08 63 1B BF 05 62 19 BF 00 63 1B BF 5D 65 19 80 58 60 1C 80 55 62 19 80 50 63 1B 00 4D 62 19 00 48 63 1B 00 45 62 19 00 40 64 1C 00 3D 60 1A 00 38 63 1C 00 35 62 1A 00 30 63 1C 00 2D 63 1A 00 28 63 1C 00 25 62 1A 00 20 62 1C 00
Firmware Tie-in	Theory	Practice in 200-byte Log	Address (HexFiend)	Address (Decimal : Hex)
0xF0A4 (Force F2.0 = 1)	Forces stroke_ok=TRUE, masking 0x5C errors	pppliiib = 0x60/0x61/0x62/0x63/0x64/0x65 (e.g., pulse 0093: 1D 60 1A 01; pulse 0080: 18 61 1B BF; pulse 0068: 00 63 1B BF)	0x00, 0x04, 0x08, 0x0C, 0x10, 0x14, 0x18, 0x1C, 0x20, 0x24, 0x28, 0x2C, 0x30, 0x34, 0x38, 0x3C, 0x40, 0x44, 0x48, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0x78, 0x7C, 0x80, 0x84, 0x88, 0x8C, 0x90, 0x94, 0x98, 0x9C, 0xA0, 0xA4, 0xA8, 0xAC, 0xB0, 0xB4, 0xB8, 0xBC, 0xC0	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 20:0x14, 24:0x18, 28:0x1C, 32:0x20, 36:0x24, 40:0x28, 44:0x2C, 48:0x30, 52:0x34, 56:0x38, 60:0x3C, 64:0x40, 68:0x44, 72:0x48, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 120:0x78, 124:0x7C, 128:0x80, 132:0x84, 136:0x88, 140:0x8C, 144:0x90, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4, 168:0xA8, 172:0xAC, 176:0xB0, 180:0xB4, 184:0xB8, 188:0xBC, 192:0xC0
0x40A4 (PWM Duty Config)	Sets ~0xC2 for dual ~35ms pulses	cccccc = 0x17–0x1C (e.g., pulse 0093: 1D 60 1A 01; pulse 0068: 00 63 1B BF)	0x00, 0x04, 0x08, 0x0C, 0x10, 0x14, 0x18, 0x1C, 0x20, 0x24, 0x28, 0x2C, 0x30, 0x34, 0x38, 0x3C, 0x40, 0x44, 0x48, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0x78, 0x7C, 0x80, 0x84, 0x88, 0x8C, 0x90, 0x94, 0x98, 0x9C, 0xA0, 0xA4, 0xA8, 0xAC, 0xB0, 0xB4, 0xB8, 0xBC, 0xC0	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 20:0x14, 24:0x18, 28:0x1C, 32:0x20, 36:0x24, 40:0x28, 44:0x2C, 48:0x30, 52:0x34, 56:0x3C, 60:0x40, 64:0x44, 68:0x48, 72:0x4C, 76:0x50, 80:0x54, 84:0x58, 88:0x5C, 92:0x60, 96:0x64, 100:0x68, 104:0x6C, 108:0x70, 112:0x74, 116:0x78, 120:0x7C, 124:0x80, 128:0x84, 132:0x88, 136:0x8C, 140:0x90, 144:0x94, 148:0x98, 152:0x9C, 156:0xA0, 160:0xA4, 164:0xA8, 168:0xAC, 172:0xB0, 176:0xB4, 180:0xB8, 184:0xBC, 188:0xC0
0xE0B8 (F3 Shutdown Flag)	Sets F3=0xBF on battery sag	dfgggggg = 0xBF (e.g., pulse 0080: 18 61 1B BF; pulse 0068: 00 63 1B BF); dfgggggg = 0x80 (e.g., pulse 0093: 5D 65 19 80)	0x00–0x1C, 0x20–0x3C, 0x80, 0x94–0x9C	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 20:0x14, 24:0x18, 28:0x1C, 32:0x20, 36:0x24, 40:0x28, 44:0x2C, 48:0x30, 52:0x34, 56:0x38, 60:0x3C, 128:0x80, 148:0x94, 152:0x98, 156:0x9C
———————————————————————
Analysis of 01-14-25 (0221).bin Pulse Log (200 bytes, 50 pulses)
60 62 18 BF 5D 40 1A BF 58 41 18 BF 55 41 19 3F 50 60 17 3F 4D 64 19 3F 48 60 18 3F 45 64 1A 3F 40 61 18 3F 3D 65 1A 3F 38 60 19 3F35 62 1A 3F 30 63 18 3F 2D 65 1A3F 28 60 19 3F 25 62 1A 3F 20 63 18 3F 1D 62 19 3F 18 64 17 BF 15 21 19 BF 10 20 18 BF 0D 20 1A BF 08 40 19 BF 05 61 19 BF 00 64 19 BF 5D 61 19 81 58 62 18 81 55 65 19 81 50 60 17 01 4D 62 18 01 48 62 17 01 45 65 19 01 40 41 17 01 3D 41 19 01 38 41 17 01 35 41 19 01 30 41 17 01 2D 41 19 01 28 60 18 01 25 63 19 01 20 62 18 01 1D63 19 01 18 63 17 01 15 65 18 81 10 41 17 81 0D 40 19 81 08 40 18 81 05 40 1A 81 00 41 17 81 65 4119 80
Firmware Tie-in	Theory	Practice in 200-byte Log	Address (HexFiend)	Address (Decimal : Hex)
0xF0A4 (Force F2.0 = 1)	Forces stroke_ok=TRUE, masking 0x5C errors	pppliiib = 0x60/0x61/0x62/0x63/0x64/0x65 (e.g., pulse 0093: 60 62 18 BF; pulse 0068: 00 64 19 BF; pulse 0050: 5D 61 19 81)	0x00, 0x04, 0x08, 0x14, 0x1C, 0x24, 0x2C, 0x30, 0x34, 0x38, 0x3C, 0x40, 0x44, 0x48, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0x78, 0x7C, 0x80, 0x84, 0x88, 0x8C, 0x90, 0x94, 0x98, 0x9C, 0xA0, 0xA4, 0xA8, 0xAC, 0xB0, 0xB4, 0xB8, 0xBC, 0xC0	0:0x00, 4:0x04, 8:0x08, 20:0x14, 28:0x1C, 36:0x24, 44:0x2C, 48:0x30, 52:0x34, 56:0x38, 60:0x3C, 64:0x40, 68:0x44, 72:0x48, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 120:0x78, 124:0x7C, 128:0x80, 132:0x84, 136:0x88, 140:0x8C, 144:0x90, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4, 168:0xA8, 172:0xAC, 176:0xB0, 180:0xB4, 184:0xB8, 188:0xBC, 192:0xC0
0x40A4 (PWM Duty Config)	Sets ~0xC2 for dual ~35ms pulses	cccccc = 0x17–0x1A (e.g., pulse 0093: 60 62 18 BF; pulse 0068: 00 64 19 BF)	0x00, 0x04, 0x08, 0x14, 0x1C, 0x24, 0x2C, 0x30, 0x34, 0x38, 0x3C, 0x40, 0x44, 0x48, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0x78, 0x7C, 0x80, 0x84, 0x88, 0x8C, 0x90, 0x94, 0x98, 0x9C, 0xA0, 0xA4, 0xA8, 0xAC, 0xB0, 0xB4, 0xB8, 0xBC, 0xC0	0:0x00, 4:0x04, 8:0x08, 20:0x14, 28:0x1C, 36:0x24, 44:0x2C, 48:0x30, 52:0x34, 56:0x38, 60:0x3C, 64:0x40, 68:0x44, 72:0x48, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 120:0x78, 124:0x7C, 128:0x80, 132:0x84, 136:0x88, 140:0x8C, 144:0x90, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4, 168:0xA8, 172:0xAC, 176:0xB0, 180:0xB4, 184:0xB8, 188:0xBC, 192:0xC0
0xE0B8 (F3 Shutdown Flag)	Sets F3=0xBF on battery sag	dfgggggg = 0xBF (e.g., pulse 0093: 60 62 18 BF; pulse 0068: 00 64 19 BF); dfgggggg = 0x80 (e.g., pulse 0050: 5D 61 19 81)	0x00–0x0C, 0x20–0x2C, 0x94–0xA4	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 32:0x20, 36:0x24, 40:0x28, 44:0x2C, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4
———————————————————————
Analysis of 01-15-25 (0183).bin Pulse Log (200 bytes, 50 pulses)
34 41 16 00 31 40 17 00 2C 40 16 00 29 41 16 00 24 40 16 00 21 40 16 00 1C 41 15 00 19 41 14 80 14 40 16 80 11 40 16 80 0C 40 16 80 09 41 16 80 04 40 16 80 01 40 1780 60 40 16 81 5D 40 17 81 58 40 16 81 55 41 16 01 50 40 16 01 4D 61 16 01 48 62 16 01 45 63 17 01 40 62 17 01 3D 65 18 01 38 41 16 01 35 41 18 01 30 60 17 01 2D 62 19 01 28 62 17 01 25 63 19 01 20 64 16 01 1D 41 17 01 18 41 15 8115 60 17 81 10 62 16 81 0D 62 18 81 08 65 16 81 05 41 17 81 00 40 16 81 65 61 17 BF 60 62 16 BF 5D 62 17 BF 58 65 15 3F 55 40 16 3F50 40 14 3F 4D 60 16 3F 48 62 15 3F 45 63 15 3F 40 65 14 3F 3D 40 16 3F
Firmware Tie-in	Theory	Practice in 200-byte Log	Address (HexFiend)	Address (Decimal : Hex)
0xF0A4 (Force F2.0 = 1)	Forces stroke_ok=TRUE, masking 0x5C errors	pppliiib = 0x40/0x41/0x61/0x62/0x63/0x65 (e.g., pulse 0093: 34 41 16 00; pulse 0068: 65 61 17 BF; pulse 0050: 4D 61 16 01)	0x00, 0x04, 0x08, 0x0C, 0x10, 0x14, 0x18, 0x1C, 0x20, 0x24, 0x28, 0x2C, 0x30, 0x34, 0x38, 0x3C, 0x40, 0x44, 0x48, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0x78, 0x7C, 0x80, 0x84, 0x88, 0x8C, 0x90, 0x94, 0x98, 0x9C, 0xA0, 0xA4, 0xA8, 0xAC, 0xB0	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 20:0x14, 24:0x18, 28:0x1C, 32:0x20, 36:0x24, 40:0x28, 44:0x2C, 48:0x30, 52:0x34, 56:0x38, 60:0x3C, 64:0x40, 68:0x44, 72:0x48, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 120:0x78, 124:0x7C, 128:0x80, 132:0x84, 136:0x88, 140:0x8C, 144:0x90, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4, 168:0xA8, 172:0xAC, 176:0xB0
0x40A4 (PWM Duty Config)	Sets ~0xC2 for dual ~35ms pulses	cccccc = 0x14–0x19 (e.g., pulse 0093: 34 41 16 00; pulse 0068: 65 61 17 BF)	0x00, 0x04, 0x08, 0x0C, 0x10, 0x14, 0x18, 0x1C, 0x20, 0x24, 0x28, 0x2C, 0x30, 0x34, 0x38, 0x3C, 0x40, 0x44, 0x48, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0x78, 0x7C, 0x80, 0x84, 0x88, 0x8C, 0x90, 0x94, 0x98, 0x9C, 0xA0, 0xA4, 0xA8, 0xAC, 0xB0	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 20:0x14, 24:0x18, 28:0x1C, 32:0x20, 36:0x24, 40:0x28, 44:0x2C, 48:0x30, 52:0x34, 56:0x38, 60:0x3C, 64:0x40, 68:0x44, 72:0x48, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 120:0x78, 124:0x7C, 128:0x80, 132:0x84, 136:0x88, 140:0x8C, 144:0x90, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4, 168:0xA8, 172:0xAC, 176:0xB0
0xE0B8 (F3 Shutdown Flag)	Sets F3=0xBF on battery sag	dfgggggg = 0xBF (e.g., pulse 0068: 65 61 17 BF; pulse 0069: 60 62 16 BF); dfgggggg = 0x80 (e.g., pulse 0050: 18 41 15 80)	0x1C–0x2C, 0x94–0xA4	28:0x1C, 32:0x20, 36:0x24, 40:0x28, 44:0x2C, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4
———————————————————————
Analysis of 01-22-25 (1480).bin (200 bytes, 50 pulses)
29 61 1B 00 24 62 1A 00 21 63 19 00 1C 72 18 00 19 62 1A 00 14 64 18 80 11 61 1A 80 0C 63 19 80 09 63 1A 80 04 73 19 80 01 72 1B 80 60 75 19 80 5D 41 1A 80 58 40 19 80 55 40 1A 00 50 41 19 00 4D 60 1B 00 48 73 19 00 45 63 1B 00 40 62 1A 00 3D 72 1B 00 38 73 19 00 35 73 1A 00 30 63 19 00 2D 73 1A 00 28 75 18 00 25 51 19 00 20 50 18 00 1D 50 18 00 18 51 17 80 15 50 18 80 10 50 18 80 0D 40 19 80 08 40 18 80 05 40 19 80 00 40 1880 61 40 19 80 5C 41 18 80 59 41 18 80 54 40 18 00 51 40 17 00 4C40 18 00 49 41 18 00 44 40 18 00 41 40 19 00 3C 40 19 00 39 41 18 00 34 41 18 00 31 40 19 00 2C 40 19 00
Firmware Tie-in	Theory	Practice in 200-byte Log	Address (HexFiend)	Address (Decimal : Hex)
0xF0A4 (Force F2.0 = 1)	Forces stroke_ok=TRUE, masking 0x5C errors	pppliiib = 0x40/0x41/0x50/0x51/0x61/0x62/0x63/0x64/0x73/0x75 (e.g., pulse 0093: 29 61 1B 00; pulse 0065: 14 64 18 80; pulse 0076: 60 75 19 80)	0x00, 0x04, 0x08, 0x14, 0x1C, 0x20, 0x24, 0x94, 0xD4, 0xD8	0:0x00, 4:0x04, 8:0x08, 20:0x14, 28:0x1C, 32:0x20, 36:0x24, 148:0x94, 212:0xD4, 216:0xD8
0x40A4 (PWM Duty Config)	Sets ~0xC2 for dual ~35ms pulses	cccccc = 0x17–0x1B (e.g., pulse 0093: 29 61 1B 00; pulse 0065: 14 64 18 80)	0x00, 0x04, 0x08, 0x14, 0x1C, 0x20, 0x24, 0x94, 0xD4, 0xD8	0:0x00, 4:0x04, 8:0x08, 20:0x14, 28:0x1C, 32:0x20, 36:0x24, 148:0x94, 212:0xD4, 216:0xD8
0xE0B8 (F3 Shutdown Flag)	Sets F3=0xBF on battery sag	dfgggggg = 0x80 (suppression, no 0xBF) (e.g., pulse 0065: 14 64 18 80; pulse 0076: 60 75 19 80; pulse 0093: 5C 41 18 80)	0x14–0x24, 0x94–0xA4, 0xD4–0xE4	20:0x14, 24:0x18, 28:0x1C, 32:0x20, 36:0x24, 148:0x94, 152:0x98, 156:0x9C, 160:0xA0, 164:0xA4, 212:0xD4, 216:0xD8, 220:0xDC, 224:0xE0, 228:0xE4
———————————————————————
Analysis of 09-20-24 (1596).bin Pulse Log (200 bytes, 50 pulses)
05 41 25 80 00 40 20 80 61 41 25 80 5C 41 20 80 59 41 25 80 54 41 20 00 51 40 25 00 4C 41 1F 00 49 41 25 00 44 51 20 00 41 41 26 00 3C 41 20 00 39 40 26 00 34 51 20 00 31 41 25 00 2C 40 20 00 29 41 25 00 24 41 20 00 21 40 24 00 1C 41 20 80 19 40 25 80 14 41 20 80 11 40 26 80 0C 60 21 80 09 62 26 80 04 63 21 80 01 64 26 80 60 60 22 80 5D 62 28 80 58 62 23 80 55 62 28 00 50 62 22 00 4D 64 26 00 48 61 23 00 45 62 28 00 40 62 23 00 3D 62 28 00 38 63 22 00 35 62 27 00 30 63 21 00 2D 62 26 00 28 72 21 00 25 62 26 00 20 63 1F 00 1D 65 24 00 18 71 21 80 15 62 25 80 10 62 21 80 0D 63 25 80 08 62 21 80
Firmware Tie-in	Theory	Practice in 200-byte Log	Address (HexFiend)	Address (Decimal : Hex)
0xF0A4 (Force F2.0 = 1)	Forces stroke_ok=TRUE, masking 0x5C errors	pppliiib = 0x40/0x41/0x60/0x61/0x62/0x63/0x64/0x71/0x72 (e.g., pulse 0001: 05 41 25 80; pulse 0024: 0C 60 21 80; pulse 0046: 18 71 21 80)	0x00, 0x04, 0x08, 0x0C, 0x10, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0xB4, 0xB8, 0xBC, 0xC0, 0xC4	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 180:0xB4, 184:0xB8, 188:0xBC, 192:0xC0, 196:0xC4
0x40A4 (PWM Duty Config)	Sets ~0xC2 for dual ~35ms pulses	cccccc = 0x20–0x28 (e.g., pulse 0001: 05 41 25 80; pulse 0029: 5D 62 28 80)	0x00, 0x04, 0x08, 0x0C, 0x10, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74, 0xB4, 0xB8, 0xBC, 0xC0, 0xC4	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 180:0xB4, 184:0xB8, 188:0xBC, 192:0xC0, 196:0xC4
0xE0B8 (F3 Shutdown Flag)	Sets F3=0xBF on battery sag	dfgggggg = 0x80 (suppression, no 0xBF) (e.g., pulse 0001: 05 41 25 80; pulse 0020: 1C 41 20 80; pulse 0050: 08 62 21 80)	0x00–0x10, 0x4C–0x74, 0xB4–0xC4	0:0x00, 4:0x04, 8:0x08, 12:0x0C, 16:0x10, 76:0x4C, 80:0x50, 84:0x54, 88:0x58, 92:0x5C, 96:0x60, 100:0x64, 104:0x68, 108:0x6C, 112:0x70, 116:0x74, 180:0xB4, 184:0xB8, 188:0xBC, 192:0xC0, 196:0xC4
———————————————————————


