verilog xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_0_even_0/sim/design_2_blk_mem_0_even_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_0_odd_0/sim/design_2_blk_mem_0_odd_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_2_odd_0/sim/design_2_blk_mem_2_odd_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_1_even_1/sim/design_2_blk_mem_1_even_1.v" \
"../../../bd/design_2/ip/design_2_blk_mem_1_even_0/sim/design_2_blk_mem_1_even_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_0_even_1/sim/design_2_blk_mem_0_even_1.v" \

sv xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ipshared/14ec/hdl/axis_stream_fifo_v1_0_S00_AXI.sv" \
"../../../bd/design_2/ipshared/14ec/src/gen_sync_que_af.sv" \
"../../../bd/design_2/ipshared/common/pipe_que_48_32.sv" \
"../../../bd/design_2/ipshared/14ec/hdl/axis_stream_fifo_v1_0.sv" \
"../../../bd/design_2/ip/design_2_RxFIFO_0/sim/design_2_RxFIFO_0.sv" \

verilog xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_axis_switch_0_0/sim/design_2_axis_switch_0_0.v" \
"../../../bd/design_2/ip/design_2_axis_switch_1_0/sim/design_2_axis_switch_1_0.v" \
"../../../bd/design_2/ip/design_2_data_processor_0_0/sim/design_2_data_processor_0_0.v" \
"../../../bd/design_2/ip/design_2_axis_switch_2_0/sim/design_2_axis_switch_2_0.v" \
"../../../bd/design_2/ip/design_2_axis_switch_3_0/sim/design_2_axis_switch_3_0.v" \

sv xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ipshared/c43f/hdl/SPI_ip_v1_0_S00_AXI.sv" \
"../../../bd/design_2/ipshared/c43f/src/dff.sv" \
"../../../bd/design_2/ipshared/c43f/hdl/SPI_ip_v1_0.sv" \
"../../../bd/design_2/ip/design_2_SPI_ip_0_0/sim/design_2_SPI_ip_0_0.sv" \

verilog xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_iobuf_xil_0_0/sim/design_2_iobuf_xil_0_0.v" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/sim/bd_0c5c.v" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_0c5c_one_0.v" \

sv xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_0c5c_arsw_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_0c5c_rsw_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_0c5c_awsw_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_0c5c_wsw_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_0c5c_bsw_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_0c5c_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_0c5c_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_0c5c_s00sic_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_0c5c_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_0c5c_sarn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_0c5c_srn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_0c5c_s01mmu_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_0c5c_s01tr_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_0c5c_s01sic_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_0c5c_s01a2s_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_0c5c_sawn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_0c5c_swn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_0c5c_sbn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_0c5c_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_0c5c_m00arn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_0c5c_m00rn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_0c5c_m00awn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_0c5c_m00wn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_0c5c_m00bn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_0c5c_m00e_0.sv" \

verilog xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/sim/design_2_smartconnect_0_0.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../bd/design_2/ip/design_2_blk0_mem_tx_odd_0/sim/design_2_blk0_mem_tx_odd_0.v" \
"../../../bd/design_2/ip/design_2_blk1_mem_tx_odd_0/sim/design_2_blk1_mem_tx_odd_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_1_even_2/sim/design_2_blk_mem_1_even_2.v" \
"../../../bd/design_2/ip/design_2_blk1_mem_tx_even_0/sim/design_2_blk1_mem_tx_even_0.v" \
"../../../bd/design_2/ip/design_2_blk2_mem_tx_even_0/sim/design_2_blk2_mem_tx_even_0.v" \
"../../../bd/design_2/ip/design_2_blk_mem_tx_even_0/sim/design_2_blk_mem_tx_even_0.v" \

sv xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ipshared/3bf2/hdl/axis_stream_txfifo_v2_0_S00_AXI.sv" \
"../../../bd/design_2/ipshared/3bf2/hdl/axis_stream_txfifo_v2_0_S00_AXIS.sv" \
"../../../bd/design_2/ipshared/3bf2/hdl/axis_stream_txfifo_v2_0.sv" \
"../../../bd/design_2/ip/design_2_axis_stream_txfifo_0_2/sim/design_2_axis_stream_txfifo_0_2.sv" \

verilog xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_xlconcat_1_0/sim/design_2_xlconcat_1_0.v" \
"../../../bd/design_2/ip/design_2_led_driver_0_0/sim/design_2_led_driver_0_0.v" \

sv xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ipshared/7e0c/src/BiDirChannels_v1_0_S00_AXI.sv" \
"../../../bd/design_2/ipshared/7e0c/hdl/GyroInputOutputSerializer.sv" \
"../../../bd/design_2/ipshared/7e0c/src/clock_divider_by_10.sv" \
"../../../bd/design_2/ipshared/7e0c/src/clock_divider_by_2.sv" \
"../../../bd/design_2/ipshared/7e0c/src/mux_8x1_1bit.sv" \
"../../../bd/design_2/ipshared/7e0c/src/upCounter8Bits.sv" \
"../../../bd/design_2/ipshared/7e0c/hdl/BiDirChannels_v1_0.sv" \
"../../../bd/design_2/ip/design_2_BiDirChannels_0_0/sim/design_2_BiDirChannels_0_0.sv" \

verilog xil_defaultlib --include "/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/3007/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../gyro2_tester.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
