
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000005    0.557611 v _244_/B (sg13g2_nand3_1)
     1    0.003529    0.064478    0.086522    0.644133 ^ _244_/Y (sg13g2_nand3_1)
                                                         _069_ (net)
                      0.064478    0.000003    0.644136 ^ _247_/B1 (sg13g2_o21ai_1)
     1    0.003598    0.054695    0.055038    0.699174 v _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.054695    0.000009    0.699183 v _248_/C (sg13g2_nor3_1)
     1    0.003326    0.086538    0.087599    0.786782 ^ _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.086538    0.000004    0.786786 ^ _255_/B (sg13g2_nor4_1)
     1    0.003433    0.041514    0.065819    0.852605 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.041514    0.000006    0.852611 v _256_/B2 (sg13g2_a22oi_1)
     1    0.057265    0.497497    0.386065    1.238675 ^ _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.497502    0.001431    1.240106 ^ sine_out[0] (out)
                                              1.240106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.240106   data arrival time
---------------------------------------------------------------------------------------------
                                              2.609894   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000156    0.367976 ^ _146_/A1 (sg13g2_o21ai_1)
     4    0.020239    0.133636    0.141833    0.509809 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.133636    0.000005    0.509814 v _234_/A2 (sg13g2_a21oi_1)
     2    0.007383    0.096850    0.131643    0.641458 ^ _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.096850    0.000003    0.641461 ^ _267_/A1 (sg13g2_o21ai_1)
     1    0.003875    0.050518    0.086534    0.727995 v _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.050518    0.000011    0.728006 v _270_/A1 (sg13g2_a21oi_1)
     1    0.003320    0.058299    0.071377    0.799383 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.058299    0.000004    0.799386 ^ _273_/A (sg13g2_nor2_1)
     1    0.003574    0.029285    0.045632    0.845018 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.029285    0.000008    0.845026 v _274_/B1 (sg13g2_a22oi_1)
     1    0.054367    0.473783    0.372614    1.217640 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.473784    0.000818    1.218458 ^ sine_out[1] (out)
                                              1.218458   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.218458   data arrival time
---------------------------------------------------------------------------------------------
                                              2.631542   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235455 v fanout73/A (sg13g2_buf_4)
     8    0.034411    0.039904    0.093163    0.328618 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.039904    0.000153    0.328771 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021187    0.235424    0.216823    0.545593 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.235424    0.000085    0.545678 ^ _185_/B (sg13g2_nor2_2)
     5    0.024408    0.087795    0.129739    0.675418 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.087795    0.000090    0.675507 v _189_/A2 (sg13g2_o21ai_1)
     1    0.054328    0.550274    0.460508    1.136015 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.550276    0.000829    1.136845 ^ sine_out[32] (out)
                                              1.136845   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.136845   data arrival time
---------------------------------------------------------------------------------------------
                                              2.713155   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000209    0.336099 v _125_/A (sg13g2_inv_2)
     3    0.013012    0.037004    0.040972    0.377071 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.037004    0.000008    0.377078 ^ fanout53/A (sg13g2_buf_4)
     8    0.034124    0.049426    0.107788    0.484866 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.049426    0.000016    0.484882 ^ _152_/A (sg13g2_nor2_2)
     4    0.023233    0.062052    0.066787    0.551668 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.062052    0.000100    0.551768 v _155_/B1 (sg13g2_a221oi_1)
     1    0.053980    0.715090    0.582239    1.134008 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.715091    0.000753    1.134760 ^ sine_out[17] (out)
                                              1.134760   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.134760   data arrival time
---------------------------------------------------------------------------------------------
                                              2.715240   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000158    0.515121 v _187_/A2 (sg13g2_o21ai_1)
     1    0.054578    0.552870    0.472503    0.987624 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.552872    0.000878    0.988502 ^ sine_out[31] (out)
                                              0.988502   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.988502   data arrival time
---------------------------------------------------------------------------------------------
                                              2.861498   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000170    0.702216 ^ _184_/A1 (sg13g2_a21oi_2)
     1    0.053075    0.209372    0.274546    0.976763 v _184_/Y (sg13g2_a21oi_2)
                                                         sine_out[29] (net)
                      0.209372    0.000572    0.977335 v sine_out[29] (out)
                                              0.977335   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.977335   data arrival time
---------------------------------------------------------------------------------------------
                                              2.872665   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000186    0.702232 ^ _164_/A2 (sg13g2_a21oi_2)
     1    0.053483    0.195458    0.265676    0.967908 v _164_/Y (sg13g2_a21oi_2)
                                                         sine_out[21] (net)
                      0.195458    0.000653    0.968561 v sine_out[21] (out)
                                              0.968561   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.968561   data arrival time
---------------------------------------------------------------------------------------------
                                              2.881439   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000084    0.702130 ^ _282_/A2 (sg13g2_a21oi_2)
     1    0.052627    0.193129    0.263769    0.965899 v _282_/Y (sg13g2_a21oi_2)
                                                         sine_out[10] (net)
                      0.193129    0.000480    0.966379 v sine_out[10] (out)
                                              0.966379   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.966379   data arrival time
---------------------------------------------------------------------------------------------
                                              2.883621   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235454 v fanout74/A (sg13g2_buf_1)
     4    0.015264    0.055673    0.094627    0.330081 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.055673    0.000032    0.330113 v _137_/B (sg13g2_nand3_1)
     5    0.021775    0.109354    0.108533    0.438647 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.109354    0.000018    0.438664 ^ _156_/B (sg13g2_nand2b_2)
     2    0.010925    0.057769    0.077711    0.516376 v _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.057769    0.000065    0.516441 v _176_/A2 (sg13g2_o21ai_1)
     1    0.052408    0.531819    0.433699    0.950140 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.531819    0.000436    0.950576 ^ sine_out[27] (out)
                                              0.950576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.950576   data arrival time
---------------------------------------------------------------------------------------------
                                              2.899424   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000007    0.687129 v _212_/B (sg13g2_nor2_2)
     2    0.059126    0.254881    0.222631    0.909760 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.254883    0.000602    0.910361 ^ sine_out[2] (out)
                                              0.910361   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.910361   data arrival time
---------------------------------------------------------------------------------------------
                                              2.939639   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235455 v fanout73/A (sg13g2_buf_4)
     8    0.034411    0.039904    0.093163    0.328618 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.039904    0.000153    0.328771 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021187    0.235424    0.216823    0.545593 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.235424    0.000085    0.545678 ^ _185_/B (sg13g2_nor2_2)
     5    0.024408    0.087795    0.129739    0.675418 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.087795    0.000106    0.675524 v _186_/A2 (sg13g2_a21oi_2)
     1    0.053471    0.239261    0.234025    0.909549 ^ _186_/Y (sg13g2_a21oi_2)
                                                         sine_out[30] (net)
                      0.239264    0.000653    0.910201 ^ sine_out[30] (out)
                                              0.910201   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.910201   data arrival time
---------------------------------------------------------------------------------------------
                                              2.939799   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout73/A (sg13g2_buf_4)
     8    0.035103    0.050538    0.112143    0.367820 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.050538    0.000135    0.367955 ^ _132_/A (sg13g2_nand2_2)
     4    0.014560    0.057920    0.068609    0.436564 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.057920    0.000035    0.436600 v _163_/A2 (sg13g2_o21ai_1)
     4    0.027927    0.298687    0.265447    0.702047 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.298687    0.000075    0.702122 ^ _276_/B (sg13g2_nor2_2)
     1    0.053170    0.146549    0.205622    0.907744 v _276_/Y (sg13g2_nor2_2)
                                                         sine_out[4] (net)
                      0.146550    0.000591    0.908336 v sine_out[4] (out)
                                              0.908336   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.908336   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941664   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000209    0.336099 v _125_/A (sg13g2_inv_2)
     3    0.013012    0.037004    0.040972    0.377071 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.037004    0.000008    0.377078 ^ fanout53/A (sg13g2_buf_4)
     8    0.034124    0.049426    0.107788    0.484866 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.049426    0.000197    0.485063 ^ _161_/A (sg13g2_nand2_2)
     3    0.018589    0.070591    0.077815    0.562878 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.070591    0.000015    0.562894 v _177_/B (sg13g2_nand2_2)
     3    0.012467    0.047794    0.060343    0.623237 ^ _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.047794    0.000011    0.623248 ^ _179_/A (sg13g2_nand2_2)
     2    0.012308    0.052333    0.062319    0.685567 v _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.052333    0.000053    0.685619 v _281_/B (sg13g2_nor2_2)
     1    0.056254    0.243320    0.209415    0.895034 ^ _281_/Y (sg13g2_nor2_2)
                                                         sine_out[8] (net)
                      0.243329    0.001231    0.896265 ^ sine_out[8] (out)
                                              0.896265   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.896265   data arrival time
---------------------------------------------------------------------------------------------
                                              2.953735   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235455 v fanout73/A (sg13g2_buf_4)
     8    0.034411    0.039904    0.093163    0.328618 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.039904    0.000153    0.328771 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021187    0.235424    0.216823    0.545593 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.235424    0.000085    0.545678 ^ _185_/B (sg13g2_nor2_2)
     5    0.024408    0.087795    0.129739    0.675418 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.087795    0.000027    0.675444 v _278_/B (sg13g2_nor2_2)
     1    0.053324    0.232342    0.217325    0.892769 ^ _278_/Y (sg13g2_nor2_2)
                                                         sine_out[6] (net)
                      0.232345    0.000623    0.893391 ^ sine_out[6] (out)
                                              0.893391   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.893391   data arrival time
---------------------------------------------------------------------------------------------
                                              2.956609   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000008    0.609788 ^ _147_/A (sg13g2_nand2_2)
     2    0.011173    0.069757    0.070391    0.680179 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069757    0.000007    0.680186 v _275_/B (sg13g2_nor2_2)
     1    0.052452    0.228368    0.206757    0.886943 ^ _275_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.228369    0.000446    0.887389 ^ sine_out[3] (out)
                                              0.887389   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.887389   data arrival time
---------------------------------------------------------------------------------------------
                                              2.962611   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000017    0.557623 v _138_/B (sg13g2_nor2_2)
     2    0.014108    0.102034    0.124513    0.682136 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.102034    0.000101    0.682237 ^ _139_/A2 (sg13g2_a21oi_2)
     1    0.053797    0.169198    0.191640    0.873876 v _139_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.169251    0.000713    0.874589 v sine_out[13] (out)
                                              0.874589   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.874589   data arrival time
---------------------------------------------------------------------------------------------
                                              2.975411   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000157    0.515119 v _168_/B (sg13g2_nor2_1)
     2    0.006615    0.087679    0.097746    0.612866 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087679    0.000009    0.612875 ^ _171_/B (sg13g2_nand2_1)
     1    0.005665    0.080003    0.078531    0.691406 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.080003    0.000004    0.691410 v _172_/B (sg13g2_nand2_2)
     1    0.053815    0.123869    0.133883    0.825293 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.123875    0.000724    0.826017 ^ sine_out[25] (out)
                                              0.826017   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.826017   data arrival time
---------------------------------------------------------------------------------------------
                                              3.023983   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002814    0.024122    0.153157    0.153706 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.024122    0.000002    0.153707 ^ fanout70/A (sg13g2_buf_2)
     5    0.022372    0.055210    0.091399    0.245106 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.055210    0.000159    0.245265 ^ fanout69/A (sg13g2_buf_4)
     8    0.032271    0.048262    0.116063    0.361328 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048262    0.000214    0.361542 ^ _125_/A (sg13g2_inv_2)
     3    0.012642    0.030230    0.040325    0.401867 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.030230    0.000008    0.401875 v fanout53/A (sg13g2_buf_4)
     8    0.033518    0.039135    0.090556    0.492431 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039135    0.000193    0.492624 v _161_/A (sg13g2_nand2_2)
     3    0.019432    0.054718    0.054540    0.547164 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.054718    0.000016    0.547180 ^ _177_/B (sg13g2_nand2_2)
     3    0.011988    0.052268    0.069934    0.617114 v _177_/Y (sg13g2_nand2_2)
                                                         _016_ (net)
                      0.052268    0.000011    0.617125 v _179_/A (sg13g2_nand2_2)
     2    0.013080    0.045229    0.048635    0.665760 ^ _179_/Y (sg13g2_nand2_2)
                                                         _018_ (net)
                      0.045229    0.000056    0.665817 ^ _180_/B (sg13g2_nand2_2)
     1    0.052591    0.164601    0.157840    0.823657 v _180_/Y (sg13g2_nand2_2)
                                                         sine_out[28] (net)
                      0.164603    0.000472    0.824129 v sine_out[28] (out)
                                              0.824129   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.824129   data arrival time
---------------------------------------------------------------------------------------------
                                              3.025871   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000157    0.515119 v _168_/B (sg13g2_nor2_1)
     2    0.006615    0.087679    0.097746    0.612866 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.087679    0.000008    0.612874 ^ _169_/B (sg13g2_nand2_1)
     1    0.005616    0.061275    0.078303    0.691177 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.061275    0.000003    0.691180 v _170_/B (sg13g2_nand2_2)
     1    0.053608    0.121804    0.123172    0.814352 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.121809    0.000682    0.815033 ^ sine_out[24] (out)
                                              0.815033   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.815033   data arrival time
---------------------------------------------------------------------------------------------
                                              3.034966   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000017    0.557623 v _138_/B (sg13g2_nor2_2)
     2    0.014108    0.102034    0.124513    0.682136 ^ _138_/Y (sg13g2_nor2_2)
                                                         _108_ (net)
                      0.102034    0.000097    0.682233 ^ _279_/B (sg13g2_nor2_2)
     1    0.052557    0.098216    0.128669    0.810902 v _279_/Y (sg13g2_nor2_2)
                                                         sine_out[7] (net)
                      0.098217    0.000463    0.811365 v sine_out[7] (out)
                                              0.811365   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.811365   data arrival time
---------------------------------------------------------------------------------------------
                                              3.038635   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000005    0.687127 v _145_/B (sg13g2_nand2_2)
     1    0.053501    0.127845    0.123472    0.810599 ^ _145_/Y (sg13g2_nand2_2)
                                                         sine_out[14] (net)
                      0.127850    0.000659    0.811258 ^ sine_out[14] (out)
                                              0.811258   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.811258   data arrival time
---------------------------------------------------------------------------------------------
                                              3.038742   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000133    0.362857 v _131_/A (sg13g2_or2_1)
     6    0.037270    0.125719    0.198336    0.561194 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.125719    0.000201    0.561395 v _280_/B1 (sg13g2_a21oi_2)
     1    0.054990    0.249219    0.248502    0.809896 ^ _280_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.249224    0.000961    0.810857 ^ sine_out[9] (out)
                                              0.810857   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.810857   data arrival time
---------------------------------------------------------------------------------------------
                                              3.039143   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000008    0.609788 ^ _147_/A (sg13g2_nand2_2)
     2    0.011173    0.069757    0.070391    0.680179 v _147_/Y (sg13g2_nand2_2)
                                                         _115_ (net)
                      0.069757    0.000008    0.680188 v _149_/B (sg13g2_nand2_2)
     1    0.054045    0.128880    0.128467    0.808655 ^ _149_/Y (sg13g2_nand2_2)
                                                         sine_out[15] (net)
                      0.128887    0.000771    0.809426 ^ sine_out[15] (out)
                                              0.809426   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.809426   data arrival time
---------------------------------------------------------------------------------------------
                                              3.040574   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000017    0.557623 v _156_/B (sg13g2_nand2b_2)
     2    0.011482    0.061375    0.076668    0.634291 ^ _156_/Y (sg13g2_nand2b_2)
                                                         _121_ (net)
                      0.061375    0.000070    0.634361 ^ _157_/A2 (sg13g2_a21oi_2)
     1    0.053955    0.168157    0.172691    0.807052 v _157_/Y (sg13g2_a21oi_2)
                                                         sine_out[18] (net)
                      0.168162    0.000749    0.807801 v sine_out[18] (out)
                                              0.807801   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.807801   data arrival time
---------------------------------------------------------------------------------------------
                                              3.042199   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000133    0.362857 v _131_/A (sg13g2_or2_1)
     6    0.037270    0.125719    0.198336    0.561194 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.125719    0.000180    0.561373 v _283_/B1 (sg13g2_a21oi_2)
     1    0.053510    0.243323    0.244365    0.805739 ^ _283_/Y (sg13g2_a21oi_2)
                                                         sine_out[11] (net)
                      0.243326    0.000660    0.806399 ^ sine_out[11] (out)
                                              0.806399   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.806399   data arrival time
---------------------------------------------------------------------------------------------
                                              3.043601   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002814    0.024122    0.153157    0.153706 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.024122    0.000002    0.153707 ^ fanout70/A (sg13g2_buf_2)
     5    0.022372    0.055210    0.091399    0.245106 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.055210    0.000159    0.245265 ^ fanout69/A (sg13g2_buf_4)
     8    0.032271    0.048262    0.116063    0.361328 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.048262    0.000214    0.361542 ^ _125_/A (sg13g2_inv_2)
     3    0.012642    0.030230    0.040325    0.401867 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.030230    0.000008    0.401875 v fanout53/A (sg13g2_buf_4)
     8    0.033518    0.039135    0.090556    0.492431 v fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.039135    0.000016    0.492447 v _152_/A (sg13g2_nor2_2)
     4    0.023874    0.114660    0.115628    0.608075 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.114660    0.000106    0.608181 ^ _165_/A2 (sg13g2_a21oi_2)
     1    0.053271    0.169208    0.195971    0.804152 v _165_/Y (sg13g2_a21oi_2)
                                                         sine_out[22] (net)
                      0.169259    0.000611    0.804763 v sine_out[22] (out)
                                              0.804763   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.804763   data arrival time
---------------------------------------------------------------------------------------------
                                              3.045237   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003957    0.028509    0.156539    0.157151 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028509    0.000001    0.157152 ^ fanout75/A (sg13g2_buf_4)
     6    0.028138    0.043607    0.098275    0.255428 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.043608    0.000250    0.255677 ^ fanout74/A (sg13g2_buf_1)
     4    0.015760    0.072182    0.103707    0.359385 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.072182    0.000034    0.359418 ^ _137_/B (sg13g2_nand3_1)
     5    0.021162    0.194844    0.198187    0.557605 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.194844    0.000015    0.557620 v _166_/A (sg13g2_nor2_1)
     1    0.006221    0.088438    0.117179    0.674799 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.088438    0.000010    0.674809 ^ _167_/B (sg13g2_nor2_2)
     1    0.053445    0.096933    0.122303    0.797112 v _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.096936    0.000643    0.797755 v sine_out[23] (out)
                                              0.797755   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.797755   data arrival time
---------------------------------------------------------------------------------------------
                                              3.052245   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    0.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003643    0.022078    0.152374    0.152986 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.022078    0.000001    0.152987 v fanout75/A (sg13g2_buf_4)
     6    0.027242    0.034365    0.082227    0.235214 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.034366    0.000240    0.235454 v fanout74/A (sg13g2_buf_1)
     4    0.015264    0.055673    0.094627    0.330081 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.055673    0.000023    0.330105 v _141_/A (sg13g2_or2_1)
     3    0.010792    0.049507    0.135094    0.465198 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.049507    0.000012    0.465211 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007999    0.117663    0.120240    0.585450 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.117663    0.000036    0.585487 ^ _174_/B (sg13g2_nand2_1)
     1    0.006104    0.057188    0.088645    0.674131 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.057188    0.000013    0.674145 v _175_/B (sg13g2_nand2_2)
     1    0.053468    0.121162    0.120720    0.794864 ^ _175_/Y (sg13g2_nand2_2)
                                                         sine_out[26] (net)
                      0.121167    0.000641    0.795506 ^ sine_out[26] (out)
                                              0.795506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.795506   data arrival time
---------------------------------------------------------------------------------------------
                                              3.054495   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000105    0.362830 v _130_/A (sg13g2_nor2_1)
     2    0.008914    0.093818    0.096064    0.458895 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.093818    0.000010    0.458905 ^ _136_/B (sg13g2_nand2b_2)
     4    0.024934    0.094293    0.111037    0.569942 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.094293    0.000091    0.570032 v _277_/A (sg13g2_nor2_2)
     1    0.053654    0.233027    0.224290    0.794322 ^ _277_/Y (sg13g2_nor2_2)
                                                         sine_out[5] (net)
                      0.233030    0.000690    0.795012 ^ sine_out[5] (out)
                                              0.795012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.795012   data arrival time
---------------------------------------------------------------------------------------------
                                              3.054988   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000209    0.336099 v _125_/A (sg13g2_inv_2)
     3    0.013012    0.037004    0.040972    0.377071 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.037004    0.000008    0.377078 ^ fanout53/A (sg13g2_buf_4)
     8    0.034124    0.049426    0.107788    0.484866 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.049426    0.000197    0.485063 ^ _161_/A (sg13g2_nand2_2)
     3    0.018589    0.070591    0.077815    0.562878 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.070591    0.000021    0.562899 v _162_/A2 (sg13g2_a21oi_2)
     1    0.053515    0.239477    0.226837    0.789736 ^ _162_/Y (sg13g2_a21oi_2)
                                                         sine_out[20] (net)
                      0.239479    0.000655    0.790390 ^ sine_out[20] (out)
                                              0.790390   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.790390   data arrival time
---------------------------------------------------------------------------------------------
                                              3.059610   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000098    0.515061 v _148_/A2 (sg13g2_a21oi_2)
     1    0.053396    0.239866    0.242522    0.757583 ^ _148_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.239868    0.000636    0.758218 ^ sine_out[16] (out)
                                              0.758218   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.758218   data arrival time
---------------------------------------------------------------------------------------------
                                              3.091782   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038025    0.000170    0.336060 v _158_/A (sg13g2_nor2_1)
     3    0.009926    0.101979    0.100769    0.436829 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.101979    0.000007    0.436836 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.005652    0.068748    0.095435    0.532272 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.068748    0.000004    0.532276 v _160_/B (sg13g2_nor2_2)
     1    0.055130    0.239151    0.213744    0.746020 ^ _160_/Y (sg13g2_nor2_2)
                                                         sine_out[19] (net)
                      0.239156    0.000971    0.746991 ^ sine_out[19] (out)
                                              0.746991   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.746991   data arrival time
---------------------------------------------------------------------------------------------
                                              3.103009   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    0.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.005709    0.026990    0.157187    0.157555 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026990    0.000020    0.157575 v fanout61/A (sg13g2_buf_1)
     4    0.017528    0.062442    0.096950    0.254525 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.062442    0.000199    0.254724 v fanout60/A (sg13g2_buf_4)
     8    0.036166    0.041866    0.108000    0.362725 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.041866    0.000105    0.362830 v _130_/A (sg13g2_nor2_1)
     2    0.008914    0.093818    0.096064    0.458895 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.093818    0.000004    0.458898 ^ _284_/A (sg13g2_and2_2)
     1    0.054063    0.120748    0.205551    0.664449 ^ _284_/X (sg13g2_and2_2)
                                                         sine_out[12] (net)
                      0.120750    0.000763    0.665212 ^ sine_out[12] (out)
                                              0.665212   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.665212   data arrival time
---------------------------------------------------------------------------------------------
                                              3.184788   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081478    0.170795    0.278992    0.279656 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170795    0.000201    0.279857 ^ _127_/A (sg13g2_inv_8)
     1    0.054276    0.050655    0.069936    0.349793 v _127_/Y (sg13g2_inv_8)
                                                         signB (net)
                      0.050692    0.000803    0.350596 v signB (out)
                                              0.350596   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.350596   data arrival time
---------------------------------------------------------------------------------------------
                                              3.499404   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000007    0.687129 v _212_/B (sg13g2_nor2_2)
     2    0.059126    0.254881    0.222631    0.909760 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.254881    0.000044    0.909804 ^ _213_/C (sg13g2_nand3_1)
     2    0.008910    0.115902    0.169140    1.078943 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115902    0.000012    1.078956 v _214_/B (sg13g2_xnor2_1)
     1    0.001971    0.047607    0.113217    1.192173 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047607    0.000004    1.192176 v _300_/D (sg13g2_dfrbpq_2)
                                              1.192176   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    5.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850664   clock uncertainty
                                  0.000000    4.850664   clock reconvergence pessimism
                                 -0.127334    4.723330   library setup time
                                              4.723330   data required time
---------------------------------------------------------------------------------------------
                                              4.723330   data required time
                                             -1.192176   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531154   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    0.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002727    0.019452    0.150072    0.150621 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019452    0.000001    0.150623 v fanout70/A (sg13g2_buf_2)
     5    0.021587    0.044677    0.089019    0.239641 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044677    0.000152    0.239793 v fanout69/A (sg13g2_buf_4)
     8    0.031483    0.038025    0.096097    0.335890 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.038026    0.000224    0.336114 v _142_/B (sg13g2_or2_1)
     7    0.032060    0.110289    0.178849    0.514963 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.110289    0.000082    0.515044 v _143_/B (sg13g2_nor2_2)
     2    0.011904    0.080674    0.094736    0.609780 ^ _143_/Y (sg13g2_nor2_2)
                                                         _112_ (net)
                      0.080674    0.000007    0.609788 ^ _144_/B (sg13g2_nand2_2)
     2    0.011333    0.062062    0.077335    0.687122 v _144_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.062062    0.000007    0.687129 v _212_/B (sg13g2_nor2_2)
     2    0.059126    0.254881    0.222631    0.909760 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.254881    0.000044    0.909804 ^ _213_/C (sg13g2_nand3_1)
     2    0.008910    0.115902    0.169140    1.078943 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115902    0.000003    1.078946 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003436    0.072435    0.064333    1.143279 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.072435    0.000006    1.143286 ^ _219_/A (sg13g2_inv_1)
     1    0.001999    0.023395    0.036678    1.179963 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.023395    0.000004    1.179967 v _301_/D (sg13g2_dfrbpq_1)
                                              1.179967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    5.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850633   clock uncertainty
                                  0.000000    4.850633   clock reconvergence pessimism
                                 -0.118635    4.731998   library setup time
                                              4.731998   data required time
---------------------------------------------------------------------------------------------
                                              4.731998   data required time
                                             -1.179967   data arrival time
---------------------------------------------------------------------------------------------
                                              3.552032   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001327    0.000664    0.000664 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.081478    0.170795    0.278992    0.279656 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.170795    0.000632    0.280288 ^ sign (out)
                                              0.280288   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.280288   data arrival time
---------------------------------------------------------------------------------------------
                                              3.569712   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000050    0.636895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009278    0.132047    0.154009    0.790904 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132047    0.000025    0.790929 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008794    0.082451    0.119192    0.910121 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082451    0.000014    0.910135 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005811    0.101179    0.117565    1.027699 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.101179    0.000003    1.027703 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001694    0.054784    0.107304    1.135007 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.054784    0.000002    1.135008 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.135008   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000706    0.000353    5.000353 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850353   clock uncertainty
                                  0.000000    4.850353   clock reconvergence pessimism
                                 -0.126883    4.723470   library setup time
                                              4.723470   data required time
---------------------------------------------------------------------------------------------
                                              4.723470   data required time
                                             -1.135008   data arrival time
---------------------------------------------------------------------------------------------
                                              3.588462   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000050    0.636895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009278    0.132047    0.154009    0.790904 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132047    0.000025    0.790929 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.008794    0.082451    0.119192    0.910121 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082451    0.000016    0.910137 v _208_/B (sg13g2_xor2_1)
     1    0.001670    0.047629    0.108372    1.018509 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047629    0.000001    1.018511 v _298_/D (sg13g2_dfrbpq_1)
                                              1.018511   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000738    0.000369    5.000369 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850368   clock uncertainty
                                  0.000000    4.850368   clock reconvergence pessimism
                                 -0.127492    4.722877   library setup time
                                              4.722877   data required time
---------------------------------------------------------------------------------------------
                                              4.722877   data required time
                                             -1.018511   data arrival time
---------------------------------------------------------------------------------------------
                                              3.704366   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000050    0.636895 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009278    0.132047    0.154009    0.790904 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.132047    0.000024    0.790928 ^ _204_/B (sg13g2_xor2_1)
     1    0.001533    0.047481    0.119035    0.909963 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.047481    0.000000    0.909963 ^ _297_/D (sg13g2_dfrbpq_2)
                                              0.909963   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.000846    0.000423    5.000423 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.850423   clock uncertainty
                                  0.000000    4.850423   clock reconvergence pessimism
                                 -0.124330    4.726093   library setup time
                                              4.726093   data required time
---------------------------------------------------------------------------------------------
                                              4.726093   data required time
                                             -0.909963   data arrival time
---------------------------------------------------------------------------------------------
                                              3.816130   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000013    0.508922 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010714    0.094722    0.127923    0.636845 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.094722    0.000045    0.636891 v _200_/A (sg13g2_xor2_1)
     1    0.002066    0.049950    0.118860    0.755751 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.049950    0.000004    0.755755 v _296_/D (sg13g2_dfrbpq_1)
                                              0.755755   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001099    0.000549    5.000549 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850549   clock uncertainty
                                  0.000000    4.850549   clock reconvergence pessimism
                                 -0.128236    4.722314   library setup time
                                              4.722314   data required time
---------------------------------------------------------------------------------------------
                                              4.722314   data required time
                                             -0.755755   data arrival time
---------------------------------------------------------------------------------------------
                                              3.966559   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008709    0.072173    0.086488    0.368894 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072173    0.000002    0.368896 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009472    0.133698    0.140013    0.508909 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133698    0.000015    0.508924 ^ _196_/A (sg13g2_xor2_1)
     1    0.001672    0.051805    0.124626    0.633551 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.051805    0.000001    0.633552 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.633552   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001187    0.000593    5.000593 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850594   clock uncertainty
                                  0.000000    4.850594   clock reconvergence pessimism
                                 -0.125840    4.724753   library setup time
                                              4.724753   data required time
---------------------------------------------------------------------------------------------
                                              4.724753   data required time
                                             -0.633552   data arrival time
---------------------------------------------------------------------------------------------
                                              4.091201   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001266    0.000633    0.000633 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008243    0.044958    0.169019    0.169652 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044958    0.000011    0.169663 ^ fanout54/A (sg13g2_buf_4)
     8    0.034729    0.050227    0.112568    0.282231 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050227    0.000175    0.282406 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009126    0.108289    0.108021    0.390428 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.108289    0.000006    0.390434 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002009    0.062255    0.106640    0.497073 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.062255    0.000004    0.497077 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.497077   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001223    0.000612    5.000612 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850612   clock uncertainty
                                  0.000000    4.850612   clock reconvergence pessimism
                                 -0.129244    4.721367   library setup time
                                              4.721367   data required time
---------------------------------------------------------------------------------------------
                                              4.721367   data required time
                                             -0.497077   data arrival time
---------------------------------------------------------------------------------------------
                                              4.224290   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.038696    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    0.000652 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.008030    0.044137    0.168415    0.169067 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.044137    0.000004    0.169071 ^ fanout76/A (sg13g2_buf_4)
     8    0.038017    0.053278    0.114837    0.283908 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.053278    0.000102    0.284010 ^ _128_/A (sg13g2_inv_2)
     5    0.021599    0.044248    0.054932    0.338943 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044248    0.000001    0.338944 v _293_/D (sg13g2_dfrbpq_1)
                                              0.338944   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.038696    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001303    0.000652    5.000652 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.850652   clock uncertainty
                                  0.000000    4.850652   clock reconvergence pessimism
                                 -0.126131    4.724521   library setup time
                                              4.724521   data required time
---------------------------------------------------------------------------------------------
                                              4.724521   data required time
                                             -0.338944   data arrival time
---------------------------------------------------------------------------------------------
                                              4.385577   slack (MET)



