#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jun 26 18:35:04 2024
# Process ID: 911573
# Current directory: /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1
# Command line: vivado -log gtwizard_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0.tcl
# Log file: /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1/gtwizard_0.vds
# Journal file: /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1/vivado.jou
# Running On        :OSUTeststand2
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8500T CPU @ 2.10GHz
# CPU Frequency     :3199.974 MHz
# CPU Physical cores:6
# CPU Logical cores :6
# Host memory       :16584 MB
# Swap memory       :4294 MB
# Total Virtual     :20879 MB
# Available Virtual :7910 MB
#-----------------------------------------------------------
source gtwizard_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1375.160 ; gain = 0.027 ; free physical = 3884 ; free virtual = 6511
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: gtwizard_0
Command: synth_design -top gtwizard_0 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Device 21-9227] Part: xc7k325tffg900-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 914964
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2181.574 ; gain = 412.652 ; free physical = 617 ; free virtual = 3298
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_init' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.v:70]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_multi_gt' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_GT' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:51550]
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:51550]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_GT' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.v:71]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_cpll_railing' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2199]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_cpll_railing' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v:68]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_multi_gt' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v:69]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_TX_STARTUP_FSM' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_sync_block' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
INFO: [Synth 8-6157] synthesizing module 'FD' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40773]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:40773]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_sync_block' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v:78]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_TX_STARTUP_FSM' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:94]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_0_RX_STARTUP_FSM' [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_RX_STARTUP_FSM' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:94]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0_init' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.v:70]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_0' (0#1) [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0.v:70]
WARNING: [Synth 8-6014] Unused sequential element tx_fsm_reset_done_int_s3_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:299]
WARNING: [Synth 8-6014] Unused sequential element wait_bypass_count_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v:349]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:352]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v:549]
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module gtwizard_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port CPLLREFCLKLOST in module gtwizard_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module gtwizard_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2278.512 ; gain = 509.590 ; free physical = 397 ; free virtual = 3098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.355 ; gain = 524.434 ; free physical = 397 ; free virtual = 3097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.355 ; gain = 524.434 ; free physical = 397 ; free virtual = 3097
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2299.293 ; gain = 0.000 ; free physical = 350 ; free virtual = 3050
INFO: [Netlist 29-17] Analyzing 720 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'inst'
Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2455.113 ; gain = 0.000 ; free physical = 342 ; free virtual = 2934
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 720 instances were transformed.
  FD => FDRE: 720 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2455.113 ; gain = 0.000 ; free physical = 331 ; free virtual = 2922
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 230 ; free virtual = 2517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 233 ; free virtual = 2518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 249 ; free virtual = 2518
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtwizard_0_TX_STARTUP_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gtwizard_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtwizard_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gtwizard_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 234 ; free virtual = 2453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 48    
	   2 Input    2 Bit       Adders := 8     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 48    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 352   
+---Muxes : 
	  10 Input    4 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 80    
	  11 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 144   
	  10 Input    1 Bit        Muxes := 136   
	  11 Input    1 Bit        Muxes := 152   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module gtwizard_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port CPLLREFCLKLOST in module gtwizard_0_RX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLLREFCLKLOST in module gtwizard_0_TX_STARTUP_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt0_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt1_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt2_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt3_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt4_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt5_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt6_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_cpllreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_rxuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_gtrxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_gttxreset_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port gt7_txuserrdy_in in module gtwizard_0_init is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (sync_run_phase_alignment_int/data_sync_reg1) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_run_phase_alignment_int/data_sync_reg2) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_run_phase_alignment_int/data_sync_reg3) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_run_phase_alignment_int/data_sync_reg4) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_run_phase_alignment_int/data_sync_reg5) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_run_phase_alignment_int/data_sync_reg6) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_tx_fsm_reset_done_int/data_sync_reg1) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_tx_fsm_reset_done_int/data_sync_reg2) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_tx_fsm_reset_done_int/data_sync_reg3) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_tx_fsm_reset_done_int/data_sync_reg4) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_tx_fsm_reset_done_int/data_sync_reg5) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_tx_fsm_reset_done_int/data_sync_reg6) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_time_out_wait_bypass/data_sync_reg1) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_time_out_wait_bypass/data_sync_reg2) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_time_out_wait_bypass/data_sync_reg3) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_time_out_wait_bypass/data_sync_reg4) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_time_out_wait_bypass/data_sync_reg5) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_time_out_wait_bypass/data_sync_reg6) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg1) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg2) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg3) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg4) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg5) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg6) is unused and will be removed from module gtwizard_0_TX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg1) is unused and will be removed from module gtwizard_0_RX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg2) is unused and will be removed from module gtwizard_0_RX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg3) is unused and will be removed from module gtwizard_0_RX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg4) is unused and will be removed from module gtwizard_0_RX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg5) is unused and will be removed from module gtwizard_0_RX_STARTUP_FSM.
WARNING: [Synth 8-3332] Sequential element (sync_qplllock/data_sync_reg6) is unused and will be removed from module gtwizard_0_RX_STARTUP_FSM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 251 ; free virtual = 2387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 232 ; free virtual = 2375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 209 ; free virtual = 2377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 214 ; free virtual = 2380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 507 ; free virtual = 2653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 507 ; free virtual = 2653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 510 ; free virtual = 2656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 510 ; free virtual = 2656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 502 ; free virtual = 2653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 501 ; free virtual = 2652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|gtwizard_0_init | gtwizard_0_i/cpll_railing0_i/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+----------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFH          |     1|
|2     |CARRY4        |   304|
|3     |GTXE2_CHANNEL |     8|
|4     |LUT1          |   352|
|5     |LUT2          |   128|
|6     |LUT3          |   120|
|7     |LUT4          |   336|
|8     |LUT5          |   552|
|9     |LUT6          |   480|
|10    |SRLC32E       |     7|
|11    |FD            |   480|
|12    |FDCE          |   144|
|13    |FDRE          |  1490|
|14    |FDSE          |   112|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.113 ; gain = 686.191 ; free physical = 501 ; free virtual = 2652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2455.113 ; gain = 524.434 ; free physical = 500 ; free virtual = 2651
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2455.121 ; gain = 686.191 ; free physical = 500 ; free virtual = 2651
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2455.121 ; gain = 0.000 ; free physical = 803 ; free virtual = 2954
INFO: [Netlist 29-17] Analyzing 784 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.121 ; gain = 0.000 ; free physical = 805 ; free virtual = 2952
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 480 instances were transformed.
  FD => FDRE: 480 instances

Synth Design complete | Checksum: b2710d9c
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2471.121 ; gain = 1092.992 ; free physical = 802 ; free virtual = 2951
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1807.428; main = 1483.872; forked = 344.289
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3492.590; main = 2471.125; forked = 1037.473
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 800 ; free virtual = 2950
INFO: [Common 17-1381] The checkpoint '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1/gtwizard_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP gtwizard_0, cache-ID = 1d944b28bcc49a54
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 780 ; free virtual = 2937
INFO: [Common 17-1381] The checkpoint '/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.runs/gtwizard_0_synth_1/gtwizard_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file gtwizard_0_utilization_synth.rpt -pb gtwizard_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 26 18:36:17 2024...
