Running: C:\Users\DELL\Music\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ic/SPI/SPIMaster_Test_isim_beh.exe -prj E:/ic/SPI/SPIMaster_Test_beh.prj work.SPIMaster_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ic/SPI/SPI_Master.v" into library work
WARNING:HDLCompiler:751 - "E:/ic/SPI/SPI_Master.v" Line 17: Redeclaration of ansi port sclk is not allowed
WARNING:HDLCompiler:751 - "E:/ic/SPI/SPI_Master.v" Line 20: Redeclaration of ansi port mastershift is not allowed
WARNING:HDLCompiler:751 - "E:/ic/SPI/SPI_Master.v" Line 21: Redeclaration of ansi port slaveshift is not allowed
WARNING:HDLCompiler:751 - "E:/ic/SPI/SPI_Master.v" Line 23: Redeclaration of ansi port miso is not allowed
WARNING:HDLCompiler:751 - "E:/ic/SPI/SPI_Master.v" Line 24: Redeclaration of ansi port mosi is not allowed
Analyzing Verilog file "E:/ic/SPI/SPIMaster_Test.v" into library work
Analyzing Verilog file "C:/Users/DELL/Music/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module SPI_Master
Compiling module SPIMaster_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/ic/SPI/SPIMaster_Test_isim_beh.exe
Fuse Memory Usage: 28116 KB
Fuse CPU Usage: 358 ms
