# â›ï¸ Virtuoso-Design-Project
### SoC Design Term Project [ 3-Stage Amplifier ]

------
## ðŸ“„ Circuit Definition
> - Voltage gain : at least 30dB
> - Supply Voltage : 1.2V
> - Current consumption : 20mA
> - Phase : 180Â°
> - 3dB Bandwidth > 500 Mhz with 1pF Loading capacitor
> - Input impedance : 30â„¦ to 70â„¦
> - Output impedance : 80â„¦ to 120â„¦
> - Can't use Ideal element (res, cap)
> - Can use Real element (rppolywo, mimcap)

------
## 1ï¸âƒ£ Schematic
> ## Circuit Design (Before PEX)
>![schematic](picture/schematic.png)
>>![sch_gain](picture/all_gain.png)
>>![sch_input_resist](picture/input.png)
>>![sch_output_resist](picture/output.png)

------
## 2ï¸âƒ£ Layout
> ## Layout Design
>![layout](picture/layout.png)
>![cs_layout](picture/cs_layout.png)

------
## 3ï¸âƒ£ PEX
> ## Circuit Design (After PEX)
>![pex_sch](picture/PEX_sch.png)

------