# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab_2.srcs/sim_1/new/task2_tb.vhd"
vhdl xil_defaultlib  "../../../lab_2.srcs/sources_1/new/eight_bit.vhd"

# Do not sort compile order
nosort
