# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_op
.inputs a[0] a[1] a[2] b[0] b[1] b[2] c[0] c[1] c[2] sel[0] sel[1]
.outputs out[0] out[1] out[2]
.subckt $reduce_or A[0]=out_$pmux_Y_S_2 A[1]=out_$pmux_Y_S_1 A[2]=out_$pmux_Y_S Y=$auto$rtlil.cc:2131:ReduceOr$14
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000011
.param Y_WIDTH 00000000000000000000000000000001
.subckt $not A=$auto$rtlil.cc:2131:ReduceOr$14 Y=$auto$rtlil.cc:2127:Not$16
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $or A=out_$pmux_Y_S_1 B=out_$pmux_Y_S_2 Y=$auto$rtlil.cc:2158:Or$22
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $mux A[0]=b[0] A[1]=b[1] A[2]=b[2] B[0]=c[0] B[1]=c[1] B[2]=c[2] S=out_$pmux_Y_S_2 Y[0]=$auto$rtlil.cc:2224:Mux$18[0] Y[1]=$auto$rtlil.cc:2224:Mux$18[1] Y[2]=$auto$rtlil.cc:2224:Mux$18[2]
.param WIDTH 00000000000000000000000000000011
.subckt $mux A[0]=$false A[1]=$false A[2]=$false B[0]=a[0] B[1]=a[1] B[2]=a[2] S=out_$pmux_Y_S Y[0]=$auto$rtlil.cc:2224:Mux$20[0] Y[1]=$auto$rtlil.cc:2224:Mux$20[1] Y[2]=$auto$rtlil.cc:2224:Mux$20[2]
.param WIDTH 00000000000000000000000000000011
.subckt $mux A[0]=$auto$rtlil.cc:2224:Mux$20[0] A[1]=$auto$rtlil.cc:2224:Mux$20[1] A[2]=$auto$rtlil.cc:2224:Mux$20[2] B[0]=$auto$rtlil.cc:2224:Mux$18[0] B[1]=$auto$rtlil.cc:2224:Mux$18[1] B[2]=$auto$rtlil.cc:2224:Mux$18[2] S=$auto$rtlil.cc:2158:Or$22 Y[0]=$auto$rtlil.cc:2224:Mux$24[0] Y[1]=$auto$rtlil.cc:2224:Mux$24[1] Y[2]=$auto$rtlil.cc:2224:Mux$24[2]
.param WIDTH 00000000000000000000000000000011
.subckt $logic_not A[0]=sel[0] A[1]=sel[1] Y=out_$pmux_Y_S
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=sel[0] A[1]=sel[1] B[0]=$true B[1]=$false Y=out_$pmux_Y_S_1
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.subckt $eq A[0]=sel[0] A[1]=sel[1] B[0]=$false B[1]=$true Y=out_$pmux_Y_S_2
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000001
.names $auto$rtlil.cc:2224:Mux$24[0] out[0]
1 1
.names $auto$rtlil.cc:2224:Mux$24[1] out[1]
1 1
.names $auto$rtlil.cc:2224:Mux$24[2] out[2]
1 1
.end
