LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY MUX_HORA IS
	PORT (CASO: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
	
		T0,T1,T2,T3,T4,T5: OUT STD_LOGIC_VECTOR (4 DOWNTO 0));
		
		END MUX_HORA;
		
ARCHITECTURE RTL OF MUX_HORA IS
	BEGIN
		PROCESS(CASO)
			BEGIN
				CASE CASO IS
					WHEN "000" => T1 <= "00101";
									  T2 <= "01010";
									  T3 <= "10000";
									  T4 <= "10101";
									  T5 <= "11010";
									  T6 <= "11111";
									  
					WHEN "001" => T1 <= "01001";
									  T2 <= "01110";
									  T3 <= "10011";
									  T4 <= "11000";
									  T5 <= "11010";
									  T6 <= "11111";
					
					WHEN "010" => T1 <= "01000";
									  T2 <= "01101";
									  T3 <= "10001";
									  T4 <= "11000";
									  T5 <= "11011";
									  T6 <= "11111";
									  
					WHEN "011" => T1 <= "00111";
									  T2 <= "01011";
									  T3 <= "01111";
									  T4 <= "10111";
									  T5 <= "11011";
									  T6 <= "11111";
					
					WHEN "100" => T1 <= "00111";
									  T2 <= "01010";
									  T3 <= "11101";
									  T4 <= "10111";
									  T5 <= "11100";
									  T6 <= "11111";
					WHEN OTHERS => NULL;
					
				END CASE;
			END PROCESS;
		END RTL;
					