{"vcs1":{"timestamp_begin":1750454063.752965691, "rt":1.00, "ut":0.41, "st":0.11}}
{"vcselab":{"timestamp_begin":1750454064.852130449, "rt":0.75, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1750454065.673030592, "rt":0.19, "ut":0.12, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750454063.325568148}
{"VCS_COMP_START_TIME": 1750454063.325568148}
{"VCS_COMP_END_TIME": 1750454068.261986230}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2552107}}
{"stitch_vcselab": {"peak_mem": 2552166}}
