Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 24 22:02:55 2024
| Host         : Yeshvanth-Workstation running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ARM_MCU_wrapper_control_sets_placed.rpt
| Design       : ARM_MCU_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   269 |
| Unused register locations in slices containing registers |   646 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           26 |
|      4 |           12 |
|      6 |            8 |
|      8 |           30 |
|     10 |           17 |
|     12 |           25 |
|     14 |            5 |
|    16+ |          146 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             308 |           60 |
| No           | No                    | Yes                    |             856 |          301 |
| No           | Yes                   | No                     |             450 |           92 |
| Yes          | No                    | No                     |            2674 |          637 |
| Yes          | No                    | Yes                    |            2514 |          696 |
| Yes          | Yes                   | No                     |             616 |          100 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                             Enable Signal                                                                            |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TCK_IBUF_BUFG                                      |                                                                                                                                                                      |                                                                                                                                                |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                      |                                                                                                                                                |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/fsr_min_reg[0]_0[0]                                        | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                1 |              2 |
|  TCK_IBUF_BUFG                                      |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                  |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push |                                                                                                                                                |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[1]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/irq_en_reg_reg[15][0]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                1 |              2 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrEn                                                                           | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push |                                                                                                                                                |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ccr_unalign_trp_reg                                                     | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/airc_we                                                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                               |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                     |                                                                                                                                                |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push     |                                                                                                                                                |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][0]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                       |                                                                                                                                                |                1 |              2 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/p_15_in                                                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                    |                                                                                                                                                |                1 |              2 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn                                                                               | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][0]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                               |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][1]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][1]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                               |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push |                                                                                                                                                |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][2]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                1 |              2 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn                                                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][2]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_sysresetreq_i_3_n_0                               |                1 |              2 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                          | ARM_MCU_i/Reset_and_Clocks/Peripheral_Reset_AND/Res[0]                                                                                         |                2 |              4 |
| ~TCK_IBUF_BUFG                                      |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DBGDOReg_reg_0                                                  |                2 |              4 |
|  TCK_IBUF_BUFG                                      |                                                                                                                                                                      | ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/mb_reset                                                                                          |                1 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                  |                                                                                                                                                |                1 |              4 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APselEn                                                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                1 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_we                                                       |                                                                                                                                                |                1 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][2]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                2 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push     |                                                                                                                                                |                1 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[0]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                2 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[2]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                1 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[3]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                1 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__0_n_0                                    |                                                                                                                                                |                1 |              4 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][1]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                3 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ccr_unalign_trp_reg                                                     | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                1 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][1]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                3 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/airc_we                                                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                3 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[1]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                2 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][0]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                2 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][0]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                2 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/fsr_min_reg[0]_0[0]                                        | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                3 |              6 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                       |                                                                                                                                                |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state[3]_i_1_n_0                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[8]                                                                  |                                                                                                                                                |                3 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/str_stat_ex_reg[2][0]                                        | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                3 |              8 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGirEn                                                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr[3]_i_2_n_0                            |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                           | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]             |                2 |              8 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsirEn                                                                           | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr[3]_i_2_n_0                            |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/vto_tbloff_reg[24][2]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                3 |              8 |
|  TCK_IBUF_BUFG                                      |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_sequential_JTAGcurr[3]_i_2_n_0                            |                1 |              8 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn                                                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/nxt_instr_lsu_ctl_ex[0]                                                     |                                                                                                                                                |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                               | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]             |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                           | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]             |                3 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_ici_remaining_ex[3]_i_1_n_0                              |                                                                                                                                                |                2 |              8 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn                                                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                3 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0      |                                                                                                                                                |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[1]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                3 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                  |                                                                                                                                                |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                           | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]             |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                | ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                    | ARM_MCU_i/Reset_and_Clocks/Peripheral_Reset_AND/Res[0]                                                                                         |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                        | ARM_MCU_i/Reset_and_Clocks/Peripheral_Reset_AND/Res[0]                                                                                         |                3 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/iWSTRB[3]_i_1_n_0                                                                                      | ARM_MCU_i/Reset_and_Clocks/util_vector_logic_2/Res[0]                                                                                          |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                     | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                     |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_c_AhbSToAxi/uA11AhbLiteMToAxi/iWSTRB[3]_i_1__0_n_0                                                                                   | ARM_MCU_i/Reset_and_Clocks/util_vector_logic_2/Res[0]                                                                                          |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                  |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                  |                1 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/p_53_in                                                    | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                4 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_sequential_state[3]_i_1_n_0                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                               | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]             |                2 |              8 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_nxt_isr_we                                                               | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                5 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/data_valid_reg_0                                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                4 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/DAPCLKEN                                                                                     | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                2 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_lr_exit_code_ex_reg[4]_0[0]                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                1 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/pend_state_reg[24]_0[0]                                                       | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                2 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/slv_state_enable                                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                3 |             10 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn                                                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                2 |             10 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCntEn                                                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                2 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                3 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/EXT_LPF/lpf_int                                                                                   |                2 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/Reset_and_Clocks/System_Reset/U0/EXT_LPF/lpf_int                                                                                     |                3 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                4 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/demc_vc_chkerr_reg                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                5 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/flags_ex_reg[4][0]                                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                5 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                3 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_we                                         | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                4 |             10 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_valid_ex                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                4 |             10 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/p_15_in                                                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                2 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/Reset_and_Clocks/System_Reset/U0/SEQ/seq_cnt_en                                                                                                            | ARM_MCU_i/Reset_and_Clocks/System_Reset/U0/SEQ/SEQ_COUNTER/clear                                                                               |                1 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/addr_reg_reg[5][0]                                                                | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/E[0]                                                                                | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                5 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[9]                                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/it_skid_ex_reg[5][0]                                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                1 |             12 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn                                                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[3]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[2]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                 |                4 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                        |                4 |             12 |
|  TCK_IBUF_BUFG                                      |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                4 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/mm_bf_far_reg[24]_0[0]                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                              | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                            |                2 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                2 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                              | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                            |                1 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_we                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mcyc_state_we                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                6 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/fpb_trans_reg_we                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/SEQ/seq_cnt_en                                                                                                          | ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/SEQ/SEQ_COUNTER/clear                                                                             |                1 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_status_we                                     | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                                     | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                6 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                2 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/clz_res_reg_we                                               |                                                                                                                                                |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/div_cnt_we                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                3 |             12 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_ex_br_imm_ex_reg[0][0]                         | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                6 |             14 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                2 |             14 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                  | ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                            |                2 |             14 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/ppb_sel_data_we                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                5 |             14 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/dap_en_reg_reg                                                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                3 |             14 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[2]                                          |                                                                                                                                                |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[0]                                          |                                                                                                                                                |                5 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[1]                                          |                                                                                                                                                |                6 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata0_we                                                |                                                                                                                                                |                8 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata1_we                                                |                                                                                                                                                |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata3_we                                                |                                                                                                                                                |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/data_valid_reg[0]                                        | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                6 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_trans_state_we                                                | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                5 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_we                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                6 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/p_107_in                                                     | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/it_reg_ex_reg[7][0]                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                6 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                              | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                    |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[1]                                                   |                                                                                                                                                |                5 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[0]                                                   |                                                                                                                                                |                6 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[2]                                                   |                                                                                                                                                |                5 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/dbg_dcrd_reg[24]_0[3]                                                   |                                                                                                                                                |                5 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/opt_dcrs_regsel_reg[0]_0[0]                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[0]                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                8 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[2]                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                6 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[1]                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/data_valid_reg[0]                                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/E[0]                                                                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                2 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg022_out                                                                                                |                                                                                                                                                |                4 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg020_out                                                                                                |                                                                                                                                                |                4 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg018_out                                                                                                |                                                                                                                                                |                4 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg0                                                                                                      |                                                                                                                                                |                4 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg0                                                                                                      |                                                                                                                                                |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg022_out                                                                                                |                                                                                                                                                |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg018_out                                                                                                |                                                                                                                                                |                7 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg020_out                                                                                                |                                                                                                                                                |                5 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                            | ARM_MCU_i/Reset_and_Clocks/Peripheral_Reset_AND/Res[0]                                                                                         |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                     |                                                                                                                                                |                1 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                           |                                                                                                                                                |                1 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                         | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                            |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                          |                                                                                                                                                |                2 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                          |                                                                                                                                                |                2 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                    |                                                                                                                                                |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                     |                                                                                                                                                |                2 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                       |                                                                                                                                                |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                       |                                                                                                                                                |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_we                                                |                                                                                                                                                |                5 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[3]                                          |                                                                                                                                                |                3 |             16 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                             |                4 |             18 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/fsr_min_reg[0]_0[0]                                        | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |                6 |             18 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_curr_isr_reg[8][0]                                       | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                3 |             18 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/mb_reset                                                                                          |                7 |             18 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/lsu_flag_wr_ex                                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                6 |             18 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                     |                                                                                                                                                |                3 |             18 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APselEn                                                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                6 |             20 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Contdetect_i_1_n_0                                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                4 |             20 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                             |                3 |             20 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsm_baseinlist_ex_reg_0[0]                     | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                9 |             20 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/lsu_isld_wr_reg[0]                                               | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                8 |             20 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_we                                                               | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |                8 |             20 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                     |                                                                                                                                                |                5 |             22 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                              |                                                                                                                                                |                6 |             22 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                     |                                                                                                                                                |                3 |             22 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                   |                                                                                                                                                |                3 |             22 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/sp_offset_sel_ex_reg[1]_0[0]                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                5 |             24 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn                                                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                6 |             24 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we                                                   |                                                                                                                                                |                6 |             24 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn                                                                           | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                4 |             24 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn                                                                               | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                3 |             24 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntEn                                                                            | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |                3 |             24 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_immed_we                                       |                                                                                                                                                |               12 |             26 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_wr_d_addr_erly_ex_reg[0]_0                                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               13 |             26 |
|  TCK_IBUF_BUFG                                      |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0                                             |                5 |             26 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_we                                                               | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |               11 |             28 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/irq_en_reg_reg[15][0]                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |               11 |             30 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_rf_rd_c_addr_ex_reg[0]_0[0]                    | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                9 |             32 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/NewAddr                                                          | ARM_MCU_i/Reset_and_Clocks/util_vector_logic_2/Res[0]                                                                                          |                7 |             32 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we_reg[3]_2[0]                                               | ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/mb_reset                                                                                          |                8 |             34 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                            |                4 |             34 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                            |                4 |             34 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/buf_we_reg[3]_1[0]                                               | ARM_MCU_i/Reset_and_Clocks/External_Reset/U0/mb_reset                                                                                          |                7 |             34 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_en                                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |               10 |             36 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/apb_paddr_reg[19][0]                                         | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                5 |             36 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_immed_we                                       | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_immed_ex_reg[31]_0       |               13 |             38 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/dap_tra_reg_reg[12][0]                                                              |                                                                                                                                                |               11 |             40 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/pend_state_reg[24]_0[0]                                                       | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |                5 |             40 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[0]                                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                9 |             46 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/E[0]                                                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               19 |             48 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                                    | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |               19 |             50 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               21 |             52 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn                                                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |               16 |             54 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                  | ARM_MCU_i/Reset_and_Clocks/Peripheral_Reset_AND/Res[0]                                                                                         |                6 |             56 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/p_15_in                                                                             | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0                                             |               11 |             56 |
|  TCK_IBUF_BUFG                                      |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |               15 |             58 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp0_we                                                                                  |                                                                                                                                                |               18 |             58 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp1_we                                                                                  |                                                                                                                                                |               20 |             58 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg15_reg[2][0]                                                             |                                                                                                                                                |                9 |             60 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]_0                              | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]          |                9 |             60 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg13_reg[31][0]                                                            |                                                                                                                                                |               11 |             60 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg10_reg[1][0]                                                             |                                                                                                                                                |               12 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg0_reg[1][0]                                                              |                                                                                                                                                |               12 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg11_reg[1][0]                                                             |                                                                                                                                                |               10 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg14_reg[1][0]                                                             |                                                                                                                                                |               13 |             62 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg                                                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg[30]_i_1_n_0                                            |               12 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg9_reg[31][0]                                                             |                                                                                                                                                |               13 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/etm_ia_reg[31]_3[0]                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |                8 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg8_reg[1][0]                                                              |                                                                                                                                                |               12 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg1_reg[31][0]                                                             |                                                                                                                                                |               10 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg12_reg[1][0]                                                             |                                                                                                                                                |               14 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg6_reg[1][0]                                                              |                                                                                                                                                |                8 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg3_reg[1][0]                                                              |                                                                                                                                                |                8 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg2_reg[1][0]                                                              |                                                                                                                                                |                9 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg7_reg[1][0]                                                              |                                                                                                                                                |               12 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg4_reg[1][0]                                                              |                                                                                                                                                |               14 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/reg5_reg[31][0]                                                             |                                                                                                                                                |                8 |             62 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_we                                                  |                                                                                                                                                |               14 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_we                                                 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |               18 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[7]                                                                  |                                                                                                                                                |               13 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_0_we                                     |                                                                                                                                                |               15 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                   | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                7 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                 | ARM_MCU_i/Reset_and_Clocks/Peripheral_Reset_AND/Res[0]                                                                                         |                7 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                     |                                                                                                                                                |               13 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/RdbuffEn                                                                                   | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |                8 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_2_we                                     |                                                                                                                                                |               21 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/fe_address_reg[31][0]                                    | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               12 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex_reg[0]_0[0]                                      |                                                                                                                                                |               27 |             64 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdataEn                                                                           | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountReg_reg[5]_0                                          |                8 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_rd_b_data_ex_reg[31][0]                           | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               21 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/E[0]                                                 |                                                                                                                                                |               23 |             64 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg[31]_i_1_n_0                                                                  | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DapBank_reg_0                                                   |               13 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_1_we                                     |                                                                                                                                                |               10 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/E[0]                                                          | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               23 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/rf_pc_fwd_ex_reg[31]_1[0]                                    |                                                                                                                                                |               10 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex_reg[31]_1[0]                                |                                                                                                                                                |               17 |             64 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_low_ex_reg[31][0]                                  |                                                                                                                                                |               21 |             64 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwjWatcher/StateSeqEn                                                                              | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0                                             |               14 |             68 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                     |                                                                                                                                                |               15 |             68 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                              |                                                                                                                                                |               11 |             68 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/mm_bf_far_reg[14]_0                                    |               23 |             68 |
|  TCK_IBUF_BUFG                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/JTAGsdrEn                                                                           | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Facerdycdri_reg_0                                             |               16 |             68 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/APROT_reg[0]_0[0]                                                | ARM_MCU_i/Reset_and_Clocks/util_vector_logic_2/Res[0]                                                                                          |               10 |             70 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp2_ex_reg[34][0]                                     |                                                                                                                                                |               31 |             70 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/shp_st_lvl_reg[0]_0                                    |               32 |             80 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/Reset_and_Clocks/util_vector_logic_2/Res[0]                                                                                          |               26 |             82 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                          |                9 |             82 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                            |               26 |            116 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_hmaster_reg_reg_0                      |               41 |            128 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex_reg[31]_0[0]                               | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               41 |            132 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_mon_req_reg_0                                      |               52 |            138 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/Reset_and_Clocks/Peripheral_Reset_AND/Res[0]                                                                                         |               34 |            148 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      | ARM_MCU_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/flags_ex_reg[4]                                        |               91 |            228 |
|  ARM_MCU_i/Reset_and_Clocks/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                      |                                                                                                                                                |               60 |            310 |
+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


