###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Wed May  4 16:34:15 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postCTS}
###############################################################
Path 1: MET (0.946 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.696
            Slack:=          0.946
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.175   0.166    1.693  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90950/Q                                      -      A->Q  F     NO2X1           1  0.210   0.052    1.745  
  CPU_REGS_regs_hi_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q  F     OR2X1           1  0.084   0.151    1.896  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.896  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.114    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.006    2.842  
#------------------------------------------------------------------------------------------------------------
Path 2: MET (0.950 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.693
            Slack:=          0.950
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.175   0.166    1.693  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90953/Q                                      -      A->Q  F     NO2X1           1  0.210   0.052    1.745  
  CPU_REGS_regs_hi_n_34                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q  F     OR2X1           1  0.087   0.148    1.893  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.893  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.113    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.005    2.842  
#------------------------------------------------------------------------------------------------------------
Path 3: MET (0.953 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.689
            Slack:=          0.953
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.175   0.166    1.693  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90951/Q                                      -      A->Q  F     NO2X1           1  0.210   0.047    1.740  
  CPU_REGS_regs_hi_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q  F     OR2X1           1  0.060   0.149    1.889  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D     F     DLLQX1          1  0.063   0.000    1.889  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.113    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.005    2.842  
#------------------------------------------------------------------------------------------------------------
Path 4: MET (0.953 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.689
            Slack:=          0.953
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91169/Q                                      -      B->Q  R     NA2X1           4  0.175   0.166    1.693  
  n_1754                                        -      -     -     (net)           4      -       -        -  
  g90952/Q                                      -      A->Q  F     NO2X1           1  0.210   0.047    1.740  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.149    1.889  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.889  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.113    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.005    2.842  
#------------------------------------------------------------------------------------------------------------
Path 5: MET (0.963 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.679
            Slack:=          0.963
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.175   0.154    1.681  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90948/Q                                      -      A->Q  F     NO2X1           1  0.188   0.047    1.728  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  F     OR2X1           1  0.085   0.151    1.879  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.879  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.113    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.005    2.842  
#------------------------------------------------------------------------------------------------------------
Path 6: MET (0.965 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.243 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.677
            Slack:=          0.965
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.175   0.154    1.681  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90944/Q                                      -      A->Q  F     NO2X1           1  0.188   0.047    1.728  
  CPU_REGS_regs_hi_n_30                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.149    1.877  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.877  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.114    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.006    2.842  
#------------------------------------------------------------------------------------------------------------
Path 7: MET (0.970 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.672
            Slack:=          0.970
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.175   0.154    1.681  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90943/Q                                      -      A->Q  F     NO2X1           1  0.188   0.044    1.725  
  CPU_REGS_regs_hi_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q  F     OR2X1           1  0.078   0.147    1.872  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.872  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.113    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.006    2.842  
#------------------------------------------------------------------------------------------------------------
Path 8: MET (0.973 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.242 (P)          0.000 (I)
          Arrival:=          2.842              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.842
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.669
            Slack:=          0.973
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91455/Q                                      -      A->Q  F     INX1            2  0.822   0.096    1.527  
  n_1561                                        -      -     -     (net)           2      -       -        -  
  g91171/Q                                      -      B->Q  R     NA2X1           4  0.175   0.154    1.681  
  n_1752                                        -      -     -     (net)           4      -       -        -  
  g90965/Q                                      -      A->Q  F     NO2X1           1  0.188   0.047    1.727  
  CPU_REGS_regs_hi_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q  F     OR2X1           1  0.059   0.141    1.869  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.869  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.113    2.842  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.006    2.842  
#------------------------------------------------------------------------------------------------------------
Path 9: MET (1.052 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.245 (P)          0.000 (I)
          Arrival:=          2.845              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.845
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.593
            Slack:=          1.052
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.537    1.429  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91092/Q                                      -      C->Q  F     NO3X0           1  0.822   0.160    1.588  
  CPU_REGS_regs_hi_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q  F     OR2X1           1  0.285   0.205    1.793  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D     F     DLLQX1          1  0.065   0.000    1.793  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.116    2.845  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.009    2.845  
#------------------------------------------------------------------------------------------------------------
Path 10: MET (1.095 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.000 (I)
          Arrival:=          2.844              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.844
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.549
            Slack:=          1.095
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91193/Q                                      -      C->Q  F     NO3X0           1  0.822   0.126    1.557  
  CPU_REGS_regs_hi_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q  F     OR2X1           1  0.255   0.192    1.749  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.749  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.115    2.844  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.007    2.844  
#------------------------------------------------------------------------------------------------------------
Path 11: MET (1.120 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.244 (P)          0.000 (I)
          Arrival:=          2.844              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.844
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.524
            Slack:=          1.120
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.538    1.430  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91028/Q                                      -      C->Q  F     NO3X1           1  0.822   0.117    1.547  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  F     OR2X1           1  0.198   0.177    1.724  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.724  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.115    2.844  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.007    2.844  
#------------------------------------------------------------------------------------------------------------
Path 12: MET (1.123 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.241 (P)          0.000 (I)
          Arrival:=          2.841              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.841
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.517
            Slack:=          1.123
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g91192/Q                                      -      C->Q  F     NO3X1           1  0.822   0.112    1.542  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  F     OR2X1           1  0.192   0.175    1.717  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.717  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.112    2.841  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.004    2.841  
#------------------------------------------------------------------------------------------------------------
Path 13: MET (1.168 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.241 (P)          0.000 (I)
          Arrival:=          2.841              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.841
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.473
            Slack:=          1.168
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g92416/Q                                      -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                         -      -     -     (net)           2      -       -        -  
  g92342/Q                                      -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                         -      -     -     (net)           2      -       -        -  
  g91836/Q                                      -      A->Q  R     NA3X1           1  0.075   0.100    0.776  
  n_1241                                        -      -     -     (net)           1      -       -        -  
  g91650/Q                                      -      D->Q  F     AN31X1          1  0.169   0.116    0.892  
  n_1417                                        -      -     -     (net)           1      -       -        -  
  g91469/Q                                      -      C->Q  R     AN21X1          6  0.369   0.539    1.431  
  n_1562                                        -      -     -     (net)           6      -       -        -  
  g90847/Q                                      -      B->Q  F     NO2X1           1  0.822   0.077    1.507  
  CPU_REGS_regs_hi_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q  F     OR2X1           1  0.161   0.166    1.673  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.673  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.112    2.841  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN    F     DLLQX1         40  0.082   0.004    2.841  
#------------------------------------------------------------------------------------------------------------
Path 14: MET (1.596 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.000 (I)
          Arrival:=          2.846              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.050
            Slack:=          1.596
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.534   0.231    1.051  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90947/Q                                      -      A->Q  F     NO2X1           1  0.177   0.049    1.100  
  CPU_REGS_regs_lo_n_30                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q  F     OR2X1           1  0.086   0.150    1.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.250  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.117    2.846  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.009    2.846  
#------------------------------------------------------------------------------------------------------------
Path 15: MET (1.596 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.247 (P)          0.000 (I)
          Arrival:=          2.847              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.050
            Slack:=          1.596
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.534   0.231    1.051  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90946/Q                                      -      A->Q  F     NO2X1           1  0.177   0.049    1.100  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.084   0.150    1.250  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.250  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.118    2.847  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.847  
#------------------------------------------------------------------------------------------------------------
Path 16: MET (1.602 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.247 (P)          0.000 (I)
          Arrival:=          2.847              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.045
            Slack:=          1.602
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.534   0.231    1.051  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90949/Q                                      -      A->Q  F     NO2X1           1  0.177   0.044    1.095  
  CPU_REGS_regs_lo_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.150    1.245  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.245  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.118    2.847  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.847  
#------------------------------------------------------------------------------------------------------------
Path 17: MET (1.603 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.247 (P)          0.000 (I)
          Arrival:=          2.847              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.044
            Slack:=          1.603
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91172/Q                                      -      B->Q  R     OR2X1           4  0.534   0.231    1.051  
  n_1751                                        -      -     -     (net)           4      -       -        -  
  g90945/Q                                      -      A->Q  F     NO2X1           1  0.177   0.048    1.099  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.145    1.244  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.244  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.118    2.847  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.847  
#------------------------------------------------------------------------------------------------------------
Path 18: MET (1.610 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.000 (I)
          Arrival:=          2.846              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.036
            Slack:=          1.610
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.534   0.217    1.037  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90954/Q                                      -      A->Q  F     NO2X1           1  0.153   0.048    1.085  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.152    1.236  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.236  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.117    2.846  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.846  
#------------------------------------------------------------------------------------------------------------
Path 19: MET (1.613 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.247 (P)          0.000 (I)
          Arrival:=          2.847              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.034
            Slack:=          1.613
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.534   0.217    1.037  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90955/Q                                      -      A->Q  F     NO2X1           1  0.153   0.046    1.083  
  CPU_REGS_regs_lo_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q  F     OR2X1           1  0.086   0.151    1.234  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.234  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.118    2.847  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.847  
#------------------------------------------------------------------------------------------------------------
Path 20: MET (1.614 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.000 (I)
          Arrival:=          2.846              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.032
            Slack:=          1.614
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.534   0.217    1.037  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90957/Q                                      -      A->Q  F     NO2X1           1  0.153   0.045    1.082  
  CPU_REGS_regs_lo_n_34                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q  F     OR2X1           1  0.083   0.150    1.232  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.232  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.117    2.846  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.846  
#------------------------------------------------------------------------------------------------------------
Path 21: MET (1.618 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.247 (P)          0.000 (I)
          Arrival:=          2.847              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.847
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.028
            Slack:=          1.618
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.377    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91170/Q                                      -      B->Q  R     OR2X1           4  0.534   0.217    1.037  
  n_1753                                        -      -     -     (net)           4      -       -        -  
  g90956/Q                                      -      A->Q  F     NO2X1           1  0.153   0.048    1.085  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.062   0.143    1.228  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    1.228  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.118    2.847  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.847  
#------------------------------------------------------------------------------------------------------------
Path 22: MET (1.648 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.245 (P)          0.000 (I)
          Arrival:=          2.845              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.845
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.997
            Slack:=          1.648
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)       9  0.135   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  R     INX1           10  0.139   0.227    0.446  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  F     NA2X1           7  0.349   0.255    0.701  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91110/Q                                      -      B->Q  R     NO3X0           1  0.362   0.357    1.058  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  R     OR2X1           1  0.487   0.139    1.197  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     R     DLLQX1          1  0.071   0.000    1.197  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.116    2.845  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.008    2.845  
#------------------------------------------------------------------------------------------------------------
Path 23: MET (1.741 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.897
            Slack:=          1.741
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g92416/Q                             -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                -      -     -     (net)           2      -       -        -  
  g92342/Q                             -      A->Q  F     INX1            2  0.171   0.065    0.676  
  n_739                                -      -     -     (net)           2      -       -        -  
  g91461/Q                             -      F->Q  F     AO33X1          1  0.075   0.259    0.935  
  CPU_REGS_n_152                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.120   0.162    1.097  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.097  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.106    2.838  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.013    2.838  
#---------------------------------------------------------------------------------------------------
Path 24: MET (1.744 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.245 (P)          0.000 (I)
          Arrival:=          2.845              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.845
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.901
            Slack:=          1.744
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.376    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91124/Q                                      -      C->Q  F     NO3X1           1  0.534   0.106    0.926  
  CPU_REGS_regs_lo_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q  F     OR2X1           1  0.150   0.175    1.101  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D     F     DLLQX1          1  0.069   0.000    1.101  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.116    2.845  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.009    2.845  
#------------------------------------------------------------------------------------------------------------
Path 25: MET (1.751 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.000 (I)
          Arrival:=          2.846              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.895
            Slack:=          1.751
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.376    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91029/Q                                      -      C->Q  F     NO3X1           1  0.534   0.106    0.926  
  CPU_REGS_regs_lo_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q  F     OR2X1           1  0.150   0.169    1.095  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.095  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.117    2.846  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.009    2.846  
#------------------------------------------------------------------------------------------------------------
Path 26: MET (1.754 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.245 (P)          0.000 (I)
          Arrival:=          2.845              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.845
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.890
            Slack:=          1.754
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.376    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g91126/Q                                      -      C->Q  F     NO3X1           1  0.534   0.105    0.925  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.149   0.166    1.090  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.090  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.116    2.845  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.008    2.845  
#------------------------------------------------------------------------------------------------------------
Path 27: MET (1.787 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.246 (P)          0.000 (I)
          Arrival:=          2.846              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.859
            Slack:=          1.787
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                          -      -     -     (net)           9      -       -        -  
  g93017/Q                                      -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                                        -      -     -     (net)          10      -       -        -  
  g91335/Q                                      -      B->Q  R     NA2X1           7  0.300   0.376    0.820  
  n_1648                                        -      -     -     (net)           7      -       -        -  
  g90848/Q                                      -      B->Q  F     NO2X1           1  0.534   0.076    0.896  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.124   0.163    1.059  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.063   0.000    1.059  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20           3  0.135   0.121    2.729  
  CLK__L1_N0                                     -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     BUX20          40  0.078   0.117    2.846  
  CLK__L2_N0                                     -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN    F     DLLQX1         40  0.083   0.010    2.846  
#------------------------------------------------------------------------------------------------------------
Path 28: MET (1.840 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.799
            Slack:=          1.840
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.020    0.220  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g91658/Q                             -      C->Q  R     AN211X0         1  0.139   0.426    0.646  
  n_1409                               -      -     -     (net)           1      -       -        -  
  g91537/Q                             -      C->Q  F     ON21X1          2  0.678   0.148    0.794  
  n_1509                               -      -     -     (net)           2      -       -        -  
  g91504/Q                             -      A->Q  R     NO2X1           1  0.210   0.091    0.885  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  R     OR2X1           1  0.101   0.113    0.999  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     R     DLLQX1          1  0.071   0.000    0.999  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.106    2.838  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.014    2.838  
#---------------------------------------------------------------------------------------------------
Path 29: MET (1.841 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.238 (P)          0.000 (I)
          Arrival:=          2.838              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.838
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.797
            Slack:=          1.841
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.020    0.220  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g91658/Q                             -      C->Q  R     AN211X0         1  0.139   0.426    0.646  
  n_1409                               -      -     -     (net)           1      -       -        -  
  g91537/Q                             -      C->Q  F     ON21X1          2  0.678   0.148    0.794  
  n_1509                               -      -     -     (net)           2      -       -        -  
  g91503/Q                             -      A->Q  R     NO2X1           1  0.210   0.095    0.889  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.107   0.108    0.997  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.061   0.000    0.997  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.106    2.838  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.014    2.838  
#---------------------------------------------------------------------------------------------------
Path 30: MET (1.892 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.744
            Slack:=          1.892
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)       9  0.135   0.019    0.219  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  R     INX1           10  0.139   0.227    0.447  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g91491/Q                             -      C->Q  R     OA21X0          1  0.349   0.337    0.783  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  R     OR2X1           1  0.354   0.161    0.944  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     R     DLLQX1          1  0.110   0.000    0.944  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.135   0.127    2.735  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                          -      A->Q  F     BUX20          17  0.079   0.102    2.836  
  CLK__L2_N2                            -      -     -     (net)          17      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN    F     DLLQX1         17  0.063   0.006    2.836  
#---------------------------------------------------------------------------------------------------
Path 31: MET (1.895 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.742
            Slack:=          1.895
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.223    0.443  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g92074/Q                    -      C->Q  F     OA21X1          1  0.300   0.168    0.611  
  n_1008                      -      -     -     (net)           1      -       -        -  
  g90225/Q                    -      C->Q  R     ON21X1          2  0.071   0.098    0.709  
  n_2479                      -      -     -     (net)           2      -       -        -  
  g90223/Q                    -      C->Q  F     ON21X1          1  0.205   0.079    0.788  
  n_2560                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.089   0.153    0.942  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    0.942  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.104    2.836  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST4/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.012    2.836  
#------------------------------------------------------------------------------------------
Path 32: MET (1.909 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.837              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.837
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.728
            Slack:=          1.909
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                 -      -     -     (net)           9      -       -        -  
  g93017/Q                             -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                               -      -     -     (net)          10      -       -        -  
  g92416/Q                             -      B->Q  R     NA2X1           2  0.300   0.167    0.611  
  n_738                                -      -     -     (net)           2      -       -        -  
  g91464/Q                             -      D->Q  F     ON22X1          1  0.171   0.136    0.747  
  CPU_REGS_n_125                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.154   0.181    0.928  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.073   0.000    0.928  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                            -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.105    2.837  
  CLK__L2_N1                            -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.013    2.837  
#---------------------------------------------------------------------------------------------------
Path 33: MET (1.933 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.237 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.704
            Slack:=          1.933
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.223    0.443  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g92074/Q                    -      C->Q  F     OA21X1          1  0.300   0.168    0.611  
  n_1008                      -      -     -     (net)           1      -       -        -  
  g90225/Q                    -      C->Q  R     ON21X1          2  0.071   0.098    0.709  
  n_2479                      -      -     -     (net)           2      -       -        -  
  g90224/Q                    -      A->Q  F     INX1            1  0.205   0.047    0.756  
  n_2562                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.059   0.148    0.904  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    0.904  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.104    2.836  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST3/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.012    2.836  
#------------------------------------------------------------------------------------------
Path 34: MET (2.062 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.236 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.574
            Slack:=          2.062
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.223    0.443  
  n_2594                      -      -     -     (net)          10      -       -        -  
  g91324/Q                    -      B->Q  F     AND2X1          1  0.300   0.190    0.633  
  n_2561                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.051   0.141    0.774  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.774  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.104    2.836  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST2/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.011    2.836  
#------------------------------------------------------------------------------------------
Path 35: MET (2.084 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.236 (P)          0.000 (I)
          Arrival:=          2.836              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.836
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.552
            Slack:=          2.084
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                                  -      -     -     (net)           9      -       -        -  
  g93017/Q                              -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                                -      -     -     (net)          10      -       -        -  
  g91122/Q                              -      C->Q  F     OA21X1          1  0.300   0.160    0.604  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.077   0.148    0.752  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.752  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                    -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                                    -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                           -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                             -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                           -      A->Q  F     BUX20          16  0.078   0.104    2.836  
  CLK__L2_N1                             -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.012    2.836  
#----------------------------------------------------------------------------------------------------
Path 36: MET (2.189 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          2.600              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.235 (P)          0.000 (I)
          Arrival:=          2.835              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          2.835
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.447
            Slack:=          2.189
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                        -      -     -     (net)           9      -       -        -  
  g93017/Q                    -      A->Q  F     INX1           10  0.209   0.224    0.443  
  n_2594                      -      -     -     (net)          10      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.300   0.204    0.647  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.647  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.008    2.608  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                   -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                 -      A->Q  F     BUX20          16  0.078   0.103    2.835  
  CLK__L2_N1                   -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST1/enl_reg/GN  -      GN    F     DLLQX1         16  0.063   0.011    2.835  
#------------------------------------------------------------------------------------------
Path 37: MET (4.315 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.218 (P)          0.000 (I)
          Arrival:=          5.418              0.000
 
            Setup:-          0.416
    Required Time:=          5.002
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.487
            Slack:=          4.315
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  R     (arrival)       9  0.207   0.019    0.219  
  WAIT                  -      -     -     (net)           9      -       -        -  
  g93017/Q              -      A->Q  F     INX1           10  0.209   0.224    0.444  
  n_2594                -      -     -     (net)          10      -       -        -  
  g91211/Q              -      B->Q  F     AND2X1          1  0.300   0.200    0.643  
  CPU_REGS_n_138        -      -     -     (net)           1      -       -        -  
  g15234/Q              -      A->Q  R     INX1            1  0.062   0.043    0.687  
  n_9                   -      -     -     (net)           1      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX0         1  0.052   0.000    0.687  
#-----------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------
# Timing Point         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  CLK                  -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                  -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q         -      A->Q  R     BUX20           3  0.207   0.116    5.324  
  CLK__L1_N0           -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q         -      A->Q  R     BUX20          16  0.084   0.093    5.418  
  CLK__L2_N1           -      -     -     (net)          16      -       -        -  
  CPU_REGS_r_reg[7]/C  -      C     R     SDFRQX0        16  0.066   0.013    5.418  
#----------------------------------------------------------------------------------
Path 38: MET (4.576 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[6][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[6][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.414 (P)          0.000 (I)
          Arrival:=          5.614              0.000
 
            Setup:-          0.145
    Required Time:=          5.469
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.693
            Slack:=          4.576
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.543    0.893  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[6][5]/D  -      D      R     DFRQX1         13  0.860   0.009    0.893  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.089    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.100    5.516  
  CPU_REGS_regs_hi_rc_gclk_2143             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2143__L1_I0/Q    -      A->Q  F     INX4            1  0.068   0.043    5.559  
  CPU_REGS_regs_hi_rc_gclk_2143__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2143__L2_I0/Q    -      A->Q  R     INX6            8  0.048   0.055    5.614  
  CPU_REGS_regs_hi_rc_gclk_2143__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[6][5]/C         -      C     R     DFRQX1          8  0.076   0.002    5.614  
#-------------------------------------------------------------------------------------------------------
Path 39: MET (4.578 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[5][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[5][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.415 (P)          0.000 (I)
          Arrival:=          5.615              0.000
 
            Setup:-          0.145
    Required Time:=          5.470
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.692
            Slack:=          4.578
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.542    0.892  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[5][5]/D  -      D      R     DFRQX1         13  0.860   0.008    0.892  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.088    5.415  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.103    5.518  
  CPU_REGS_regs_hi_rc_gclk_2141             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2141__L1_I0/Q    -      A->Q  F     INX4            1  0.073   0.045    5.563  
  CPU_REGS_regs_hi_rc_gclk_2141__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2141__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.051    5.615  
  CPU_REGS_regs_hi_rc_gclk_2141__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[5][5]/C         -      C     R     DFRQX1          8  0.070   0.002    5.615  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (4.580 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[2][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[2][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.418 (P)          0.000 (I)
          Arrival:=          5.618              0.000
 
            Setup:-          0.145
    Required Time:=          5.473
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.694
            Slack:=          4.580
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.543    0.894  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[2][5]/D  -      D      R     DFRQX1         13  0.860   0.010    0.894  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090    5.417  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.098    5.515  
  CPU_REGS_regs_hi_rc_gclk_2133             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2133__L1_I0/Q    -      A->Q  F     INX4            1  0.067   0.044    5.559  
  CPU_REGS_regs_hi_rc_gclk_2133__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2133__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.059    5.618  
  CPU_REGS_regs_hi_rc_gclk_2133__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[2][5]/C         -      C     R     DFRQX1          8  0.082   0.002    5.618  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (4.580 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[7][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[7][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.418 (P)          0.000 (I)
          Arrival:=          5.618              0.000
 
            Setup:-          0.145
    Required Time:=          5.473
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.693
            Slack:=          4.580
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.543    0.893  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[7][5]/D  -      D      R     DFRQX1         13  0.860   0.009    0.893  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.102    5.519  
  CPU_REGS_regs_hi_rc_gclk_2149             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2149__L1_I0/Q    -      A->Q  F     INX4            1  0.072   0.044    5.562  
  CPU_REGS_regs_hi_rc_gclk_2149__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2149__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.056    5.618  
  CPU_REGS_regs_hi_rc_gclk_2149__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[7][5]/C         -      C     R     DFRQX1          8  0.077   0.003    5.618  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (4.581 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[3][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[3][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.419 (P)          0.000 (I)
          Arrival:=          5.619              0.000
 
            Setup:-          0.145
    Required Time:=          5.474
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.693
            Slack:=          4.581
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.542    0.893  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[3][5]/D  -      D      R     DFRQX1         13  0.860   0.009    0.893  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.104    5.521  
  CPU_REGS_regs_hi_rc_gclk_2135             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2135__L1_I0/Q    -      A->Q  F     INX4            1  0.074   0.044    5.565  
  CPU_REGS_regs_hi_rc_gclk_2135__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2135__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.054    5.619  
  CPU_REGS_regs_hi_rc_gclk_2135__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[3][5]/C         -      C     R     DFRQX1          8  0.073   0.003    5.619  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (4.582 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[12][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[12][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.419 (P)          0.000 (I)
          Arrival:=          5.619              0.000
 
            Setup:-          0.145
    Required Time:=          5.474
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.692
            Slack:=          4.582
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[5]                               -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                               -      -      -     (net)           3      -       -        -  
  g15058/Q                            -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                               -      -      -     (net)           2      -       -        -  
  g15033/Q                            -      C->Q   R     AO21X1         13  0.160   0.542    0.892  
  n_135                               -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[12][5]/D  -      D      R     DFRQX1         13  0.860   0.008    0.892  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.090    5.507  
  CPU_REGS_regs_hi_rc_gclk_2131             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2131__L1_I0/Q    -      A->Q  F     INX2            1  0.052   0.051    5.557  
  CPU_REGS_regs_hi_rc_gclk_2131__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2131__L2_I0/Q    -      A->Q  R     INX4            8  0.061   0.062    5.619  
  CPU_REGS_regs_hi_rc_gclk_2131__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[12][5]/C        -      C     R     DFRQX1          8  0.081   0.001    5.619  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (4.583 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[1][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[1][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.420 (P)          0.000 (I)
          Arrival:=          5.620              0.000
 
            Setup:-          0.145
    Required Time:=          5.475
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.692
            Slack:=          4.583
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.542    0.892  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[1][5]/D  -      D      R     DFRQX1         13  0.860   0.008    0.892  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.105    5.521  
  CPU_REGS_regs_hi_rc_gclk_2157             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2157__L1_I0/Q    -      A->Q  F     INX4            1  0.076   0.046    5.567  
  CPU_REGS_regs_hi_rc_gclk_2157__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2157__L2_I0/Q    -      A->Q  R     INX6            8  0.050   0.053    5.620  
  CPU_REGS_regs_hi_rc_gclk_2157__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[1][5]/C         -      C     R     DFRQX1          8  0.071   0.002    5.620  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (4.584 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[0][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[0][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          5.623              0.000
 
            Setup:-          0.145
    Required Time:=          5.478
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.694
            Slack:=          4.584
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.543    0.894  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[0][5]/D  -      D      R     DFRQX1         13  0.860   0.010    0.894  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/Q  -      A->Q  R     AND2X4          1  0.065   0.104    5.521  
  CPU_REGS_regs_hi_rc_gclk                  -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk__L1_I0/Q         -      A->Q  F     INX4            1  0.075   0.044    5.565  
  CPU_REGS_regs_hi_rc_gclk__L1_N0           -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk__L2_I0/Q         -      A->Q  R     INX6            8  0.049   0.058    5.623  
  CPU_REGS_regs_hi_rc_gclk__L2_N0           -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[0][5]/C         -      C     R     DFRQX1          8  0.082   0.003    5.623  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (4.586 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[9][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[9][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.425 (P)          0.000 (I)
          Arrival:=          5.625              0.000
 
            Setup:-          0.145
    Required Time:=          5.480
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.693
            Slack:=          4.586
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.543    0.893  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[9][5]/D  -      D      R     DFRQX1         13  0.860   0.009    0.893  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/Q  -      A->Q  R     AND2X4          1  0.088   0.103    5.530  
  CPU_REGS_regs_hi_rc_gclk_2153             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2153__L1_I0/Q    -      A->Q  F     INX4            1  0.068   0.043    5.573  
  CPU_REGS_regs_hi_rc_gclk_2153__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2153__L2_I0/Q    -      A->Q  R     INX6            8  0.048   0.052    5.625  
  CPU_REGS_regs_hi_rc_gclk_2153__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[9][5]/C         -      C     R     DFRQX1          8  0.071   0.002    5.625  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (4.587 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[10][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[10][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.425 (P)          0.000 (I)
          Arrival:=          5.625              0.000
 
            Setup:-          0.145
    Required Time:=          5.480
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.693
            Slack:=          4.587
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[5]                               -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                               -      -      -     (net)           3      -       -        -  
  g15058/Q                            -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                               -      -      -     (net)           2      -       -        -  
  g15033/Q                            -      C->Q   R     AO21X1         13  0.160   0.543    0.893  
  n_135                               -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][5]/D  -      D      R     DFRQX1         13  0.860   0.009    0.893  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/Q  -      A->Q  R     AND2X4          1  0.088   0.105    5.531  
  CPU_REGS_regs_hi_rc_gclk_2129             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2129__L1_I0/Q    -      A->Q  F     INX4            1  0.070   0.045    5.576  
  CPU_REGS_regs_hi_rc_gclk_2129__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2129__L2_I0/Q    -      A->Q  R     INX6            8  0.050   0.049    5.625  
  CPU_REGS_regs_hi_rc_gclk_2129__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][5]/C        -      C     R     DFRQX1          8  0.065   0.002    5.625  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (4.588 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[8][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[8][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.425 (P)          0.000 (I)
          Arrival:=          5.625              0.000
 
            Setup:-          0.145
    Required Time:=          5.480
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.693
            Slack:=          4.588
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.542    0.893  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[8][5]/D  -      D      R     DFRQX1         13  0.860   0.009    0.893  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/Q  -      A->Q  R     AND2X4          1  0.088   0.107    5.532  
  CPU_REGS_regs_hi_rc_gclk_2151             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2151__L1_I0/Q    -      A->Q  F     INX4            1  0.072   0.045    5.578  
  CPU_REGS_regs_hi_rc_gclk_2151__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2151__L2_I0/Q    -      A->Q  R     INX6            8  0.050   0.047    5.625  
  CPU_REGS_regs_hi_rc_gclk_2151__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[8][5]/C         -      C     R     DFRQX1          8  0.062   0.001    5.625  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (4.590 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[11][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[11][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.429 (P)          0.000 (I)
          Arrival:=          5.629              0.000
 
            Setup:-          0.145
    Required Time:=          5.484
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.694
            Slack:=          4.590
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[5]                               -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                               -      -      -     (net)           3      -       -        -  
  g15058/Q                            -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                               -      -      -     (net)           2      -       -        -  
  g15033/Q                            -      C->Q   R     AO21X1         13  0.160   0.543    0.894  
  n_135                               -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][5]/D  -      D      R     DFRQX1         13  0.860   0.010    0.894  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/Q  -      A->Q  R     AND2X4          1  0.088   0.103    5.529  
  CPU_REGS_regs_hi_rc_gclk_2145             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2145__L1_I0/Q    -      A->Q  F     INX4            1  0.068   0.043    5.572  
  CPU_REGS_regs_hi_rc_gclk_2145__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2145__L2_I0/Q    -      A->Q  R     INX6            8  0.048   0.056    5.629  
  CPU_REGS_regs_hi_rc_gclk_2145__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][5]/C        -      C     R     DFRQX1          8  0.078   0.002    5.629  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (4.594 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[4][5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[5]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[4][5]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.433 (P)          0.000 (I)
          Arrival:=          5.633              0.000
 
            Setup:-          0.145
    Required Time:=          5.488
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.694
            Slack:=          4.594
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[5]                              -      DI[5]  R     (arrival)       3  0.207   0.010    0.210  
  DI[5]                              -      -      -     (net)           3      -       -        -  
  g15058/Q                           -      AN->Q  R     NO2I1X1         2  0.207   0.140    0.350  
  n_109                              -      -      -     (net)           2      -       -        -  
  g15033/Q                           -      C->Q   R     AO21X1         13  0.160   0.543    0.894  
  n_135                              -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_hi_data_reg[4][5]/D  -      D      R     DFRQX1         13  0.860   0.010    0.894  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.104    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/Q  -      A->Q  R     AND2X4          1  0.088   0.107    5.532  
  CPU_REGS_regs_hi_rc_gclk_2139             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2139__L1_I0/Q    -      A->Q  F     INX4            1  0.073   0.044    5.576  
  CPU_REGS_regs_hi_rc_gclk_2139__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2139__L2_I0/Q    -      A->Q  R     INX6            8  0.049   0.057    5.633  
  CPU_REGS_regs_hi_rc_gclk_2139__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_hi_data_reg[4][5]/C         -      C     R     DFRQX1          8  0.081   0.002    5.633  
#-------------------------------------------------------------------------------------------------------

