#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Jun 04 00:54:02 2017
# Process ID: 4192
# Log file: C:/Users/Administrator/Desktop/project_11/vivado.log
# Journal file: C:/Users/Administrator/Desktop/project_11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Administrator\Desktop\project_11\project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/global_def.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/RF.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/ctrl_encode_def.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/NPC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/mux4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/mux2.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/IR.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/im_4k.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/flopr.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/EXT.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/dm_4k.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/instruction_def.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/ctrl.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/alu.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/mips.v]
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav --prj C:/Users/Administrator/Desktop/project_11/project_1.sim/sim_1/behav/mips_tb.prj   xil_defaultlib.mips_tb   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav --prj C:/Users/Administrator/Desktop/project_11/project_1.sim/sim_1/behav/mips_tb.prj xil_defaultlib.mips_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/im_4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/dm_4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_4k
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_11/project_1.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.dm_4k
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -log {mips_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
WARNING: File C:UsersAdministratorDesktopproject_11code.txt referenced on C:/Users/Administrator/Desktop/project_11/project_1.srcs/sim_1/new/mips_tb.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
PC = 0xxxxxxxxx, IR = 0xxxxxxxxx
PC = 0x00000c00, IR = 0x00000000
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
PC = 0x00000c01, IR = 0xxxxxxxxx
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
PC = 0x00000c02, IR = 0xxxxxxxxx
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
PC = 0x00000c03, IR = 0xxxxxxxxx
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
PC = 0x00000c04, IR = 0xxxxxxxxx
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
PC = 0x00000c05, IR = 0xxxxxxxxx
R[00-07]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[08-15]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[16-23]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
R[24-31]=00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000, 00000000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 841.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 04 00:59:05 2017...
