#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c3f362b110 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55c3f365ffb0_0 .var "clk", 0 0;
o0x7ff304e6f2a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c3f3660180_0 .net "i1", 7 0, o0x7ff304e6f2a8;  0 drivers
o0x7ff304e6f2d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c3f3660240_0 .net "i2", 7 0, o0x7ff304e6f2d8;  0 drivers
o0x7ff304e6f308 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c3f36602e0_0 .net "i3", 7 0, o0x7ff304e6f308;  0 drivers
o0x7ff304e6f338 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c3f36603a0_0 .net "i4", 7 0, o0x7ff304e6f338;  0 drivers
v0x55c3f36604b0_0 .net "o1", 7 0, v0x55c3f36584a0_0;  1 drivers
v0x55c3f3660570_0 .net "o2", 7 0, v0x55c3f3658c40_0;  1 drivers
v0x55c3f3660630_0 .net "o3", 7 0, v0x55c3f3659330_0;  1 drivers
v0x55c3f36606f0_0 .net "o4", 7 0, v0x55c3f3659aa0_0;  1 drivers
v0x55c3f36607b0_0 .var "reset", 0 0;
S_0x55c3f3629f20 .scope module, "micpu" "cpu" 2 20, 3 1 0, S_0x55c3f362b110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 8 "reg1_out"
    .port_info 3 /OUTPUT 8 "reg2_out"
    .port_info 4 /OUTPUT 8 "reg3_out"
    .port_info 5 /OUTPUT 8 "reg4_out"
    .port_info 6 /INPUT 8 "i1"
    .port_info 7 /INPUT 8 "i2"
    .port_info 8 /INPUT 8 "i3"
    .port_info 9 /INPUT 8 "i4"
v0x55c3f365e930_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  1 drivers
v0x55c3f365e9f0_0 .net "i1", 7 0, o0x7ff304e6f2a8;  alias, 0 drivers
v0x55c3f365eb00_0 .net "i2", 7 0, o0x7ff304e6f2d8;  alias, 0 drivers
v0x55c3f365ebf0_0 .net "i3", 7 0, o0x7ff304e6f308;  alias, 0 drivers
v0x55c3f365ed00_0 .net "i4", 7 0, o0x7ff304e6f338;  alias, 0 drivers
v0x55c3f365ee60_0 .net "op_alu", 2 0, v0x55c3f365d9a0_0;  1 drivers
v0x55c3f365ef20_0 .net "opcode", 15 0, L_0x55c3f3673450;  1 drivers
v0x55c3f365f030_0 .net "pop", 0 0, v0x55c3f365db90_0;  1 drivers
v0x55c3f365f0d0_0 .net "push", 0 0, v0x55c3f365dc80_0;  1 drivers
v0x55c3f365f200_0 .net "reg1_out", 7 0, v0x55c3f36584a0_0;  alias, 1 drivers
v0x55c3f365f2c0_0 .net "reg2_out", 7 0, v0x55c3f3658c40_0;  alias, 1 drivers
v0x55c3f365f3d0_0 .net "reg3_out", 7 0, v0x55c3f3659330_0;  alias, 1 drivers
v0x55c3f365f4e0_0 .net "reg4_out", 7 0, v0x55c3f3659aa0_0;  alias, 1 drivers
v0x55c3f365f5f0_0 .net "reset", 0 0, v0x55c3f36607b0_0;  1 drivers
v0x55c3f365f690_0 .net "s_inc", 0 0, v0x55c3f365dd70_0;  1 drivers
v0x55c3f365f730_0 .net "s_inm", 1 0, v0x55c3f365deb0_0;  1 drivers
v0x55c3f365f7f0_0 .net "s_out", 0 0, v0x55c3f365dfa0_0;  1 drivers
v0x55c3f365f9a0_0 .net "s_pila", 0 0, v0x55c3f365e090_0;  1 drivers
v0x55c3f365fa40_0 .net "s_port", 1 0, v0x55c3f365e180_0;  1 drivers
v0x55c3f365fb00_0 .net "we3", 0 0, v0x55c3f365e2b0_0;  1 drivers
v0x55c3f365fba0_0 .net "we4", 0 0, v0x55c3f365e3a0_0;  1 drivers
v0x55c3f365fc40_0 .net "we5", 0 0, v0x55c3f365e490_0;  1 drivers
v0x55c3f365fd30_0 .net "wez", 0 0, v0x55c3f365e530_0;  1 drivers
v0x55c3f365fdd0_0 .net "z", 0 0, v0x55c3f3653b00_0;  1 drivers
S_0x55c3f36288c0 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x55c3f3629f20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 2 "s_port"
    .port_info 12 /INPUT 2 "s_inm"
    .port_info 13 /INPUT 3 "op_alu"
    .port_info 14 /OUTPUT 1 "z"
    .port_info 15 /OUTPUT 16 "opcode"
    .port_info 16 /OUTPUT 8 "reg1_out"
    .port_info 17 /OUTPUT 8 "reg2_out"
    .port_info 18 /OUTPUT 8 "reg3_out"
    .port_info 19 /OUTPUT 8 "reg4_out"
    .port_info 20 /INPUT 8 "i1"
    .port_info 21 /INPUT 8 "i2"
    .port_info 22 /INPUT 8 "i3"
    .port_info 23 /INPUT 8 "i4"
L_0x55c3f36731b0 .functor AND 1, v0x55c3f365e490_0, L_0x55c3f36728b0, C4<1>, C4<1>;
L_0x55c3f3673220 .functor AND 1, v0x55c3f365e490_0, L_0x55c3f3672ad0, C4<1>, C4<1>;
o0x7ff304e70028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c3f3673320 .functor AND 1, v0x55c3f365e490_0, o0x7ff304e70028, C4<1>, C4<1>;
L_0x55c3f3673390 .functor AND 1, v0x55c3f365e490_0, L_0x55c3f3672df0, C4<1>, C4<1>;
L_0x55c3f3673450 .functor BUFZ 16, L_0x55c3f3660bd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c3f365ad10_0 .net "alu_to_mux", 7 0, v0x55c3f3650f80_0;  1 drivers
v0x55c3f365ae20_0 .net "and1_to_reg", 0 0, L_0x55c3f36731b0;  1 drivers
v0x55c3f365aee0_0 .net "and2_to_reg", 0 0, L_0x55c3f3673220;  1 drivers
v0x55c3f365afe0_0 .net "and3_to_reg", 0 0, L_0x55c3f3673320;  1 drivers
v0x55c3f365b0b0_0 .net "and4_to_reg", 0 0, L_0x55c3f3673390;  1 drivers
v0x55c3f365b1a0_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  alias, 1 drivers
v0x55c3f365b240_0 .net "i1", 7 0, o0x7ff304e6f2a8;  alias, 0 drivers
v0x55c3f365b310_0 .net "i2", 7 0, o0x7ff304e6f2d8;  alias, 0 drivers
v0x55c3f365b3e0_0 .net "i3", 7 0, o0x7ff304e6f308;  alias, 0 drivers
v0x55c3f365b4b0_0 .net "i4", 7 0, o0x7ff304e6f338;  alias, 0 drivers
v0x55c3f365b580_0 .net "input_mux_to_mux", 7 0, v0x55c3f3656490_0;  1 drivers
v0x55c3f365b650_0 .net "memdat_to_mux", 7 0, L_0x55c3f3671f60;  1 drivers
v0x55c3f365b6f0_0 .net "mux_to_mux", 9 0, L_0x55c3f3660850;  1 drivers
v0x55c3f365b7e0_0 .net "mux_to_pc", 9 0, L_0x55c3f3672060;  1 drivers
v0x55c3f365b8d0_0 .net "mux_to_reg", 7 0, L_0x55c3f3672690;  1 drivers
v0x55c3f365b970_0 .net "op_alu", 2 0, v0x55c3f365d9a0_0;  alias, 1 drivers
v0x55c3f365ba10_0 .net "opcode", 15 0, L_0x55c3f3673450;  alias, 1 drivers
v0x55c3f365bbc0_0 .net "pc_to_mem", 9 0, v0x55c3f3657340_0;  1 drivers
v0x55c3f365bc80_0 .net "pila_to_mux", 9 0, v0x55c3f3657a70_0;  1 drivers
v0x55c3f365bd40_0 .net "pop", 0 0, v0x55c3f365db90_0;  alias, 1 drivers
v0x55c3f365bde0_0 .net "push", 0 0, v0x55c3f365dc80_0;  alias, 1 drivers
v0x55c3f365be80_0 .net "rd1", 7 0, L_0x55c3f3671150;  1 drivers
v0x55c3f365bf20_0 .net "rd2", 7 0, L_0x55c3f3671810;  1 drivers
v0x55c3f365bfc0_0 .net "reg1_out", 7 0, v0x55c3f36584a0_0;  alias, 1 drivers
v0x55c3f365c080_0 .net "reg2_out", 7 0, v0x55c3f3658c40_0;  alias, 1 drivers
v0x55c3f365c150_0 .net "reg3_out", 7 0, v0x55c3f3659330_0;  alias, 1 drivers
v0x55c3f365c220_0 .net "reg4_out", 7 0, v0x55c3f3659aa0_0;  alias, 1 drivers
v0x55c3f365c2f0_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
v0x55c3f365c390_0 .net "s_inc", 0 0, v0x55c3f365dd70_0;  alias, 1 drivers
v0x55c3f365c460_0 .net "s_inm", 1 0, v0x55c3f365deb0_0;  alias, 1 drivers
v0x55c3f365c530_0 .net "s_out", 0 0, v0x55c3f365dfa0_0;  alias, 1 drivers
v0x55c3f365c600_0 .net "s_pila", 0 0, v0x55c3f365e090_0;  alias, 1 drivers
v0x55c3f365c6d0_0 .net "s_port", 1 0, v0x55c3f365e180_0;  alias, 1 drivers
v0x55c3f365c7a0_0 .net "sal_dec_1", 0 0, L_0x55c3f36728b0;  1 drivers
v0x55c3f365c870_0 .net "sal_dec_2", 0 0, L_0x55c3f3672ad0;  1 drivers
v0x55c3f365c940_0 .net "sal_dec_3", 0 0, o0x7ff304e70028;  0 drivers
v0x55c3f365c9e0_0 .net "sal_dec_4", 0 0, L_0x55c3f3672df0;  1 drivers
v0x55c3f365cab0_0 .net "sal_del_3", 0 0, L_0x55c3f3672ce0;  1 drivers
v0x55c3f365cb80_0 .net "sal_mem_pro", 15 0, L_0x55c3f3660bd0;  1 drivers
v0x55c3f365cc50_0 .net "sum_to_mux", 9 0, L_0x55c3f3671ec0;  1 drivers
v0x55c3f365cd40_0 .net "wd3", 7 0, v0x55c3f36553c0_0;  1 drivers
v0x55c3f365ce30_0 .net "we3", 0 0, v0x55c3f365e2b0_0;  alias, 1 drivers
v0x55c3f365ced0_0 .net "we4", 0 0, v0x55c3f365e3a0_0;  alias, 1 drivers
v0x55c3f365cf70_0 .net "we5", 0 0, v0x55c3f365e490_0;  alias, 1 drivers
v0x55c3f365d010_0 .net "wez", 0 0, v0x55c3f365e530_0;  alias, 1 drivers
v0x55c3f365d0e0_0 .net "z", 0 0, v0x55c3f3653b00_0;  alias, 1 drivers
v0x55c3f365d1b0_0 .net "zalu", 0 0, L_0x55c3f3671e50;  1 drivers
L_0x55c3f3660930 .part L_0x55c3f3660bd0, 0, 10;
L_0x55c3f36719a0 .part L_0x55c3f3660bd0, 8, 4;
L_0x55c3f3671ad0 .part L_0x55c3f3660bd0, 4, 4;
L_0x55c3f3671b70 .part L_0x55c3f3660bd0, 0, 4;
L_0x55c3f3671c10 .part L_0x55c3f3660bd0, 4, 8;
L_0x55c3f3672450 .part L_0x55c3f3660bd0, 0, 12;
L_0x55c3f3672730 .part L_0x55c3f3660bd0, 2, 8;
L_0x55c3f3673020 .part L_0x55c3f3660bd0, 0, 1;
L_0x55c3f3673110 .part L_0x55c3f3660bd0, 1, 1;
S_0x55c3f35cc500 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55c3f3671e50 .functor NOT 1, L_0x55c3f3671d20, C4<0>, C4<0>, C4<0>;
v0x55c3f36241a0_0 .net *"_s3", 0 0, L_0x55c3f3671d20;  1 drivers
v0x55c3f3616250_0 .net "a", 7 0, L_0x55c3f3671150;  alias, 1 drivers
v0x55c3f3616320_0 .net "b", 7 0, L_0x55c3f3671810;  alias, 1 drivers
v0x55c3f3650ea0_0 .net "op_alu", 2 0, v0x55c3f365d9a0_0;  alias, 1 drivers
v0x55c3f3650f80_0 .var "s", 7 0;
v0x55c3f36510b0_0 .net "y", 7 0, v0x55c3f3650f80_0;  alias, 1 drivers
v0x55c3f3651190_0 .net "zero", 0 0, L_0x55c3f3671e50;  alias, 1 drivers
E_0x55c3f35d2160 .event edge, v0x55c3f3650ea0_0, v0x55c3f3616320_0, v0x55c3f3616250_0;
L_0x55c3f3671d20 .reduce/or v0x55c3f3650f80_0;
S_0x55c3f36512f0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55c3f3651550_0 .net *"_s0", 31 0, L_0x55c3f3660c90;  1 drivers
v0x55c3f3651650_0 .net *"_s10", 5 0, L_0x55c3f3670f70;  1 drivers
L_0x7ff304e250f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c3f3651730_0 .net *"_s13", 1 0, L_0x7ff304e250f0;  1 drivers
L_0x7ff304e25138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c3f36517f0_0 .net/2u *"_s14", 7 0, L_0x7ff304e25138;  1 drivers
v0x55c3f36518d0_0 .net *"_s18", 31 0, L_0x55c3f3671290;  1 drivers
L_0x7ff304e25180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c3f3651a00_0 .net *"_s21", 27 0, L_0x7ff304e25180;  1 drivers
L_0x7ff304e251c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c3f3651ae0_0 .net/2u *"_s22", 31 0, L_0x7ff304e251c8;  1 drivers
v0x55c3f3651bc0_0 .net *"_s24", 0 0, L_0x55c3f36713c0;  1 drivers
v0x55c3f3651c80_0 .net *"_s26", 7 0, L_0x55c3f3671500;  1 drivers
v0x55c3f3651d60_0 .net *"_s28", 5 0, L_0x55c3f36715f0;  1 drivers
L_0x7ff304e25060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c3f3651e40_0 .net *"_s3", 27 0, L_0x7ff304e25060;  1 drivers
L_0x7ff304e25210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c3f3651f20_0 .net *"_s31", 1 0, L_0x7ff304e25210;  1 drivers
L_0x7ff304e25258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c3f3652000_0 .net/2u *"_s32", 7 0, L_0x7ff304e25258;  1 drivers
L_0x7ff304e250a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c3f36520e0_0 .net/2u *"_s4", 31 0, L_0x7ff304e250a8;  1 drivers
v0x55c3f36521c0_0 .net *"_s6", 0 0, L_0x55c3f3670d90;  1 drivers
v0x55c3f3652280_0 .net *"_s8", 7 0, L_0x55c3f3670ed0;  1 drivers
v0x55c3f3652360_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  alias, 1 drivers
v0x55c3f3652420_0 .net "ra1", 3 0, L_0x55c3f36719a0;  1 drivers
v0x55c3f3652500_0 .net "ra2", 3 0, L_0x55c3f3671ad0;  1 drivers
v0x55c3f36525e0_0 .net "rd1", 7 0, L_0x55c3f3671150;  alias, 1 drivers
v0x55c3f36526a0_0 .net "rd2", 7 0, L_0x55c3f3671810;  alias, 1 drivers
v0x55c3f3652740 .array "regb", 15 0, 7 0;
v0x55c3f36527e0_0 .net "wa3", 3 0, L_0x55c3f3671b70;  1 drivers
v0x55c3f36528c0_0 .net "wd3", 7 0, v0x55c3f36553c0_0;  alias, 1 drivers
v0x55c3f36529a0_0 .net "we3", 0 0, v0x55c3f365e2b0_0;  alias, 1 drivers
E_0x55c3f35d2360 .event posedge, v0x55c3f3652360_0;
L_0x55c3f3660c90 .concat [ 4 28 0 0], L_0x55c3f36719a0, L_0x7ff304e25060;
L_0x55c3f3670d90 .cmp/ne 32, L_0x55c3f3660c90, L_0x7ff304e250a8;
L_0x55c3f3670ed0 .array/port v0x55c3f3652740, L_0x55c3f3670f70;
L_0x55c3f3670f70 .concat [ 4 2 0 0], L_0x55c3f36719a0, L_0x7ff304e250f0;
L_0x55c3f3671150 .functor MUXZ 8, L_0x7ff304e25138, L_0x55c3f3670ed0, L_0x55c3f3670d90, C4<>;
L_0x55c3f3671290 .concat [ 4 28 0 0], L_0x55c3f3671ad0, L_0x7ff304e25180;
L_0x55c3f36713c0 .cmp/ne 32, L_0x55c3f3671290, L_0x7ff304e251c8;
L_0x55c3f3671500 .array/port v0x55c3f3652740, L_0x55c3f36715f0;
L_0x55c3f36715f0 .concat [ 4 2 0 0], L_0x55c3f3671ad0, L_0x7ff304e25210;
L_0x55c3f3671810 .functor MUXZ 8, L_0x7ff304e25258, L_0x55c3f3671500, L_0x55c3f36713c0, C4<>;
S_0x55c3f3652b60 .scope module, "dec_1" "deco24" 4 43, 6 134 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x55c3f36727d0 .functor NOT 1, L_0x55c3f3673020, C4<0>, C4<0>, C4<0>;
L_0x55c3f3672840 .functor NOT 1, L_0x55c3f3673110, C4<0>, C4<0>, C4<0>;
L_0x55c3f36728b0 .functor AND 1, L_0x55c3f36727d0, L_0x55c3f3672840, C4<1>, C4<1>;
L_0x55c3f3672a10 .functor NOT 1, L_0x55c3f3673110, C4<0>, C4<0>, C4<0>;
L_0x55c3f3672ad0 .functor AND 1, L_0x55c3f3673020, L_0x55c3f3672a10, C4<1>, C4<1>;
L_0x55c3f3672c30 .functor NOT 1, L_0x55c3f3673020, C4<0>, C4<0>, C4<0>;
L_0x55c3f3672ce0 .functor AND 1, L_0x55c3f3672c30, L_0x55c3f3673110, C4<1>, C4<1>;
L_0x55c3f3672df0 .functor AND 1, L_0x55c3f3673020, L_0x55c3f3673110, C4<1>, C4<1>;
v0x55c3f3652d80_0 .net *"_s0", 0 0, L_0x55c3f36727d0;  1 drivers
v0x55c3f3652e60_0 .net *"_s10", 0 0, L_0x55c3f3672c30;  1 drivers
v0x55c3f3652f40_0 .net *"_s2", 0 0, L_0x55c3f3672840;  1 drivers
v0x55c3f3653000_0 .net *"_s6", 0 0, L_0x55c3f3672a10;  1 drivers
v0x55c3f36530e0_0 .net "a", 0 0, L_0x55c3f36728b0;  alias, 1 drivers
v0x55c3f36531f0_0 .net "b", 0 0, L_0x55c3f3672ad0;  alias, 1 drivers
v0x55c3f36532b0_0 .net "c", 0 0, L_0x55c3f3672ce0;  alias, 1 drivers
v0x55c3f3653370_0 .net "d", 0 0, L_0x55c3f3672df0;  alias, 1 drivers
v0x55c3f3653430_0 .net "s0", 0 0, L_0x55c3f3673020;  1 drivers
v0x55c3f36534f0_0 .net "s1", 0 0, L_0x55c3f3673110;  1 drivers
S_0x55c3f3653670 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55c3f3653830_0 .net "carga", 0 0, v0x55c3f365e530_0;  alias, 1 drivers
v0x55c3f3653910_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  alias, 1 drivers
v0x55c3f3653a00_0 .net "d", 0 0, L_0x55c3f3671e50;  alias, 1 drivers
v0x55c3f3653b00_0 .var "q", 0 0;
v0x55c3f3653ba0_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
E_0x55c3f3637350 .event posedge, v0x55c3f3653ba0_0, v0x55c3f3652360_0;
S_0x55c3f3653cf0 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55c3f3660bd0 .functor BUFZ 16, L_0x55c3f36609d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55c3f3653f80_0 .net *"_s0", 15 0, L_0x55c3f36609d0;  1 drivers
v0x55c3f3654080_0 .net *"_s2", 11 0, L_0x55c3f3660a90;  1 drivers
L_0x7ff304e25018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c3f3654160_0 .net *"_s5", 1 0, L_0x7ff304e25018;  1 drivers
v0x55c3f3654220_0 .net "a", 9 0, v0x55c3f3657340_0;  alias, 1 drivers
v0x55c3f3654300_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  alias, 1 drivers
v0x55c3f3654440 .array "mem", 1023 0, 15 0;
v0x55c3f3654500_0 .net "rd", 15 0, L_0x55c3f3660bd0;  alias, 1 drivers
L_0x55c3f36609d0 .array/port v0x55c3f3654440, L_0x55c3f3660a90;
L_0x55c3f3660a90 .concat [ 10 2 0 0], v0x55c3f3657340_0, L_0x7ff304e25018;
S_0x55c3f3654660 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55c3f3654830 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55c3f36548d0_0 .net "d0", 9 0, L_0x55c3f3660930;  1 drivers
v0x55c3f36549b0_0 .net "d1", 9 0, L_0x55c3f3671ec0;  alias, 1 drivers
v0x55c3f3654a90_0 .net "s", 0 0, v0x55c3f365dd70_0;  alias, 1 drivers
v0x55c3f3654b30_0 .net "y", 9 0, L_0x55c3f3660850;  alias, 1 drivers
L_0x55c3f3660850 .functor MUXZ 10, L_0x55c3f3660930, L_0x55c3f3671ec0, v0x55c3f365dd70_0, C4<>;
S_0x55c3f3654cc0 .scope module, "mux_2" "mux41" 4 17, 6 122 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55c3f3654e90 .param/l "WIDTH" 0 6 122, +C4<00000000000000000000000000001000>;
v0x55c3f3655020_0 .net "a", 7 0, v0x55c3f3650f80_0;  alias, 1 drivers
v0x55c3f3655130_0 .net "b", 7 0, L_0x55c3f3671c10;  1 drivers
v0x55c3f36551f0_0 .net "c", 7 0, L_0x55c3f3671f60;  alias, 1 drivers
o0x7ff304e6efd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c3f36552e0_0 .net "d", 7 0, o0x7ff304e6efd8;  0 drivers
v0x55c3f36553c0_0 .var "out", 7 0;
v0x55c3f36554d0_0 .net "s", 1 0, v0x55c3f365deb0_0;  alias, 1 drivers
E_0x55c3f3637120/0 .event edge, v0x55c3f36554d0_0, v0x55c3f36552e0_0, v0x55c3f36551f0_0, v0x55c3f3655130_0;
E_0x55c3f3637120/1 .event edge, v0x55c3f36510b0_0;
E_0x55c3f3637120 .event/or E_0x55c3f3637120/0, E_0x55c3f3637120/1;
S_0x55c3f3655690 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55c3f3655860 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55c3f3655960_0 .net "d0", 9 0, L_0x55c3f3660850;  alias, 1 drivers
v0x55c3f3655a70_0 .net "d1", 9 0, v0x55c3f3657a70_0;  alias, 1 drivers
v0x55c3f3655b30_0 .net "s", 0 0, v0x55c3f365e090_0;  alias, 1 drivers
v0x55c3f3655c00_0 .net "y", 9 0, L_0x55c3f3672060;  alias, 1 drivers
L_0x55c3f3672060 .functor MUXZ 10, L_0x55c3f3660850, v0x55c3f3657a70_0, v0x55c3f365e090_0, C4<>;
S_0x55c3f3655d90 .scope module, "mux_4" "mux41" 4 31, 6 122 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x55c3f3653ec0 .param/l "WIDTH" 0 6 122, +C4<00000000000000000000000000001000>;
v0x55c3f36560e0_0 .net "a", 7 0, o0x7ff304e6f2a8;  alias, 0 drivers
v0x55c3f36561e0_0 .net "b", 7 0, o0x7ff304e6f2d8;  alias, 0 drivers
v0x55c3f36562c0_0 .net "c", 7 0, o0x7ff304e6f308;  alias, 0 drivers
v0x55c3f36563b0_0 .net "d", 7 0, o0x7ff304e6f338;  alias, 0 drivers
v0x55c3f3656490_0 .var "out", 7 0;
v0x55c3f36565c0_0 .net "s", 1 0, v0x55c3f365e180_0;  alias, 1 drivers
E_0x55c3f3656050/0 .event edge, v0x55c3f36565c0_0, v0x55c3f36563b0_0, v0x55c3f36562c0_0, v0x55c3f36561e0_0;
E_0x55c3f3656050/1 .event edge, v0x55c3f36560e0_0;
E_0x55c3f3656050 .event/or E_0x55c3f3656050/0, E_0x55c3f3656050/1;
S_0x55c3f36567a0 .scope module, "mux_5" "mux2" 4 33, 6 50 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55c3f3656970 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55c3f3656a40_0 .net "d0", 7 0, L_0x55c3f3671810;  alias, 1 drivers
v0x55c3f3656b70_0 .net "d1", 7 0, L_0x55c3f3672730;  1 drivers
v0x55c3f3656c50_0 .net "s", 0 0, v0x55c3f365dfa0_0;  alias, 1 drivers
v0x55c3f3656cf0_0 .net "y", 7 0, L_0x55c3f3672690;  alias, 1 drivers
L_0x55c3f3672690 .functor MUXZ 8, L_0x55c3f3671810, L_0x55c3f3672730, v0x55c3f365dfa0_0, C4<>;
S_0x55c3f3656e80 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55c3f3657050 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55c3f3657190_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  alias, 1 drivers
v0x55c3f3657250_0 .net "d", 9 0, L_0x55c3f3672060;  alias, 1 drivers
v0x55c3f3657340_0 .var "q", 9 0;
v0x55c3f3657440_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
S_0x55c3f3657560 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55c3f3657850_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  alias, 1 drivers
v0x55c3f3657910_0 .net "inpush", 9 0, v0x55c3f3657340_0;  alias, 1 drivers
v0x55c3f36579d0 .array "mem", 7 0, 9 0;
v0x55c3f3657a70_0 .var "outpop", 9 0;
v0x55c3f3657b30_0 .net "pop", 0 0, v0x55c3f365db90_0;  alias, 1 drivers
v0x55c3f3657c20_0 .net "push", 0 0, v0x55c3f365dc80_0;  alias, 1 drivers
v0x55c3f3657ce0_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
v0x55c3f3657dd0_0 .var "sp", 2 0;
E_0x55c3f36577d0/0 .event edge, v0x55c3f3657b30_0, v0x55c3f3657c20_0;
E_0x55c3f36577d0/1 .event posedge, v0x55c3f3653ba0_0;
E_0x55c3f36577d0 .event/or E_0x55c3f36577d0/0, E_0x55c3f36577d0/1;
S_0x55c3f3657fb0 .scope module, "reg1" "registro" 4 35, 6 38 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55c3f3658180 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55c3f36582d0_0 .net "clk", 0 0, L_0x55c3f36731b0;  alias, 1 drivers
v0x55c3f36583b0_0 .net "d", 7 0, L_0x55c3f3672690;  alias, 1 drivers
v0x55c3f36584a0_0 .var "q", 7 0;
v0x55c3f3658570_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
E_0x55c3f3636f00 .event posedge, v0x55c3f3653ba0_0, v0x55c3f36582d0_0;
S_0x55c3f36586c0 .scope module, "reg2" "registro" 4 37, 6 38 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55c3f3658890 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55c3f3658a50_0 .net "clk", 0 0, L_0x55c3f3673220;  alias, 1 drivers
v0x55c3f3658b30_0 .net "d", 7 0, L_0x55c3f3672690;  alias, 1 drivers
v0x55c3f3658c40_0 .var "q", 7 0;
v0x55c3f3658d00_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
E_0x55c3f36589d0 .event posedge, v0x55c3f3653ba0_0, v0x55c3f3658a50_0;
S_0x55c3f3658e50 .scope module, "reg3" "registro" 4 39, 6 38 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55c3f3658fd0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55c3f3659190_0 .net "clk", 0 0, L_0x55c3f3673320;  alias, 1 drivers
v0x55c3f3659270_0 .net "d", 7 0, L_0x55c3f3672690;  alias, 1 drivers
v0x55c3f3659330_0 .var "q", 7 0;
v0x55c3f3659420_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
E_0x55c3f3659110 .event posedge, v0x55c3f3653ba0_0, v0x55c3f3659190_0;
S_0x55c3f3659570 .scope module, "reg4" "registro" 4 41, 6 38 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x55c3f3659740 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55c3f3659900_0 .net "clk", 0 0, L_0x55c3f3673390;  alias, 1 drivers
v0x55c3f36599e0_0 .net "d", 7 0, L_0x55c3f3672690;  alias, 1 drivers
v0x55c3f3659aa0_0 .var "q", 7 0;
v0x55c3f3659b90_0 .net "reset", 0 0, v0x55c3f36607b0_0;  alias, 1 drivers
E_0x55c3f3659880 .event posedge, v0x55c3f3653ba0_0, v0x55c3f3659900_0;
S_0x55c3f3659ce0 .scope module, "regpro1" "regprog" 4 29, 6 101 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x55c3f3671f60 .functor BUFZ 8, L_0x55c3f3672220, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c3f3659ee0_0 .net *"_s0", 7 0, L_0x55c3f3672220;  1 drivers
v0x55c3f3659fe0_0 .net *"_s3", 7 0, L_0x55c3f36722c0;  1 drivers
v0x55c3f365a0c0_0 .net *"_s4", 9 0, L_0x55c3f3672360;  1 drivers
L_0x7ff304e252e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c3f365a1b0_0 .net *"_s7", 1 0, L_0x7ff304e252e8;  1 drivers
v0x55c3f365a290_0 .net "clk", 0 0, v0x55c3f365ffb0_0;  alias, 1 drivers
v0x55c3f365a380_0 .net "rd", 7 0, L_0x55c3f3671f60;  alias, 1 drivers
v0x55c3f365a440 .array "regb", 255 0, 7 0;
v0x55c3f365a4e0_0 .net "wd", 7 0, L_0x55c3f3671150;  alias, 1 drivers
v0x55c3f365a5f0_0 .net "we4", 0 0, v0x55c3f365e3a0_0;  alias, 1 drivers
v0x55c3f365a6b0_0 .net "wra", 11 0, L_0x55c3f3672450;  1 drivers
L_0x55c3f3672220 .array/port v0x55c3f365a440, L_0x55c3f3672360;
L_0x55c3f36722c0 .part L_0x55c3f3672450, 4, 8;
L_0x55c3f3672360 .concat [ 8 2 0 0], L_0x55c3f36722c0, L_0x7ff304e252e8;
S_0x55c3f365a830 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55c3f36288c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55c3f365aa20_0 .net "a", 9 0, v0x55c3f3657340_0;  alias, 1 drivers
L_0x7ff304e252a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c3f365ab00_0 .net "b", 9 0, L_0x7ff304e252a0;  1 drivers
v0x55c3f365abe0_0 .net "y", 9 0, L_0x55c3f3671ec0;  alias, 1 drivers
L_0x55c3f3671ec0 .arith/sum 10, v0x55c3f3657340_0, L_0x7ff304e252a0;
S_0x55c3f365d570 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x55c3f3629f20;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
v0x55c3f365d9a0_0 .var "op_alu", 2 0;
v0x55c3f365dad0_0 .net "opcode", 15 0, L_0x55c3f3673450;  alias, 1 drivers
v0x55c3f365db90_0 .var "pop", 0 0;
v0x55c3f365dc80_0 .var "push", 0 0;
v0x55c3f365dd70_0 .var "s_inc", 0 0;
v0x55c3f365deb0_0 .var "s_inm", 1 0;
v0x55c3f365dfa0_0 .var "s_out", 0 0;
v0x55c3f365e090_0 .var "s_pila", 0 0;
v0x55c3f365e180_0 .var "s_port", 1 0;
v0x55c3f365e2b0_0 .var "we3", 0 0;
v0x55c3f365e3a0_0 .var "we4", 0 0;
v0x55c3f365e490_0 .var "we5", 0 0;
v0x55c3f365e530_0 .var "wez", 0 0;
v0x55c3f365e620_0 .net "z", 0 0, v0x55c3f3653b00_0;  alias, 1 drivers
E_0x55c3f365d940 .event edge, v0x55c3f365ba10_0;
    .scope S_0x55c3f3656e80;
T_0 ;
    %wait E_0x55c3f3637350;
    %load/vec4 v0x55c3f3657440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c3f3657340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c3f3657250_0;
    %assign/vec4 v0x55c3f3657340_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c3f3653cf0;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55c3f3654440 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55c3f36512f0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55c3f3652740 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55c3f36512f0;
T_3 ;
    %wait E_0x55c3f35d2360;
    %load/vec4 v0x55c3f36529a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55c3f36528c0_0;
    %load/vec4 v0x55c3f36527e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3f3652740, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c3f3654cc0;
T_4 ;
    %wait E_0x55c3f3637120;
    %load/vec4 v0x55c3f36554d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55c3f3655020_0;
    %assign/vec4 v0x55c3f36553c0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55c3f3655130_0;
    %assign/vec4 v0x55c3f36553c0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55c3f36551f0_0;
    %assign/vec4 v0x55c3f36553c0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55c3f36552e0_0;
    %assign/vec4 v0x55c3f36553c0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c3f35cc500;
T_5 ;
    %wait E_0x55c3f35d2160;
    %load/vec4 v0x55c3f3650ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x55c3f3616250_0;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x55c3f3616250_0;
    %inv;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x55c3f3616250_0;
    %load/vec4 v0x55c3f3616320_0;
    %add;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x55c3f3616250_0;
    %load/vec4 v0x55c3f3616320_0;
    %sub;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x55c3f3616250_0;
    %load/vec4 v0x55c3f3616320_0;
    %and;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x55c3f3616250_0;
    %load/vec4 v0x55c3f3616320_0;
    %or;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x55c3f3616250_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x55c3f3616320_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55c3f3650f80_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c3f3653670;
T_6 ;
    %wait E_0x55c3f3637350;
    %load/vec4 v0x55c3f3653ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c3f3653b00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c3f3653830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55c3f3653a00_0;
    %assign/vec4 v0x55c3f3653b00_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c3f3657560;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f3657dd0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x55c3f3657560;
T_8 ;
    %wait E_0x55c3f36577d0;
    %load/vec4 v0x55c3f3657ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f3657dd0_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x55c3f3657c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55c3f3657910_0;
    %load/vec4 v0x55c3f3657dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55c3f36579d0, 4, 0;
    %load/vec4 v0x55c3f3657dd0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c3f3657dd0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55c3f3657a70_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x55c3f3657b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55c3f3657dd0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55c3f3657dd0_0, 0, 3;
    %load/vec4 v0x55c3f3657dd0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c3f36579d0, 4;
    %store/vec4 v0x55c3f3657a70_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c3f3659ce0;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x55c3f365a440 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55c3f3659ce0;
T_10 ;
    %wait E_0x55c3f35d2360;
    %load/vec4 v0x55c3f365a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55c3f365a4e0_0;
    %load/vec4 v0x55c3f365a6b0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c3f365a440, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c3f3655d90;
T_11 ;
    %wait E_0x55c3f3656050;
    %load/vec4 v0x55c3f36565c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55c3f36560e0_0;
    %assign/vec4 v0x55c3f3656490_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55c3f36561e0_0;
    %assign/vec4 v0x55c3f3656490_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55c3f36562c0_0;
    %assign/vec4 v0x55c3f3656490_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55c3f36563b0_0;
    %assign/vec4 v0x55c3f3656490_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c3f3657fb0;
T_12 ;
    %wait E_0x55c3f3636f00;
    %load/vec4 v0x55c3f3658570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c3f36584a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55c3f36583b0_0;
    %assign/vec4 v0x55c3f36584a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c3f36586c0;
T_13 ;
    %wait E_0x55c3f36589d0;
    %load/vec4 v0x55c3f3658d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c3f3658c40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55c3f3658b30_0;
    %assign/vec4 v0x55c3f3658c40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c3f3658e50;
T_14 ;
    %wait E_0x55c3f3659110;
    %load/vec4 v0x55c3f3659420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c3f3659330_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c3f3659270_0;
    %assign/vec4 v0x55c3f3659330_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c3f3659570;
T_15 ;
    %wait E_0x55c3f3659880;
    %load/vec4 v0x55c3f3659b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c3f3659aa0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55c3f36599e0_0;
    %assign/vec4 v0x55c3f3659aa0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c3f365d570;
T_16 ;
    %wait E_0x55c3f365d940;
    %load/vec4 v0x55c3f365dad0_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_16.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_16.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_16.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_16.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_16.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_16.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_16.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_16.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_16.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_16.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_16.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_16.11, 4;
    %jmp T_16.13;
T_16.0 ;
    %load/vec4 v0x55c3f365dad0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %jmp T_16.13;
T_16.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %jmp T_16.13;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %jmp T_16.13;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %load/vec4 v0x55c3f365e620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %jmp T_16.15;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
T_16.15 ;
    %jmp T_16.13;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %load/vec4 v0x55c3f365e620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
T_16.17 ;
    %jmp T_16.13;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %jmp T_16.13;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %jmp T_16.13;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %load/vec4 v0x55c3f365dad0_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %jmp T_16.13;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %jmp T_16.13;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %jmp T_16.13;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %jmp T_16.13;
T_16.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365db90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365e090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365e180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365dfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365dd70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c3f365deb0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c3f365d9a0_0, 0, 3;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55c3f362b110;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f365ffb0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f365ffb0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c3f362b110;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c3f36607b0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c3f36607b0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55c3f362b110;
T_19 ;
    %delay 54000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
