
*** Running vivado
    with args -log vga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vga_top.tcl -notrace
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_top' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_top.vhd:28]
INFO: [Synth 8-3491] module 'frog' declared at 'C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/frog.vhd:6' bound to instance 'add_frog' of component 'frog' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'frog' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/frog.vhd:23]
WARNING: [Synth 8-614] signal 'frog_deadx' is read in the process but is not in the sensitivity list [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/frog.vhd:88]
WARNING: [Synth 8-614] signal 'frog_deady' is read in the process but is not in the sensitivity list [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/frog.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'frog' (1#1) [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/frog.vhd:23]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:5' bound to instance 'vga_driver' of component 'vga_sync' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element sync_pr.video_on_reg was removed.  [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (2#1) [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_sync.vhd:21]
INFO: [Synth 8-3491] module 'leddec' declared at 'C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/leddec.vhd:4' bound to instance 'led_driver' of component 'leddec' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_top.vhd:152]
INFO: [Synth 8-638] synthesizing module 'leddec' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/leddec.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'leddec' (3#1) [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/leddec.vhd:13]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0.vhd:10' bound to instance 'clk_wiz_0_inst' of component 'clk_wiz_0' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0.vhd:19]
INFO: [Synth 8-3491] module 'clk_wiz_0_clk_wiz' declared at 'C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:10' bound to instance 'U0' of component 'clk_wiz_0_clk_wiz' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0.vhd:34]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:19]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.312500 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:61]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:123]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (5#1) [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/clk_wiz_0.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (6#1) [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/vga_top.vhd:28]
WARNING: [Synth 8-3917] design vga_top has port vga_red[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_red[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_blue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.168 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1247.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/constrs_1/new/frogger.xdc]
Finished Parsing XDC File [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/constrs_1/new/frogger.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/constrs_1/new/frogger.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1267.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1267.484 ; gain = 20.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1267.484 ; gain = 20.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1267.484 ; gain = 20.316
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'win_on_reg' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/frog.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'frog_on_reg' [C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.srcs/sources_1/new/frog.vhd:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1267.484 ; gain = 20.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 37    
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 18    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 5     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design vga_top has port vga_red[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_red[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[1] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_green[0] driven by constant 0
WARNING: [Synth 8-3917] design vga_top has port vga_blue[0] driven by constant 0
WARNING: [Synth 8-264] enable of latch \add_frog/win_on_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \add_frog/win_on_reg  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1267.484 ; gain = 20.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1267.484 ; gain = 20.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \add_frog/win_on_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \add_frog/win_on_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \add_frog/win_on_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \add_frog/win_on_reg  is always disabled
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1267.484 ; gain = 20.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (add_frog/win_on_reg) is unused and will be removed from module vga_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |    85|
|3     |LUT1       |    13|
|4     |LUT2       |   106|
|5     |LUT3       |    44|
|6     |LUT4       |   133|
|7     |LUT5       |   187|
|8     |LUT6       |   139|
|9     |MMCME2_ADV |     1|
|10    |FDRE       |   189|
|11    |FDSE       |     6|
|12    |LD         |     1|
|13    |IBUF       |     6|
|14    |OBUF       |    21|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1272.984 ; gain = 5.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1272.984 ; gain = 25.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1274.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1285.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: 905d1902
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1285.512 ; gain = 38.344
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alex/OneDrive - stevens.edu/Documents/School/S2022/CPE487/FinalProject/project_1/project_1.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 13 14:17:10 2022...
