0.7
2020.2
May 22 2024
18:54:44
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_cell_parallel.sv,1765454096,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv,,gru_cell_parallel,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_hidden_state_element.sv,1765306694,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv,,gru_hidden_state_element,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_new_gate_element.sv,1765306694,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv,,gru_new_gate_element,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_reset_gate_element.sv,1765306694,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv,,gru_reset_gate_element,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/gru_update_gate_element.sv,1765306694,systemVerilog,,/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tb_gru_cell_parallel.sv,,gru_update_gate_element,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/tb_gru_cell_parallel.sv,1765454096,systemVerilog,,,,tb_gru_cell_parallel,,uvm,,,,,,
/home/lex/Documents/git/gru-hardware-implementation-and-optimization/optimizedImplementation/vivado_proj/gru_proj.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
