# Synopsys Constraint Checker(syntax only), version maplat, Build 1368R, built Jan  8 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Nov 21 17:44:38 2016


##### DESIGN INFO #######################################################

Top View:                "TOP_ADPLL"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                               Requested     Requested     Clock        Clock              
Clock                               Frequency     Period        Type         Group              
------------------------------------------------------------------------------------------------
TOP_ADPLL|RA5                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_0
pif_flasher|xclk_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_1
================================================================================================
