// ADS I Class Project
// Pipelined RISC-V Core - WB Stage
//
// Chair of Electronic Design Automation, RPTU in Kaiserslautern
// File created on 01/09/2026 by Tobias Jauch (@tojauch)


/*
Writeback (WB) Stage: result storage and register file updates

Register File Interface:
    regFileReq: write request bundle
        regFileReq.addr: destination register index
        regFileReq.data: result value to write
        regFileReq.wr_en: write enable signal

Inputs:
    aluResult: computation result from pipeline
    rd: destination register address

Internal Signals:
    Result forwarding paths
    Write enable control

Functionality:
    Forward aluResult to register file write port
    Set write address to rd
    Assert wr_en = true for all R-type and I-type instructions
    Output result on check_res for verification and debugging

Outputs:
    check_res: result value for verification
*/

package core_tile

import chisel3._

// -----------------------------------------
// Writeback Stage
// -----------------------------------------

class WB extends Module {
  val io = IO(new Bundle {

    // Inputs from MEM barrier
    val aluRes    = Input(UInt(32.W))
    val rd        = Input(UInt(5.W))
    val regWrite  = Input(Bool())
    val exception = Input(Bool())

    // Outputs back to ID stage
    val wbData   = Output(UInt(32.W))
    val rdOut    = Output(UInt(5.W))
    val regWriteOut = Output(Bool())

    // Output to testbench
    val exceptionOut = Output(Bool())
  })

  // ------------------------------------------------------------
  // Writeback logic
  // ------------------------------------------------------------
  io.wbData       := io.aluRes
  io.rdOut        := io.rd
  io.regWriteOut  := io.regWrite
  io.exceptionOut := io.exception
}
