{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527238012119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527238012126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 16:46:51 2018 " "Processing started: Fri May 25 16:46:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527238012126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527238012126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Type_system -c Type_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off Type_system -c Type_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527238012126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527238013012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527238013013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "type_system.v 1 1 " "Found 1 design units, including 1 entities, in source file type_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Type_system " "Found entity 1: Type_system" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527238022161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527238022161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file array_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Array_KeyBoard " "Found entity 1: Array_KeyBoard" {  } { { "Array_KeyBoard.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Array_KeyBoard.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527238022163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527238022163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527238022164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527238022164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_led " "Found entity 1: Segment_led" {  } { { "Segment_led.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Segment_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527238022165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527238022165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Type_system " "Elaborating entity \"Type_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527238022337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_KeyBoard Array_KeyBoard:u1 " "Elaborating entity \"Array_KeyBoard\" for hierarchy \"Array_KeyBoard:u1\"" {  } { { "Type_system.v" "u1" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527238022351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:u2 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:u2\"" {  } { { "Type_system.v" "u2" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527238022384 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Decoder.v(31) " "Verilog HDL Case Statement information at Decoder.v(31): all case item expressions in this case statement are onehot" {  } { { "Decoder.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Decoder.v" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1527238022384 "|Type_system|Decoder:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_led Segment_led:u3 " "Elaborating entity \"Segment_led\" for hierarchy \"Segment_led:u3\"" {  } { { "Type_system.v" "u3" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527238022397 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Array_KeyBoard.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Array_KeyBoard.v" 68 -1 0 } } { "Array_KeyBoard.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Array_KeyBoard.v" 101 -1 0 } } { "Array_KeyBoard.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Array_KeyBoard.v" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1527238022915 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1527238022915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[1\] VCC " "Pin \"seg_1\[1\]\" is stuck at VCC" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527238022960 "|Type_system|seg_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[2\] VCC " "Pin \"seg_1\[2\]\" is stuck at VCC" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527238022960 "|Type_system|seg_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[6\] GND " "Pin \"seg_1\[6\]\" is stuck at GND" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527238022960 "|Type_system|seg_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[7\] GND " "Pin \"seg_1\[7\]\" is stuck at GND" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527238022960 "|Type_system|seg_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[8\] GND " "Pin \"seg_1\[8\]\" is stuck at GND" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527238022960 "|Type_system|seg_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_2\[7\] GND " "Pin \"seg_2\[7\]\" is stuck at GND" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527238022960 "|Type_system|seg_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_2\[8\] GND " "Pin \"seg_2\[8\]\" is stuck at GND" {  } { { "Type_system.v" "" { Text "F:/Fpga_Project/BaseBoard3.0_Demo/LAB1_Type_system/Type_system.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527238022960 "|Type_system|seg_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527238022960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527238023021 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527238023346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527238023527 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527238023527 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527238023635 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527238023635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527238023635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527238023635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527238023677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 16:47:03 2018 " "Processing ended: Fri May 25 16:47:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527238023677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527238023677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527238023677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527238023677 ""}
