
nios_software.elf:     file format elf32-littlenios2
nios_software.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00008230

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x00002c98 memsz 0x00002c98 flags r-x
    LOAD off    0x00003cb8 vaddr 0x0000acb8 paddr 0x0000c31c align 2**12
         filesz 0x00001664 memsz 0x00001664 flags rw-
    LOAD off    0x00005980 vaddr 0x0000d980 paddr 0x0000d980 align 2**12
         filesz 0x00000000 memsz 0x00000134 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002a50  00008230  00008230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000038  0000ac80  0000ac80  00003c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001664  0000acb8  0000c31c  00003cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000134  0000d980  0000d980  00005980  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  0000dab4  0000dab4  0000531c  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0000531c  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000618  00000000  00000000  00005340  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007b0b  00000000  00000000  00005958  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002b59  00000000  00000000  0000d463  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002c6f  00000000  00000000  0000ffbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000c2c  00000000  00000000  00012c2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001d14  00000000  00000000  00013858  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000cd1  00000000  00000000  0001556c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  00016240  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000001d8  00000000  00000000  00016280  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001812e  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00018131  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001813d  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001813e  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0001813f  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00018143  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00018147  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0001814b  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  00018156  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00018161  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  0001816c  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000022  00000000  00000000  00018177  2**0
                  CONTENTS, READONLY
 29 .jdi          0000556c  00000000  00000000  00018199  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     0005669a  00000000  00000000  0001d705  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
00008230 l    d  .text	00000000 .text
0000ac80 l    d  .rodata	00000000 .rodata
0000acb8 l    d  .rwdata	00000000 .rwdata
0000d980 l    d  .bss	00000000 .bss
0000dab4 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../nios_software_bsp//obj/HAL/src/crt0.o
00008268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 alt_load.c
0000870c l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000088a4 l     F .text	00000034 alt_dev_reg
0000acb8 l     O .rwdata	00001060 jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00008b80 l     F .text	0000020c altera_avalon_jtag_uart_irq
00008d8c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00009648 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0000977c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000097a8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00009c08 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00009d68 l     F .text	0000003c alt_get_errno
00009da4 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0000bec0 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000d9ac g     O .bss	00000004 alt_instruction_exception_handler
000087f8 g     F .text	0000007c alt_main
0000d9b4 g     O .bss	00000100 alt_irq
0000c31c g       *ABS*	00000000 __flash_rwdata_start
0000846c g     F .text	000000ac audioRegWrite
0000a214 g     F .text	00000024 altera_nios2_gen2_irq_init
00008000 g     F .entry	0000000c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
0000c2ec g     O .rwdata	00000004 ledsBasePtr
0000d9b0 g     O .bss	00000004 errno
0000d998 g     O .bss	00000004 alt_argv
000142e4 g       *ABS*	00000000 _gp
00008874 g     F .text	00000030 usleep
0000bd40 g     O .rwdata	00000180 alt_fd_list
0000a238 g     F .text	00000090 alt_find_dev
0000a5f8 g     F .text	00000148 memcpy
00009cec g     F .text	0000007c alt_io_redirect
0000ac80 g       *ABS*	00000000 __DTOR_END__
0000a494 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0000862c g     F .text	00000078 i2cStart
00008f84 g     F .text	0000021c altera_avalon_jtag_uart_read
00008000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
0000ab68 g     F .text	00000064 .hidden __udivsi3
0000c300 g     O .rwdata	00000004 alt_max_fd
0000d984 g     O .bss	00000004 second
0000c314 g     O .rwdata	00000004 _global_impure_ptr
0000dab4 g       *ABS*	00000000 __bss_end
00009b18 g     F .text	000000f0 alt_iic_isr_register
0000a10c g     F .text	00000108 alt_tick
000086a4 g     F .text	00000068 i2cStop
00009acc g     F .text	0000004c alt_ic_irq_enabled
0000a070 g     F .text	0000009c alt_alarm_stop
0000d9a0 g     O .bss	00000004 alt_irq_active
000080fc g     F .exceptions	000000d4 alt_irq_handler
0000bd18 g     O .rwdata	00000028 alt_dev_null
0000975c g     F .text	00000020 alt_dcache_flush_all
0000c31c g       *ABS*	00000000 __ram_rwdata_end
0000c2f8 g     O .rwdata	00000008 alt_dev_list
0000acb8 g       *ABS*	00000000 __ram_rodata_end
0000abcc g     F .text	00000058 .hidden __umodsi3
0000dab4 g       *ABS*	00000000 end
00008ac0 g     F .text	000000c0 altera_avalon_jtag_uart_init
000081d0 g     F .exceptions	00000060 alt_instruction_exception_entry
0000ac80 g       *ABS*	00000000 __CTOR_LIST__
00010000 g       *ABS*	00000000 __alt_stack_pointer
000091a0 g     F .text	00000224 altera_avalon_jtag_uart_write
0000a8f0 g     F .text	00000180 __call_exitprocs
00008230 g     F .text	0000003c _start
0000d9a4 g     O .bss	00000004 _alt_tick_rate
0000d9a8 g     O .bss	00000004 _alt_nticks
00008910 g     F .text	0000004c alt_sys_init
0000a7d8 g     F .text	00000118 __register_exitproc
0000831c g     F .text	00000150 codecInit
00008e2c g     F .text	00000068 altera_avalon_jtag_uart_close
0000ac24 g     F .text	00000028 .hidden __mulsi3
0000acb8 g       *ABS*	00000000 __ram_rwdata_start
0000ac80 g       *ABS*	00000000 __ram_rodata_start
0000895c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0000a3d0 g     F .text	000000c4 alt_get_fd
000094f0 g     F .text	00000158 alt_busy_sleep
0000a57c g     F .text	0000007c memcmp
00008a1c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0000dab4 g       *ABS*	00000000 __alt_stack_base
00008a6c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
0000c2e4 g     O .rwdata	00000004 i2cDataBit_ptr
0000a2c8 g     F .text	00000108 alt_find_file
000097e4 g     F .text	000000a4 alt_dev_llist_insert
0000d980 g       *ABS*	00000000 __bss_start
0000826c g     F .text	000000b0 main
0000d99c g     O .bss	00000004 alt_envp
000089bc g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000c304 g     O .rwdata	00000004 alt_errno
0000aa70 g     F .text	00000084 .hidden __divsi3
0000ac80 g       *ABS*	00000000 __CTOR_END__
0000ac80 g       *ABS*	00000000 __flash_rodata_start
0000ac80 g       *ABS*	00000000 __DTOR_LIST__
000088d8 g     F .text	00000038 alt_irq_init
00009fec g     F .text	00000084 alt_release_fd
0000a530 g     F .text	00000014 atexit
0000c318 g     O .rwdata	00000004 _impure_ptr
0000d994 g     O .bss	00000004 alt_argc
000098e8 g     F .text	00000060 _do_dtors
00008020 g       .exceptions	00000000 alt_irq_entry
0000d980 g     O .bss	00000004 busBridgePtr
0000c2f0 g     O .rwdata	00000008 alt_fs_list
00008020 g       *ABS*	00000000 __ram_exceptions_start
0000d988 g     O .bss	00000004 third
00009968 g     F .text	00000050 alt_ic_isr_register
0000d98c g     O .bss	00000004 first
0000c2e8 g     O .rwdata	00000004 i2cClockBit_ptr
0000c31c g       *ABS*	00000000 _edata
0000dab4 g       *ABS*	00000000 _end
00008230 g       *ABS*	00000000 __ram_exceptions_end
00008e94 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00009a40 g     F .text	0000008c alt_ic_irq_disable
0000a544 g     F .text	00000038 exit
0000aaf4 g     F .text	00000074 .hidden __modsi3
00010000 g       *ABS*	00000000 __alt_data_end
00008020 g     F .exceptions	00000000 alt_exception
0000ac4c g     F .text	00000034 _exit
000093c4 g     F .text	0000012c alt_alarm_start
00008518 g     F .text	00000114 i2cWriteByte
0000a740 g     F .text	00000098 strlen
00009e90 g     F .text	0000015c open
00009948 g     F .text	00000020 alt_icache_flush_all
0000c308 g     O .rwdata	00000004 alt_priority_mask
000099b8 g     F .text	00000088 alt_ic_irq_enable
0000d990 g     O .bss	00000004 dataToWrite
0000c30c g     O .rwdata	00000008 alt_alarm_list
00009888 g     F .text	00000060 _do_ctors
00009684 g     F .text	000000d8 close
00008774 g     F .text	00000084 alt_load



Disassembly of section .entry:

00008000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8000:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8004:	08608c14 	ori	at,at,33328
    jmp r1
    8008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

00008020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
    8020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
    8024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
    8028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
    802c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
    8030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
    8034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
    8038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
    803c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
    8040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
    8044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
    8048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
    804c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
    8050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
    8054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
    8058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
    805c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
    8060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
    8064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
    8068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
    806c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    8070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
    8074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
    8078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
    807c:	10000326 	beq	r2,zero,808c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
    8080:	20000226 	beq	r4,zero,808c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
    8084:	00080fc0 	call	80fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
    8088:	00000706 	br	80a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
    808c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
    8090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
    8094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
    8098:	00081d00 	call	81d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
    809c:	1000021e 	bne	r2,zero,80a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
    80a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    80a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
    80a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
    80ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
    80b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
    80b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
    80b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
    80bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
    80c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
    80c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
    80c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
    80cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
    80d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
    80d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
    80d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
    80dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
    80e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
    80e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
    80e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
    80ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
    80f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
    80f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
    80f8:	ef80083a 	eret

000080fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
    80fc:	defff904 	addi	sp,sp,-28
    8100:	dfc00615 	stw	ra,24(sp)
    8104:	df000515 	stw	fp,20(sp)
    8108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
    810c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8110:	0005313a 	rdctl	r2,ipending
    8114:	e0bffe15 	stw	r2,-8(fp)

  return active;
    8118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
    811c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
    8120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
    8124:	00800044 	movi	r2,1
    8128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
    812c:	e0fffb17 	ldw	r3,-20(fp)
    8130:	e0bffc17 	ldw	r2,-16(fp)
    8134:	1884703a 	and	r2,r3,r2
    8138:	10001426 	beq	r2,zero,818c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
    813c:	00800074 	movhi	r2,1
    8140:	10b66d04 	addi	r2,r2,-9804
    8144:	e0fffd17 	ldw	r3,-12(fp)
    8148:	180690fa 	slli	r3,r3,3
    814c:	10c5883a 	add	r2,r2,r3
    8150:	10c00017 	ldw	r3,0(r2)
    8154:	00800074 	movhi	r2,1
    8158:	10b66d04 	addi	r2,r2,-9804
    815c:	e13ffd17 	ldw	r4,-12(fp)
    8160:	200890fa 	slli	r4,r4,3
    8164:	1105883a 	add	r2,r2,r4
    8168:	10800104 	addi	r2,r2,4
    816c:	10800017 	ldw	r2,0(r2)
    8170:	1009883a 	mov	r4,r2
    8174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
    8178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    817c:	0005313a 	rdctl	r2,ipending
    8180:	e0bfff15 	stw	r2,-4(fp)

  return active;
    8184:	e0bfff17 	ldw	r2,-4(fp)
    8188:	00000706 	br	81a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
    818c:	e0bffc17 	ldw	r2,-16(fp)
    8190:	1085883a 	add	r2,r2,r2
    8194:	e0bffc15 	stw	r2,-16(fp)
      i++;
    8198:	e0bffd17 	ldw	r2,-12(fp)
    819c:	10800044 	addi	r2,r2,1
    81a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
    81a4:	003fe106 	br	812c <_gp+0xffff3e48>

    active = alt_irq_pending ();
    81a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
    81ac:	e0bffb17 	ldw	r2,-20(fp)
    81b0:	103fdb1e 	bne	r2,zero,8120 <_gp+0xffff3e3c>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
    81b4:	0001883a 	nop
}
    81b8:	0001883a 	nop
    81bc:	e037883a 	mov	sp,fp
    81c0:	dfc00117 	ldw	ra,4(sp)
    81c4:	df000017 	ldw	fp,0(sp)
    81c8:	dec00204 	addi	sp,sp,8
    81cc:	f800283a 	ret

000081d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
    81d0:	defffb04 	addi	sp,sp,-20
    81d4:	dfc00415 	stw	ra,16(sp)
    81d8:	df000315 	stw	fp,12(sp)
    81dc:	df000304 	addi	fp,sp,12
    81e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
    81e4:	00bfffc4 	movi	r2,-1
    81e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
    81ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
    81f0:	d0a5b217 	ldw	r2,-26936(gp)
    81f4:	10000726 	beq	r2,zero,8214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
    81f8:	d0a5b217 	ldw	r2,-26936(gp)
    81fc:	e0fffd17 	ldw	r3,-12(fp)
    8200:	e1bffe17 	ldw	r6,-8(fp)
    8204:	e17fff17 	ldw	r5,-4(fp)
    8208:	1809883a 	mov	r4,r3
    820c:	103ee83a 	callr	r2
    8210:	00000206 	br	821c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
    8214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
    8218:	0005883a 	mov	r2,zero
}
    821c:	e037883a 	mov	sp,fp
    8220:	dfc00117 	ldw	ra,4(sp)
    8224:	df000017 	ldw	fp,0(sp)
    8228:	dec00204 	addi	sp,sp,8
    822c:	f800283a 	ret

Disassembly of section .text:

00008230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    8230:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
    8234:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
    8238:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    823c:	d690b914 	ori	gp,gp,17124
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    8240:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    8244:	10b66014 	ori	r2,r2,55680

    movhi r3, %hi(__bss_end)
    8248:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    824c:	18f6ad14 	ori	r3,r3,55988

    beq r2, r3, 1f
    8250:	10c00326 	beq	r2,r3,8260 <_start+0x30>

0:
    stw zero, (r2)
    8254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    8258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    825c:	10fffd36 	bltu	r2,r3,8254 <_gp+0xffff3f70>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    8260:	00087740 	call	8774 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    8264:	00087f80 	call	87f8 <alt_main>

00008268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    8268:	003fff06 	br	8268 <_gp+0xffff3f84>

0000826c <main>:
// +++++++++++++++++++++++++++ Misc. Defines +++++++++++++++++++++++++++++++++++++
#define CODEC_I2C_ADDR  0x34
#define FALSE 0
#define TRUE 1

int main(void) {
    826c:	defffd04 	addi	sp,sp,-12
    8270:	dfc00215 	stw	ra,8(sp)
    8274:	df000115 	stw	fp,4(sp)
    8278:	df000104 	addi	fp,sp,4

  volatile bool final_result;
  final_result = FALSE;
    827c:	e03fff05 	stb	zero,-4(fp)
	final_result = codecInit();
    8280:	000831c0 	call	831c <codecInit>
    8284:	e0bfff05 	stb	r2,-4(fp)

	while (1) {
    dataToWrite = 0x12345678;
    8288:	00848d34 	movhi	r2,4660
    828c:	10959e04 	addi	r2,r2,22136
    8290:	d0a5ab15 	stw	r2,-26964(gp)
		leds = 0xabcd;
    8294:	d0a00217 	ldw	r2,-32760(gp)
    8298:	00eaf354 	movui	r3,43981
    829c:	10c00015 	stw	r3,0(r2)
    *busBridgePtr = dataToWrite;
    82a0:	d0a5a717 	ldw	r2,-26980(gp)
    82a4:	d0e5ab17 	ldw	r3,-26964(gp)
    82a8:	10c00015 	stw	r3,0(r2)
    dataToWrite += 0x01010101;
    82ac:	d0e5ab17 	ldw	r3,-26964(gp)
    82b0:	00804074 	movhi	r2,257
    82b4:	10804044 	addi	r2,r2,257
    82b8:	1885883a 	add	r2,r3,r2
    82bc:	d0a5ab15 	stw	r2,-26964(gp)
    *(busBridgePtr + 1) = dataToWrite;
    82c0:	d0a5a717 	ldw	r2,-26980(gp)
    82c4:	10800104 	addi	r2,r2,4
    82c8:	d0e5ab17 	ldw	r3,-26964(gp)
    82cc:	10c00015 	stw	r3,0(r2)
    dataToWrite += 0x01010101;
    82d0:	d0e5ab17 	ldw	r3,-26964(gp)
    82d4:	00804074 	movhi	r2,257
    82d8:	10804044 	addi	r2,r2,257
    82dc:	1885883a 	add	r2,r3,r2
    82e0:	d0a5ab15 	stw	r2,-26964(gp)
    *(busBridgePtr + 2) = dataToWrite;
    82e4:	d0a5a717 	ldw	r2,-26980(gp)
    82e8:	10800204 	addi	r2,r2,8
    82ec:	d0e5ab17 	ldw	r3,-26964(gp)
    82f0:	10c00015 	stw	r3,0(r2)

    first  = *busBridgePtr;
    82f4:	d0a5a717 	ldw	r2,-26980(gp)
    82f8:	10800017 	ldw	r2,0(r2)
    82fc:	d0a5aa15 	stw	r2,-26968(gp)
    second = *(busBridgePtr + 1);
    8300:	d0a5a717 	ldw	r2,-26980(gp)
    8304:	10800117 	ldw	r2,4(r2)
    8308:	d0a5a815 	stw	r2,-26976(gp)
    third  = *(busBridgePtr + 2);
    830c:	d0a5a717 	ldw	r2,-26980(gp)
    8310:	10800217 	ldw	r2,8(r2)
    8314:	d0a5a915 	stw	r2,-26972(gp)
	}
    8318:	003fdb06 	br	8288 <_gp+0xffff3fa4>

0000831c <codecInit>:
}

// ++++++++++++++++++++++++++++++++ CodecInit +++++++++++++++++++++++++++++++++++
bool codecInit(void){
    831c:	defffd04 	addi	sp,sp,-12
    8320:	dfc00215 	stw	ra,8(sp)
    8324:	df000115 	stw	fp,4(sp)
    8328:	df000104 	addi	fp,sp,4
  bool success = TRUE;
    832c:	00800044 	movi	r2,1
    8330:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    8334:	e0bfff03 	ldbu	r2,-4(fp)
    8338:	10000426 	beq	r2,zero,834c <codecInit+0x30>
    success = audioRegWrite(15, 0x0000);  // reset
    833c:	000b883a 	mov	r5,zero
    8340:	010003c4 	movi	r4,15
    8344:	000846c0 	call	846c <audioRegWrite>
    8348:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    834c:	e0bfff03 	ldbu	r2,-4(fp)
    8350:	10000426 	beq	r2,zero,8364 <codecInit+0x48>
    success = audioRegWrite(9, 0x0000);  // inactive interface
    8354:	000b883a 	mov	r5,zero
    8358:	01000244 	movi	r4,9
    835c:	000846c0 	call	846c <audioRegWrite>
    8360:	e0bfff05 	stb	r2,-4(fp)
  //usleep(20*1000);
  if (success)
    8364:	e0bfff03 	ldbu	r2,-4(fp)
    8368:	10000426 	beq	r2,zero,837c <codecInit+0x60>
    success = audioRegWrite(0, 0x0017);  // Left Line In: set left line in volume
    836c:	014005c4 	movi	r5,23
    8370:	0009883a 	mov	r4,zero
    8374:	000846c0 	call	846c <audioRegWrite>
    8378:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    837c:	e0bfff03 	ldbu	r2,-4(fp)
    8380:	10000426 	beq	r2,zero,8394 <codecInit+0x78>
    success = audioRegWrite(1, 0x0017);  // Right Line In: set right line in volume
    8384:	014005c4 	movi	r5,23
    8388:	01000044 	movi	r4,1
    838c:	000846c0 	call	846c <audioRegWrite>
    8390:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    8394:	e0bfff03 	ldbu	r2,-4(fp)
    8398:	10000426 	beq	r2,zero,83ac <codecInit+0x90>
    success = audioRegWrite(2, 0x005B);  // Left Headphone Out: set left line out volume
    839c:	014016c4 	movi	r5,91
    83a0:	01000084 	movi	r4,2
    83a4:	000846c0 	call	846c <audioRegWrite>
    83a8:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83ac:	e0bfff03 	ldbu	r2,-4(fp)
    83b0:	10000426 	beq	r2,zero,83c4 <codecInit+0xa8>
    success = audioRegWrite(3, 0x005B);  // Right Headphone Out: set right line out volume
    83b4:	014016c4 	movi	r5,91
    83b8:	010000c4 	movi	r4,3
    83bc:	000846c0 	call	846c <audioRegWrite>
    83c0:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83c4:	e0bfff03 	ldbu	r2,-4(fp)
    83c8:	10000426 	beq	r2,zero,83dc <codecInit+0xc0>
    success = audioRegWrite(4, 0x0015);  // Analogue Audio Path Control: set mic as input and boost it, and enable dac
    83cc:	01400544 	movi	r5,21
    83d0:	01000104 	movi	r4,4
    83d4:	000846c0 	call	846c <audioRegWrite>
    83d8:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83dc:	e0bfff03 	ldbu	r2,-4(fp)
    83e0:	10000426 	beq	r2,zero,83f4 <codecInit+0xd8>
    success = audioRegWrite(5, 0x0000);  // Digital Audio Path Control: disable soft mute
    83e4:	000b883a 	mov	r5,zero
    83e8:	01000144 	movi	r4,5
    83ec:	000846c0 	call	846c <audioRegWrite>
    83f0:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83f4:	e0bfff03 	ldbu	r2,-4(fp)
    83f8:	10000426 	beq	r2,zero,840c <codecInit+0xf0>
    success = audioRegWrite(6, 0);  // power down control: power on all
    83fc:	000b883a 	mov	r5,zero
    8400:	01000184 	movi	r4,6
    8404:	000846c0 	call	846c <audioRegWrite>
    8408:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    840c:	e0bfff03 	ldbu	r2,-4(fp)
    8410:	10000426 	beq	r2,zero,8424 <codecInit+0x108>
    success = audioRegWrite(7, 0x0042);  // I2S, iwl=16-bits, Enable Master Mode
    8414:	01401084 	movi	r5,66
    8418:	010001c4 	movi	r4,7
    841c:	000846c0 	call	846c <audioRegWrite>
    8420:	e0bfff05 	stb	r2,-4(fp)
  // success = audioRegWrite(7, 0x0041);  // MSB-First, left justified, iwl=16-bits, Enable Master Mode
  if (success)
    8424:	e0bfff03 	ldbu	r2,-4(fp)
    8428:	10000426 	beq	r2,zero,843c <codecInit+0x120>
    success = audioRegWrite(8, 0x0020);  // Normal, Base OVer-Sampleing Rate 384 fs (BOSR=1)
    842c:	01400804 	movi	r5,32
    8430:	01000204 	movi	r4,8
    8434:	000846c0 	call	846c <audioRegWrite>
    8438:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    843c:	e0bfff03 	ldbu	r2,-4(fp)
    8440:	10000426 	beq	r2,zero,8454 <codecInit+0x138>
    success = audioRegWrite(9, 0x0001);  // active interface
    8444:	01400044 	movi	r5,1
    8448:	01000244 	movi	r4,9
    844c:	000846c0 	call	846c <audioRegWrite>
    8450:	e0bfff05 	stb	r2,-4(fp)

  return success;
    8454:	e0bfff03 	ldbu	r2,-4(fp)
}
    8458:	e037883a 	mov	sp,fp
    845c:	dfc00117 	ldw	ra,4(sp)
    8460:	df000017 	ldw	fp,0(sp)
    8464:	dec00204 	addi	sp,sp,8
    8468:	f800283a 	ret

0000846c <audioRegWrite>:

// +++++++++++++++++++++++++++++ audioRegWrite ++++++++++++++++++++++++++++++++++
// ++ This function writes the given 9 bit data to the specified register in the
// ++ Codec
bool audioRegWrite(alt_u8 codecRegAddr, alt_u16 data16) {
    846c:	defffb04 	addi	sp,sp,-20
    8470:	dfc00415 	stw	ra,16(sp)
    8474:	df000315 	stw	fp,12(sp)
    8478:	df000304 	addi	fp,sp,12
    847c:	2007883a 	mov	r3,r4
    8480:	2805883a 	mov	r2,r5
    8484:	e0fffe05 	stb	r3,-8(fp)
    8488:	e0bfff0d 	sth	r2,-4(fp)
  bool success;
  alt_u8 dataByte, controlByte;
  dataByte = data16 & 0xFF;
    848c:	e0bfff0b 	ldhu	r2,-4(fp)
    8490:	e0bffd05 	stb	r2,-12(fp)
  controlByte = (codecRegAddr << 1) & 0xFE;
    8494:	e0bffe03 	ldbu	r2,-8(fp)
    8498:	1085883a 	add	r2,r2,r2
    849c:	e0bffd45 	stb	r2,-11(fp)
  controlByte |= ((data16 >> 8) & 0x01);
    84a0:	e0bfff0b 	ldhu	r2,-4(fp)
    84a4:	1004d23a 	srli	r2,r2,8
    84a8:	1080004c 	andi	r2,r2,1
    84ac:	1007883a 	mov	r3,r2
    84b0:	e0bffd43 	ldbu	r2,-11(fp)
    84b4:	1884b03a 	or	r2,r3,r2
    84b8:	e0bffd45 	stb	r2,-11(fp)
  i2cStart();
    84bc:	000862c0 	call	862c <i2cStart>
  success = i2cWriteByte(CODEC_I2C_ADDR);
    84c0:	01000d04 	movi	r4,52
    84c4:	00085180 	call	8518 <i2cWriteByte>
    84c8:	e0bffd85 	stb	r2,-10(fp)
  success = i2cWriteByte(controlByte);
    84cc:	e0bffd43 	ldbu	r2,-11(fp)
    84d0:	1009883a 	mov	r4,r2
    84d4:	00085180 	call	8518 <i2cWriteByte>
    84d8:	e0bffd85 	stb	r2,-10(fp)
  success = i2cWriteByte(dataByte);
    84dc:	e0bffd03 	ldbu	r2,-12(fp)
    84e0:	1009883a 	mov	r4,r2
    84e4:	00085180 	call	8518 <i2cWriteByte>
    84e8:	e0bffd85 	stb	r2,-10(fp)
  i2cStop();
    84ec:	00086a40 	call	86a4 <i2cStop>

  usleep(7*1000);
    84f0:	0106d604 	movi	r4,7000
    84f4:	00088740 	call	8874 <usleep>
  usleep(50*1000);
    84f8:	0130d414 	movui	r4,50000
    84fc:	00088740 	call	8874 <usleep>
  return success;
    8500:	e0bffd83 	ldbu	r2,-10(fp)
}
    8504:	e037883a 	mov	sp,fp
    8508:	dfc00117 	ldw	ra,4(sp)
    850c:	df000017 	ldw	fp,0(sp)
    8510:	dec00204 	addi	sp,sp,8
    8514:	f800283a 	ret

00008518 <i2cWriteByte>:

// +++++++++++++++++++++++++++++ i2cWriteByte ++++++++++++++++++++++++++++++++++
bool i2cWriteByte(alt_u8 Data) { // return true if device response ack
    8518:	defffa04 	addi	sp,sp,-24
    851c:	dfc00515 	stw	ra,20(sp)
    8520:	df000415 	stw	fp,16(sp)
    8524:	df000404 	addi	fp,sp,16
    8528:	2005883a 	mov	r2,r4
    852c:	e0bfff05 	stb	r2,-4(fp)
  alt_u8 Mask = 0x80;
    8530:	00bfe004 	movi	r2,-128
    8534:	e0bffc05 	stb	r2,-16(fp)
  bool success;
  int i;

  i2cDataBitDirection = 1;
    8538:	d0a00017 	ldw	r2,-32768(gp)
    853c:	10800104 	addi	r2,r2,4
    8540:	00c00044 	movi	r3,1
    8544:	10c00015 	stw	r3,0(r2)
  for(i=0; i<8; i++) {
    8548:	e03ffd15 	stw	zero,-12(fp)
    854c:	00001c06 	br	85c0 <i2cWriteByte+0xa8>
    i2cClockBit = 0;
    8550:	d0a00117 	ldw	r2,-32764(gp)
    8554:	10000015 	stw	zero,0(r2)
    if (Data & Mask) {
    8558:	e0ffff03 	ldbu	r3,-4(fp)
    855c:	e0bffc03 	ldbu	r2,-16(fp)
    8560:	1884703a 	and	r2,r3,r2
    8564:	10803fcc 	andi	r2,r2,255
    8568:	10000426 	beq	r2,zero,857c <i2cWriteByte+0x64>
      i2cDataBit = 1;
    856c:	d0a00017 	ldw	r2,-32768(gp)
    8570:	00c00044 	movi	r3,1
    8574:	10c00015 	stw	r3,0(r2)
    8578:	00000206 	br	8584 <i2cWriteByte+0x6c>
    } else {
      i2cDataBit = 0;
    857c:	d0a00017 	ldw	r2,-32768(gp)
    8580:	10000015 	stw	zero,0(r2)
    }
    Mask >>= 1;
    8584:	e0bffc03 	ldbu	r2,-16(fp)
    8588:	1004d07a 	srli	r2,r2,1
    858c:	e0bffc05 	stb	r2,-16(fp)
    SCL_DELAY;
    8590:	01000044 	movi	r4,1
    8594:	00088740 	call	8874 <usleep>
    i2cClockBit = 1;
    8598:	d0a00117 	ldw	r2,-32764(gp)
    859c:	00c00044 	movi	r3,1
    85a0:	10c00015 	stw	r3,0(r2)
    SCL_DELAY;
    85a4:	01000044 	movi	r4,1
    85a8:	00088740 	call	8874 <usleep>
    i2cClockBit = 0;
    85ac:	d0a00117 	ldw	r2,-32764(gp)
    85b0:	10000015 	stw	zero,0(r2)
  alt_u8 Mask = 0x80;
  bool success;
  int i;

  i2cDataBitDirection = 1;
  for(i=0; i<8; i++) {
    85b4:	e0bffd17 	ldw	r2,-12(fp)
    85b8:	10800044 	addi	r2,r2,1
    85bc:	e0bffd15 	stw	r2,-12(fp)
    85c0:	e0bffd17 	ldw	r2,-12(fp)
    85c4:	10800210 	cmplti	r2,r2,8
    85c8:	103fe11e 	bne	r2,zero,8550 <_gp+0xffff426c>
    SCL_DELAY;
    i2cClockBit = 0;
    }

    // get ack
    i2cDataBitDirection = 0;
    85cc:	d0a00017 	ldw	r2,-32768(gp)
    85d0:	10800104 	addi	r2,r2,4
    85d4:	10000015 	stw	zero,0(r2)
    SCL_DELAY;
    85d8:	01000044 	movi	r4,1
    85dc:	00088740 	call	8874 <usleep>
    i2cClockBit = 1;
    85e0:	d0a00117 	ldw	r2,-32764(gp)
    85e4:	00c00044 	movi	r3,1
    85e8:	10c00015 	stw	r3,0(r2)
    SCL_DELAY;
    85ec:	01000044 	movi	r4,1
    85f0:	00088740 	call	8874 <usleep>
    success = ((i2cDataBit && 1) == 0) ? TRUE : FALSE;
    85f4:	d0a00017 	ldw	r2,-32768(gp)
    85f8:	10800017 	ldw	r2,0(r2)
    85fc:	1005003a 	cmpeq	r2,r2,zero
    8600:	e0bffe05 	stb	r2,-8(fp)
    i2cClockBit = 0; // clock low
    8604:	d0a00117 	ldw	r2,-32764(gp)
    8608:	10000015 	stw	zero,0(r2)
    SCL_DELAY; // clock low delay
    860c:	01000044 	movi	r4,1
    8610:	00088740 	call	8874 <usleep>
    return success;
    8614:	e0bffe03 	ldbu	r2,-8(fp)
}
    8618:	e037883a 	mov	sp,fp
    861c:	dfc00117 	ldw	ra,4(sp)
    8620:	df000017 	ldw	fp,0(sp)
    8624:	dec00204 	addi	sp,sp,8
    8628:	f800283a 	ret

0000862c <i2cStart>:

// ++++++++++++++++++++++++++++++++ i2cStart +++++++++++++++++++++++++++++++++++
void i2cStart(void) {
    862c:	defffe04 	addi	sp,sp,-8
    8630:	dfc00115 	stw	ra,4(sp)
    8634:	df000015 	stw	fp,0(sp)
    8638:	d839883a 	mov	fp,sp
  i2cDataBitDirection = 1;
    863c:	d0a00017 	ldw	r2,-32768(gp)
    8640:	10800104 	addi	r2,r2,4
    8644:	00c00044 	movi	r3,1
    8648:	10c00015 	stw	r3,0(r2)
  i2cDataBit = 1;
    864c:	d0a00017 	ldw	r2,-32768(gp)
    8650:	00c00044 	movi	r3,1
    8654:	10c00015 	stw	r3,0(r2)
  i2cClockBit = 1;
    8658:	d0a00117 	ldw	r2,-32764(gp)
    865c:	00c00044 	movi	r3,1
    8660:	10c00015 	stw	r3,0(r2)
  SCL_DELAY;
    8664:	01000044 	movi	r4,1
    8668:	00088740 	call	8874 <usleep>
  i2cDataBit = 0;
    866c:	d0a00017 	ldw	r2,-32768(gp)
    8670:	10000015 	stw	zero,0(r2)
  SCL_DELAY;
    8674:	01000044 	movi	r4,1
    8678:	00088740 	call	8874 <usleep>
  i2cClockBit = 0;
    867c:	d0a00117 	ldw	r2,-32764(gp)
    8680:	10000015 	stw	zero,0(r2)
  SCL_DELAY;
    8684:	01000044 	movi	r4,1
    8688:	00088740 	call	8874 <usleep>
}
    868c:	0001883a 	nop
    8690:	e037883a 	mov	sp,fp
    8694:	dfc00117 	ldw	ra,4(sp)
    8698:	df000017 	ldw	fp,0(sp)
    869c:	dec00204 	addi	sp,sp,8
    86a0:	f800283a 	ret

000086a4 <i2cStop>:

// ++++++++++++++++++++++++++++++++ i2cStop +++++++++++++++++++++++++++++++++++
void i2cStop(void) {
    86a4:	defffe04 	addi	sp,sp,-8
    86a8:	dfc00115 	stw	ra,4(sp)
    86ac:	df000015 	stw	fp,0(sp)
    86b0:	d839883a 	mov	fp,sp
  i2cDataBitDirection = 1;
    86b4:	d0a00017 	ldw	r2,-32768(gp)
    86b8:	10800104 	addi	r2,r2,4
    86bc:	00c00044 	movi	r3,1
    86c0:	10c00015 	stw	r3,0(r2)
  i2cDataBit = 0;
    86c4:	d0a00017 	ldw	r2,-32768(gp)
    86c8:	10000015 	stw	zero,0(r2)
  i2cClockBit = 1;
    86cc:	d0a00117 	ldw	r2,-32764(gp)
    86d0:	00c00044 	movi	r3,1
    86d4:	10c00015 	stw	r3,0(r2)
  SCL_DELAY;
    86d8:	01000044 	movi	r4,1
    86dc:	00088740 	call	8874 <usleep>
  i2cDataBit = 1;
    86e0:	d0a00017 	ldw	r2,-32768(gp)
    86e4:	00c00044 	movi	r3,1
    86e8:	10c00015 	stw	r3,0(r2)
  SCL_DELAY;
    86ec:	01000044 	movi	r4,1
    86f0:	00088740 	call	8874 <usleep>
}
    86f4:	0001883a 	nop
    86f8:	e037883a 	mov	sp,fp
    86fc:	dfc00117 	ldw	ra,4(sp)
    8700:	df000017 	ldw	fp,0(sp)
    8704:	dec00204 	addi	sp,sp,8
    8708:	f800283a 	ret

0000870c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    870c:	defffc04 	addi	sp,sp,-16
    8710:	df000315 	stw	fp,12(sp)
    8714:	df000304 	addi	fp,sp,12
    8718:	e13ffd15 	stw	r4,-12(fp)
    871c:	e17ffe15 	stw	r5,-8(fp)
    8720:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    8724:	e0fffe17 	ldw	r3,-8(fp)
    8728:	e0bffd17 	ldw	r2,-12(fp)
    872c:	18800c26 	beq	r3,r2,8760 <alt_load_section+0x54>
  {
    while( to != end )
    8730:	00000806 	br	8754 <alt_load_section+0x48>
    {
      *to++ = *from++;
    8734:	e0bffe17 	ldw	r2,-8(fp)
    8738:	10c00104 	addi	r3,r2,4
    873c:	e0fffe15 	stw	r3,-8(fp)
    8740:	e0fffd17 	ldw	r3,-12(fp)
    8744:	19000104 	addi	r4,r3,4
    8748:	e13ffd15 	stw	r4,-12(fp)
    874c:	18c00017 	ldw	r3,0(r3)
    8750:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    8754:	e0fffe17 	ldw	r3,-8(fp)
    8758:	e0bfff17 	ldw	r2,-4(fp)
    875c:	18bff51e 	bne	r3,r2,8734 <_gp+0xffff4450>
    {
      *to++ = *from++;
    }
  }
}
    8760:	0001883a 	nop
    8764:	e037883a 	mov	sp,fp
    8768:	df000017 	ldw	fp,0(sp)
    876c:	dec00104 	addi	sp,sp,4
    8770:	f800283a 	ret

00008774 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    8774:	defffe04 	addi	sp,sp,-8
    8778:	dfc00115 	stw	ra,4(sp)
    877c:	df000015 	stw	fp,0(sp)
    8780:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    8784:	01800074 	movhi	r6,1
    8788:	31b0c704 	addi	r6,r6,-15588
    878c:	01400074 	movhi	r5,1
    8790:	296b2e04 	addi	r5,r5,-21320
    8794:	01000074 	movhi	r4,1
    8798:	2130c704 	addi	r4,r4,-15588
    879c:	000870c0 	call	870c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    87a0:	01800074 	movhi	r6,1
    87a4:	31a08c04 	addi	r6,r6,-32208
    87a8:	01400074 	movhi	r5,1
    87ac:	29600804 	addi	r5,r5,-32736
    87b0:	01000074 	movhi	r4,1
    87b4:	21200804 	addi	r4,r4,-32736
    87b8:	000870c0 	call	870c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    87bc:	01800074 	movhi	r6,1
    87c0:	31ab2e04 	addi	r6,r6,-21320
    87c4:	01400074 	movhi	r5,1
    87c8:	296b2004 	addi	r5,r5,-21376
    87cc:	01000074 	movhi	r4,1
    87d0:	212b2004 	addi	r4,r4,-21376
    87d4:	000870c0 	call	870c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    87d8:	000975c0 	call	975c <alt_dcache_flush_all>
  alt_icache_flush_all();
    87dc:	00099480 	call	9948 <alt_icache_flush_all>
}
    87e0:	0001883a 	nop
    87e4:	e037883a 	mov	sp,fp
    87e8:	dfc00117 	ldw	ra,4(sp)
    87ec:	df000017 	ldw	fp,0(sp)
    87f0:	dec00204 	addi	sp,sp,8
    87f4:	f800283a 	ret

000087f8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    87f8:	defffd04 	addi	sp,sp,-12
    87fc:	dfc00215 	stw	ra,8(sp)
    8800:	df000115 	stw	fp,4(sp)
    8804:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8808:	0009883a 	mov	r4,zero
    880c:	00088d80 	call	88d8 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    8810:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    8814:	00089100 	call	8910 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    8818:	01800074 	movhi	r6,1
    881c:	31ab2004 	addi	r6,r6,-21376
    8820:	01400074 	movhi	r5,1
    8824:	296b2004 	addi	r5,r5,-21376
    8828:	01000074 	movhi	r4,1
    882c:	212b2004 	addi	r4,r4,-21376
    8830:	0009cec0 	call	9cec <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    8834:	00098880 	call	9888 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    8838:	01000074 	movhi	r4,1
    883c:	21263a04 	addi	r4,r4,-26392
    8840:	000a5300 	call	a530 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    8844:	d0a5ac17 	ldw	r2,-26960(gp)
    8848:	d0e5ad17 	ldw	r3,-26956(gp)
    884c:	d125ae17 	ldw	r4,-26952(gp)
    8850:	200d883a 	mov	r6,r4
    8854:	180b883a 	mov	r5,r3
    8858:	1009883a 	mov	r4,r2
    885c:	000826c0 	call	826c <main>
    8860:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    8864:	01000044 	movi	r4,1
    8868:	00096840 	call	9684 <close>
  exit (result);
    886c:	e13fff17 	ldw	r4,-4(fp)
    8870:	000a5440 	call	a544 <exit>

00008874 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
    8874:	defffd04 	addi	sp,sp,-12
    8878:	dfc00215 	stw	ra,8(sp)
    887c:	df000115 	stw	fp,4(sp)
    8880:	df000104 	addi	fp,sp,4
    8884:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
    8888:	e13fff17 	ldw	r4,-4(fp)
    888c:	00094f00 	call	94f0 <alt_busy_sleep>
}
    8890:	e037883a 	mov	sp,fp
    8894:	dfc00117 	ldw	ra,4(sp)
    8898:	df000017 	ldw	fp,0(sp)
    889c:	dec00204 	addi	sp,sp,8
    88a0:	f800283a 	ret

000088a4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    88a4:	defffd04 	addi	sp,sp,-12
    88a8:	dfc00215 	stw	ra,8(sp)
    88ac:	df000115 	stw	fp,4(sp)
    88b0:	df000104 	addi	fp,sp,4
    88b4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    88b8:	d1600504 	addi	r5,gp,-32748
    88bc:	e13fff17 	ldw	r4,-4(fp)
    88c0:	00097e40 	call	97e4 <alt_dev_llist_insert>
}
    88c4:	e037883a 	mov	sp,fp
    88c8:	dfc00117 	ldw	ra,4(sp)
    88cc:	df000017 	ldw	fp,0(sp)
    88d0:	dec00204 	addi	sp,sp,8
    88d4:	f800283a 	ret

000088d8 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    88d8:	defffd04 	addi	sp,sp,-12
    88dc:	dfc00215 	stw	ra,8(sp)
    88e0:	df000115 	stw	fp,4(sp)
    88e4:	df000104 	addi	fp,sp,4
    88e8:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
    88ec:	000a2140 	call	a214 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    88f0:	00800044 	movi	r2,1
    88f4:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    88f8:	0001883a 	nop
    88fc:	e037883a 	mov	sp,fp
    8900:	dfc00117 	ldw	ra,4(sp)
    8904:	df000017 	ldw	fp,0(sp)
    8908:	dec00204 	addi	sp,sp,8
    890c:	f800283a 	ret

00008910 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    8910:	defffe04 	addi	sp,sp,-8
    8914:	dfc00115 	stw	ra,4(sp)
    8918:	df000015 	stw	fp,0(sp)
    891c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
    8920:	000d883a 	mov	r6,zero
    8924:	000b883a 	mov	r5,zero
    8928:	01000074 	movhi	r4,1
    892c:	212b3804 	addi	r4,r4,-21280
    8930:	0008ac00 	call	8ac0 <altera_avalon_jtag_uart_init>
    8934:	01000074 	movhi	r4,1
    8938:	212b2e04 	addi	r4,r4,-21320
    893c:	00088a40 	call	88a4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
    8940:	0001883a 	nop
}
    8944:	0001883a 	nop
    8948:	e037883a 	mov	sp,fp
    894c:	dfc00117 	ldw	ra,4(sp)
    8950:	df000017 	ldw	fp,0(sp)
    8954:	dec00204 	addi	sp,sp,8
    8958:	f800283a 	ret

0000895c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    895c:	defffa04 	addi	sp,sp,-24
    8960:	dfc00515 	stw	ra,20(sp)
    8964:	df000415 	stw	fp,16(sp)
    8968:	df000404 	addi	fp,sp,16
    896c:	e13ffd15 	stw	r4,-12(fp)
    8970:	e17ffe15 	stw	r5,-8(fp)
    8974:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    8978:	e0bffd17 	ldw	r2,-12(fp)
    897c:	10800017 	ldw	r2,0(r2)
    8980:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    8984:	e0bffc17 	ldw	r2,-16(fp)
    8988:	10c00a04 	addi	r3,r2,40
    898c:	e0bffd17 	ldw	r2,-12(fp)
    8990:	10800217 	ldw	r2,8(r2)
    8994:	100f883a 	mov	r7,r2
    8998:	e1bfff17 	ldw	r6,-4(fp)
    899c:	e17ffe17 	ldw	r5,-8(fp)
    89a0:	1809883a 	mov	r4,r3
    89a4:	0008f840 	call	8f84 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    89a8:	e037883a 	mov	sp,fp
    89ac:	dfc00117 	ldw	ra,4(sp)
    89b0:	df000017 	ldw	fp,0(sp)
    89b4:	dec00204 	addi	sp,sp,8
    89b8:	f800283a 	ret

000089bc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    89bc:	defffa04 	addi	sp,sp,-24
    89c0:	dfc00515 	stw	ra,20(sp)
    89c4:	df000415 	stw	fp,16(sp)
    89c8:	df000404 	addi	fp,sp,16
    89cc:	e13ffd15 	stw	r4,-12(fp)
    89d0:	e17ffe15 	stw	r5,-8(fp)
    89d4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    89d8:	e0bffd17 	ldw	r2,-12(fp)
    89dc:	10800017 	ldw	r2,0(r2)
    89e0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    89e4:	e0bffc17 	ldw	r2,-16(fp)
    89e8:	10c00a04 	addi	r3,r2,40
    89ec:	e0bffd17 	ldw	r2,-12(fp)
    89f0:	10800217 	ldw	r2,8(r2)
    89f4:	100f883a 	mov	r7,r2
    89f8:	e1bfff17 	ldw	r6,-4(fp)
    89fc:	e17ffe17 	ldw	r5,-8(fp)
    8a00:	1809883a 	mov	r4,r3
    8a04:	00091a00 	call	91a0 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    8a08:	e037883a 	mov	sp,fp
    8a0c:	dfc00117 	ldw	ra,4(sp)
    8a10:	df000017 	ldw	fp,0(sp)
    8a14:	dec00204 	addi	sp,sp,8
    8a18:	f800283a 	ret

00008a1c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    8a1c:	defffc04 	addi	sp,sp,-16
    8a20:	dfc00315 	stw	ra,12(sp)
    8a24:	df000215 	stw	fp,8(sp)
    8a28:	df000204 	addi	fp,sp,8
    8a2c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    8a30:	e0bfff17 	ldw	r2,-4(fp)
    8a34:	10800017 	ldw	r2,0(r2)
    8a38:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    8a3c:	e0bffe17 	ldw	r2,-8(fp)
    8a40:	10c00a04 	addi	r3,r2,40
    8a44:	e0bfff17 	ldw	r2,-4(fp)
    8a48:	10800217 	ldw	r2,8(r2)
    8a4c:	100b883a 	mov	r5,r2
    8a50:	1809883a 	mov	r4,r3
    8a54:	0008e2c0 	call	8e2c <altera_avalon_jtag_uart_close>
}
    8a58:	e037883a 	mov	sp,fp
    8a5c:	dfc00117 	ldw	ra,4(sp)
    8a60:	df000017 	ldw	fp,0(sp)
    8a64:	dec00204 	addi	sp,sp,8
    8a68:	f800283a 	ret

00008a6c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    8a6c:	defffa04 	addi	sp,sp,-24
    8a70:	dfc00515 	stw	ra,20(sp)
    8a74:	df000415 	stw	fp,16(sp)
    8a78:	df000404 	addi	fp,sp,16
    8a7c:	e13ffd15 	stw	r4,-12(fp)
    8a80:	e17ffe15 	stw	r5,-8(fp)
    8a84:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    8a88:	e0bffd17 	ldw	r2,-12(fp)
    8a8c:	10800017 	ldw	r2,0(r2)
    8a90:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    8a94:	e0bffc17 	ldw	r2,-16(fp)
    8a98:	10800a04 	addi	r2,r2,40
    8a9c:	e1bfff17 	ldw	r6,-4(fp)
    8aa0:	e17ffe17 	ldw	r5,-8(fp)
    8aa4:	1009883a 	mov	r4,r2
    8aa8:	0008e940 	call	8e94 <altera_avalon_jtag_uart_ioctl>
}
    8aac:	e037883a 	mov	sp,fp
    8ab0:	dfc00117 	ldw	ra,4(sp)
    8ab4:	df000017 	ldw	fp,0(sp)
    8ab8:	dec00204 	addi	sp,sp,8
    8abc:	f800283a 	ret

00008ac0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    8ac0:	defffa04 	addi	sp,sp,-24
    8ac4:	dfc00515 	stw	ra,20(sp)
    8ac8:	df000415 	stw	fp,16(sp)
    8acc:	df000404 	addi	fp,sp,16
    8ad0:	e13ffd15 	stw	r4,-12(fp)
    8ad4:	e17ffe15 	stw	r5,-8(fp)
    8ad8:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    8adc:	e0bffd17 	ldw	r2,-12(fp)
    8ae0:	00c00044 	movi	r3,1
    8ae4:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    8ae8:	e0bffd17 	ldw	r2,-12(fp)
    8aec:	10800017 	ldw	r2,0(r2)
    8af0:	10800104 	addi	r2,r2,4
    8af4:	1007883a 	mov	r3,r2
    8af8:	e0bffd17 	ldw	r2,-12(fp)
    8afc:	10800817 	ldw	r2,32(r2)
    8b00:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
    8b04:	e0bffe17 	ldw	r2,-8(fp)
    8b08:	e0ffff17 	ldw	r3,-4(fp)
    8b0c:	d8000015 	stw	zero,0(sp)
    8b10:	e1fffd17 	ldw	r7,-12(fp)
    8b14:	01800074 	movhi	r6,1
    8b18:	31a2e004 	addi	r6,r6,-29824
    8b1c:	180b883a 	mov	r5,r3
    8b20:	1009883a 	mov	r4,r2
    8b24:	00099680 	call	9968 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    8b28:	e0bffd17 	ldw	r2,-12(fp)
    8b2c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    8b30:	e0bffd17 	ldw	r2,-12(fp)
    8b34:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    8b38:	d0e5b017 	ldw	r3,-26944(gp)
    8b3c:	e1fffd17 	ldw	r7,-12(fp)
    8b40:	01800074 	movhi	r6,1
    8b44:	31a36304 	addi	r6,r6,-29300
    8b48:	180b883a 	mov	r5,r3
    8b4c:	1009883a 	mov	r4,r2
    8b50:	00093c40 	call	93c4 <alt_alarm_start>
    8b54:	1000040e 	bge	r2,zero,8b68 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    8b58:	e0fffd17 	ldw	r3,-12(fp)
    8b5c:	00a00034 	movhi	r2,32768
    8b60:	10bfffc4 	addi	r2,r2,-1
    8b64:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    8b68:	0001883a 	nop
    8b6c:	e037883a 	mov	sp,fp
    8b70:	dfc00117 	ldw	ra,4(sp)
    8b74:	df000017 	ldw	fp,0(sp)
    8b78:	dec00204 	addi	sp,sp,8
    8b7c:	f800283a 	ret

00008b80 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    8b80:	defff804 	addi	sp,sp,-32
    8b84:	df000715 	stw	fp,28(sp)
    8b88:	df000704 	addi	fp,sp,28
    8b8c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    8b90:	e0bfff17 	ldw	r2,-4(fp)
    8b94:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
    8b98:	e0bffb17 	ldw	r2,-20(fp)
    8b9c:	10800017 	ldw	r2,0(r2)
    8ba0:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    8ba4:	e0bffc17 	ldw	r2,-16(fp)
    8ba8:	10800104 	addi	r2,r2,4
    8bac:	10800037 	ldwio	r2,0(r2)
    8bb0:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    8bb4:	e0bffd17 	ldw	r2,-12(fp)
    8bb8:	1080c00c 	andi	r2,r2,768
    8bbc:	10006d26 	beq	r2,zero,8d74 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    8bc0:	e0bffd17 	ldw	r2,-12(fp)
    8bc4:	1080400c 	andi	r2,r2,256
    8bc8:	10003526 	beq	r2,zero,8ca0 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    8bcc:	00800074 	movhi	r2,1
    8bd0:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    8bd4:	e0bffb17 	ldw	r2,-20(fp)
    8bd8:	10800a17 	ldw	r2,40(r2)
    8bdc:	10800044 	addi	r2,r2,1
    8be0:	1081ffcc 	andi	r2,r2,2047
    8be4:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
    8be8:	e0bffb17 	ldw	r2,-20(fp)
    8bec:	10c00b17 	ldw	r3,44(r2)
    8bf0:	e0bffe17 	ldw	r2,-8(fp)
    8bf4:	18801526 	beq	r3,r2,8c4c <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    8bf8:	e0bffc17 	ldw	r2,-16(fp)
    8bfc:	10800037 	ldwio	r2,0(r2)
    8c00:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    8c04:	e0bff917 	ldw	r2,-28(fp)
    8c08:	10a0000c 	andi	r2,r2,32768
    8c0c:	10001126 	beq	r2,zero,8c54 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    8c10:	e0bffb17 	ldw	r2,-20(fp)
    8c14:	10800a17 	ldw	r2,40(r2)
    8c18:	e0fff917 	ldw	r3,-28(fp)
    8c1c:	1809883a 	mov	r4,r3
    8c20:	e0fffb17 	ldw	r3,-20(fp)
    8c24:	1885883a 	add	r2,r3,r2
    8c28:	10800e04 	addi	r2,r2,56
    8c2c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    8c30:	e0bffb17 	ldw	r2,-20(fp)
    8c34:	10800a17 	ldw	r2,40(r2)
    8c38:	10800044 	addi	r2,r2,1
    8c3c:	10c1ffcc 	andi	r3,r2,2047
    8c40:	e0bffb17 	ldw	r2,-20(fp)
    8c44:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
    8c48:	003fe206 	br	8bd4 <_gp+0xffff48f0>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
    8c4c:	0001883a 	nop
    8c50:	00000106 	br	8c58 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
    8c54:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    8c58:	e0bff917 	ldw	r2,-28(fp)
    8c5c:	10bfffec 	andhi	r2,r2,65535
    8c60:	10000f26 	beq	r2,zero,8ca0 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    8c64:	e0bffb17 	ldw	r2,-20(fp)
    8c68:	10c00817 	ldw	r3,32(r2)
    8c6c:	00bfff84 	movi	r2,-2
    8c70:	1886703a 	and	r3,r3,r2
    8c74:	e0bffb17 	ldw	r2,-20(fp)
    8c78:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    8c7c:	e0bffc17 	ldw	r2,-16(fp)
    8c80:	10800104 	addi	r2,r2,4
    8c84:	1007883a 	mov	r3,r2
    8c88:	e0bffb17 	ldw	r2,-20(fp)
    8c8c:	10800817 	ldw	r2,32(r2)
    8c90:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    8c94:	e0bffc17 	ldw	r2,-16(fp)
    8c98:	10800104 	addi	r2,r2,4
    8c9c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    8ca0:	e0bffd17 	ldw	r2,-12(fp)
    8ca4:	1080800c 	andi	r2,r2,512
    8ca8:	103fbe26 	beq	r2,zero,8ba4 <_gp+0xffff48c0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    8cac:	e0bffd17 	ldw	r2,-12(fp)
    8cb0:	1004d43a 	srli	r2,r2,16
    8cb4:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
    8cb8:	00001406 	br	8d0c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    8cbc:	e0bffc17 	ldw	r2,-16(fp)
    8cc0:	e0fffb17 	ldw	r3,-20(fp)
    8cc4:	18c00d17 	ldw	r3,52(r3)
    8cc8:	e13ffb17 	ldw	r4,-20(fp)
    8ccc:	20c7883a 	add	r3,r4,r3
    8cd0:	18c20e04 	addi	r3,r3,2104
    8cd4:	18c00003 	ldbu	r3,0(r3)
    8cd8:	18c03fcc 	andi	r3,r3,255
    8cdc:	18c0201c 	xori	r3,r3,128
    8ce0:	18ffe004 	addi	r3,r3,-128
    8ce4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    8ce8:	e0bffb17 	ldw	r2,-20(fp)
    8cec:	10800d17 	ldw	r2,52(r2)
    8cf0:	10800044 	addi	r2,r2,1
    8cf4:	10c1ffcc 	andi	r3,r2,2047
    8cf8:	e0bffb17 	ldw	r2,-20(fp)
    8cfc:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    8d00:	e0bffa17 	ldw	r2,-24(fp)
    8d04:	10bfffc4 	addi	r2,r2,-1
    8d08:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    8d0c:	e0bffa17 	ldw	r2,-24(fp)
    8d10:	10000526 	beq	r2,zero,8d28 <altera_avalon_jtag_uart_irq+0x1a8>
    8d14:	e0bffb17 	ldw	r2,-20(fp)
    8d18:	10c00d17 	ldw	r3,52(r2)
    8d1c:	e0bffb17 	ldw	r2,-20(fp)
    8d20:	10800c17 	ldw	r2,48(r2)
    8d24:	18bfe51e 	bne	r3,r2,8cbc <_gp+0xffff49d8>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
    8d28:	e0bffa17 	ldw	r2,-24(fp)
    8d2c:	103f9d26 	beq	r2,zero,8ba4 <_gp+0xffff48c0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    8d30:	e0bffb17 	ldw	r2,-20(fp)
    8d34:	10c00817 	ldw	r3,32(r2)
    8d38:	00bfff44 	movi	r2,-3
    8d3c:	1886703a 	and	r3,r3,r2
    8d40:	e0bffb17 	ldw	r2,-20(fp)
    8d44:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    8d48:	e0bffb17 	ldw	r2,-20(fp)
    8d4c:	10800017 	ldw	r2,0(r2)
    8d50:	10800104 	addi	r2,r2,4
    8d54:	1007883a 	mov	r3,r2
    8d58:	e0bffb17 	ldw	r2,-20(fp)
    8d5c:	10800817 	ldw	r2,32(r2)
    8d60:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    8d64:	e0bffc17 	ldw	r2,-16(fp)
    8d68:	10800104 	addi	r2,r2,4
    8d6c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
    8d70:	003f8c06 	br	8ba4 <_gp+0xffff48c0>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
    8d74:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
    8d78:	0001883a 	nop
    8d7c:	e037883a 	mov	sp,fp
    8d80:	df000017 	ldw	fp,0(sp)
    8d84:	dec00104 	addi	sp,sp,4
    8d88:	f800283a 	ret

00008d8c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    8d8c:	defff804 	addi	sp,sp,-32
    8d90:	df000715 	stw	fp,28(sp)
    8d94:	df000704 	addi	fp,sp,28
    8d98:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    8d9c:	e0bffb17 	ldw	r2,-20(fp)
    8da0:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    8da4:	e0bff917 	ldw	r2,-28(fp)
    8da8:	10800017 	ldw	r2,0(r2)
    8dac:	10800104 	addi	r2,r2,4
    8db0:	10800037 	ldwio	r2,0(r2)
    8db4:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    8db8:	e0bffa17 	ldw	r2,-24(fp)
    8dbc:	1081000c 	andi	r2,r2,1024
    8dc0:	10000b26 	beq	r2,zero,8df0 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    8dc4:	e0bff917 	ldw	r2,-28(fp)
    8dc8:	10800017 	ldw	r2,0(r2)
    8dcc:	10800104 	addi	r2,r2,4
    8dd0:	1007883a 	mov	r3,r2
    8dd4:	e0bff917 	ldw	r2,-28(fp)
    8dd8:	10800817 	ldw	r2,32(r2)
    8ddc:	10810014 	ori	r2,r2,1024
    8de0:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
    8de4:	e0bff917 	ldw	r2,-28(fp)
    8de8:	10000915 	stw	zero,36(r2)
    8dec:	00000a06 	br	8e18 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    8df0:	e0bff917 	ldw	r2,-28(fp)
    8df4:	10c00917 	ldw	r3,36(r2)
    8df8:	00a00034 	movhi	r2,32768
    8dfc:	10bfff04 	addi	r2,r2,-4
    8e00:	10c00536 	bltu	r2,r3,8e18 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
    8e04:	e0bff917 	ldw	r2,-28(fp)
    8e08:	10800917 	ldw	r2,36(r2)
    8e0c:	10c00044 	addi	r3,r2,1
    8e10:	e0bff917 	ldw	r2,-28(fp)
    8e14:	10c00915 	stw	r3,36(r2)
    8e18:	d0a5b017 	ldw	r2,-26944(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    8e1c:	e037883a 	mov	sp,fp
    8e20:	df000017 	ldw	fp,0(sp)
    8e24:	dec00104 	addi	sp,sp,4
    8e28:	f800283a 	ret

00008e2c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    8e2c:	defffd04 	addi	sp,sp,-12
    8e30:	df000215 	stw	fp,8(sp)
    8e34:	df000204 	addi	fp,sp,8
    8e38:	e13ffe15 	stw	r4,-8(fp)
    8e3c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    8e40:	00000506 	br	8e58 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    8e44:	e0bfff17 	ldw	r2,-4(fp)
    8e48:	1090000c 	andi	r2,r2,16384
    8e4c:	10000226 	beq	r2,zero,8e58 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
    8e50:	00bffd44 	movi	r2,-11
    8e54:	00000b06 	br	8e84 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    8e58:	e0bffe17 	ldw	r2,-8(fp)
    8e5c:	10c00d17 	ldw	r3,52(r2)
    8e60:	e0bffe17 	ldw	r2,-8(fp)
    8e64:	10800c17 	ldw	r2,48(r2)
    8e68:	18800526 	beq	r3,r2,8e80 <altera_avalon_jtag_uart_close+0x54>
    8e6c:	e0bffe17 	ldw	r2,-8(fp)
    8e70:	10c00917 	ldw	r3,36(r2)
    8e74:	e0bffe17 	ldw	r2,-8(fp)
    8e78:	10800117 	ldw	r2,4(r2)
    8e7c:	18bff136 	bltu	r3,r2,8e44 <_gp+0xffff4b60>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    8e80:	0005883a 	mov	r2,zero
}
    8e84:	e037883a 	mov	sp,fp
    8e88:	df000017 	ldw	fp,0(sp)
    8e8c:	dec00104 	addi	sp,sp,4
    8e90:	f800283a 	ret

00008e94 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    8e94:	defffa04 	addi	sp,sp,-24
    8e98:	df000515 	stw	fp,20(sp)
    8e9c:	df000504 	addi	fp,sp,20
    8ea0:	e13ffd15 	stw	r4,-12(fp)
    8ea4:	e17ffe15 	stw	r5,-8(fp)
    8ea8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
    8eac:	00bff9c4 	movi	r2,-25
    8eb0:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
    8eb4:	e0bffe17 	ldw	r2,-8(fp)
    8eb8:	10da8060 	cmpeqi	r3,r2,27137
    8ebc:	1800031e 	bne	r3,zero,8ecc <altera_avalon_jtag_uart_ioctl+0x38>
    8ec0:	109a80a0 	cmpeqi	r2,r2,27138
    8ec4:	1000181e 	bne	r2,zero,8f28 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
    8ec8:	00002906 	br	8f70 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    8ecc:	e0bffd17 	ldw	r2,-12(fp)
    8ed0:	10c00117 	ldw	r3,4(r2)
    8ed4:	00a00034 	movhi	r2,32768
    8ed8:	10bfffc4 	addi	r2,r2,-1
    8edc:	18802126 	beq	r3,r2,8f64 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
    8ee0:	e0bfff17 	ldw	r2,-4(fp)
    8ee4:	10800017 	ldw	r2,0(r2)
    8ee8:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    8eec:	e0bffc17 	ldw	r2,-16(fp)
    8ef0:	10800090 	cmplti	r2,r2,2
    8ef4:	1000061e 	bne	r2,zero,8f10 <altera_avalon_jtag_uart_ioctl+0x7c>
    8ef8:	e0fffc17 	ldw	r3,-16(fp)
    8efc:	00a00034 	movhi	r2,32768
    8f00:	10bfffc4 	addi	r2,r2,-1
    8f04:	18800226 	beq	r3,r2,8f10 <altera_avalon_jtag_uart_ioctl+0x7c>
    8f08:	e0bffc17 	ldw	r2,-16(fp)
    8f0c:	00000206 	br	8f18 <altera_avalon_jtag_uart_ioctl+0x84>
    8f10:	00a00034 	movhi	r2,32768
    8f14:	10bfff84 	addi	r2,r2,-2
    8f18:	e0fffd17 	ldw	r3,-12(fp)
    8f1c:	18800115 	stw	r2,4(r3)
      rc = 0;
    8f20:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    8f24:	00000f06 	br	8f64 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    8f28:	e0bffd17 	ldw	r2,-12(fp)
    8f2c:	10c00117 	ldw	r3,4(r2)
    8f30:	00a00034 	movhi	r2,32768
    8f34:	10bfffc4 	addi	r2,r2,-1
    8f38:	18800c26 	beq	r3,r2,8f6c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    8f3c:	e0bffd17 	ldw	r2,-12(fp)
    8f40:	10c00917 	ldw	r3,36(r2)
    8f44:	e0bffd17 	ldw	r2,-12(fp)
    8f48:	10800117 	ldw	r2,4(r2)
    8f4c:	1885803a 	cmpltu	r2,r3,r2
    8f50:	10c03fcc 	andi	r3,r2,255
    8f54:	e0bfff17 	ldw	r2,-4(fp)
    8f58:	10c00015 	stw	r3,0(r2)
      rc = 0;
    8f5c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    8f60:	00000206 	br	8f6c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
    8f64:	0001883a 	nop
    8f68:	00000106 	br	8f70 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
    8f6c:	0001883a 	nop

  default:
    break;
  }

  return rc;
    8f70:	e0bffb17 	ldw	r2,-20(fp)
}
    8f74:	e037883a 	mov	sp,fp
    8f78:	df000017 	ldw	fp,0(sp)
    8f7c:	dec00104 	addi	sp,sp,4
    8f80:	f800283a 	ret

00008f84 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    8f84:	defff304 	addi	sp,sp,-52
    8f88:	dfc00c15 	stw	ra,48(sp)
    8f8c:	df000b15 	stw	fp,44(sp)
    8f90:	df000b04 	addi	fp,sp,44
    8f94:	e13ffc15 	stw	r4,-16(fp)
    8f98:	e17ffd15 	stw	r5,-12(fp)
    8f9c:	e1bffe15 	stw	r6,-8(fp)
    8fa0:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
    8fa4:	e0bffd17 	ldw	r2,-12(fp)
    8fa8:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    8fac:	00004706 	br	90cc <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    8fb0:	e0bffc17 	ldw	r2,-16(fp)
    8fb4:	10800a17 	ldw	r2,40(r2)
    8fb8:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    8fbc:	e0bffc17 	ldw	r2,-16(fp)
    8fc0:	10800b17 	ldw	r2,44(r2)
    8fc4:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
    8fc8:	e0fff717 	ldw	r3,-36(fp)
    8fcc:	e0bff817 	ldw	r2,-32(fp)
    8fd0:	18800536 	bltu	r3,r2,8fe8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    8fd4:	e0fff717 	ldw	r3,-36(fp)
    8fd8:	e0bff817 	ldw	r2,-32(fp)
    8fdc:	1885c83a 	sub	r2,r3,r2
    8fe0:	e0bff615 	stw	r2,-40(fp)
    8fe4:	00000406 	br	8ff8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    8fe8:	00c20004 	movi	r3,2048
    8fec:	e0bff817 	ldw	r2,-32(fp)
    8ff0:	1885c83a 	sub	r2,r3,r2
    8ff4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    8ff8:	e0bff617 	ldw	r2,-40(fp)
    8ffc:	10001e26 	beq	r2,zero,9078 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
    9000:	e0fffe17 	ldw	r3,-8(fp)
    9004:	e0bff617 	ldw	r2,-40(fp)
    9008:	1880022e 	bgeu	r3,r2,9014 <altera_avalon_jtag_uart_read+0x90>
        n = space;
    900c:	e0bffe17 	ldw	r2,-8(fp)
    9010:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    9014:	e0bffc17 	ldw	r2,-16(fp)
    9018:	10c00e04 	addi	r3,r2,56
    901c:	e0bff817 	ldw	r2,-32(fp)
    9020:	1885883a 	add	r2,r3,r2
    9024:	e1bff617 	ldw	r6,-40(fp)
    9028:	100b883a 	mov	r5,r2
    902c:	e13ff517 	ldw	r4,-44(fp)
    9030:	000a5f80 	call	a5f8 <memcpy>
      ptr   += n;
    9034:	e0fff517 	ldw	r3,-44(fp)
    9038:	e0bff617 	ldw	r2,-40(fp)
    903c:	1885883a 	add	r2,r3,r2
    9040:	e0bff515 	stw	r2,-44(fp)
      space -= n;
    9044:	e0fffe17 	ldw	r3,-8(fp)
    9048:	e0bff617 	ldw	r2,-40(fp)
    904c:	1885c83a 	sub	r2,r3,r2
    9050:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    9054:	e0fff817 	ldw	r3,-32(fp)
    9058:	e0bff617 	ldw	r2,-40(fp)
    905c:	1885883a 	add	r2,r3,r2
    9060:	10c1ffcc 	andi	r3,r2,2047
    9064:	e0bffc17 	ldw	r2,-16(fp)
    9068:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    906c:	e0bffe17 	ldw	r2,-8(fp)
    9070:	00bfcf16 	blt	zero,r2,8fb0 <_gp+0xffff4ccc>
    9074:	00000106 	br	907c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
    9078:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
    907c:	e0fff517 	ldw	r3,-44(fp)
    9080:	e0bffd17 	ldw	r2,-12(fp)
    9084:	1880141e 	bne	r3,r2,90d8 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    9088:	e0bfff17 	ldw	r2,-4(fp)
    908c:	1090000c 	andi	r2,r2,16384
    9090:	1000131e 	bne	r2,zero,90e0 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    9094:	0001883a 	nop
    9098:	e0bffc17 	ldw	r2,-16(fp)
    909c:	10c00a17 	ldw	r3,40(r2)
    90a0:	e0bff717 	ldw	r2,-36(fp)
    90a4:	1880051e 	bne	r3,r2,90bc <altera_avalon_jtag_uart_read+0x138>
    90a8:	e0bffc17 	ldw	r2,-16(fp)
    90ac:	10c00917 	ldw	r3,36(r2)
    90b0:	e0bffc17 	ldw	r2,-16(fp)
    90b4:	10800117 	ldw	r2,4(r2)
    90b8:	18bff736 	bltu	r3,r2,9098 <_gp+0xffff4db4>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    90bc:	e0bffc17 	ldw	r2,-16(fp)
    90c0:	10c00a17 	ldw	r3,40(r2)
    90c4:	e0bff717 	ldw	r2,-36(fp)
    90c8:	18800726 	beq	r3,r2,90e8 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    90cc:	e0bffe17 	ldw	r2,-8(fp)
    90d0:	00bfb716 	blt	zero,r2,8fb0 <_gp+0xffff4ccc>
    90d4:	00000506 	br	90ec <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
    90d8:	0001883a 	nop
    90dc:	00000306 	br	90ec <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
    90e0:	0001883a 	nop
    90e4:	00000106 	br	90ec <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
    90e8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    90ec:	e0fff517 	ldw	r3,-44(fp)
    90f0:	e0bffd17 	ldw	r2,-12(fp)
    90f4:	18801826 	beq	r3,r2,9158 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    90f8:	0005303a 	rdctl	r2,status
    90fc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9100:	e0fffb17 	ldw	r3,-20(fp)
    9104:	00bfff84 	movi	r2,-2
    9108:	1884703a 	and	r2,r3,r2
    910c:	1001703a 	wrctl	status,r2
  
  return context;
    9110:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    9114:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    9118:	e0bffc17 	ldw	r2,-16(fp)
    911c:	10800817 	ldw	r2,32(r2)
    9120:	10c00054 	ori	r3,r2,1
    9124:	e0bffc17 	ldw	r2,-16(fp)
    9128:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    912c:	e0bffc17 	ldw	r2,-16(fp)
    9130:	10800017 	ldw	r2,0(r2)
    9134:	10800104 	addi	r2,r2,4
    9138:	1007883a 	mov	r3,r2
    913c:	e0bffc17 	ldw	r2,-16(fp)
    9140:	10800817 	ldw	r2,32(r2)
    9144:	18800035 	stwio	r2,0(r3)
    9148:	e0bffa17 	ldw	r2,-24(fp)
    914c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9150:	e0bff917 	ldw	r2,-28(fp)
    9154:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    9158:	e0fff517 	ldw	r3,-44(fp)
    915c:	e0bffd17 	ldw	r2,-12(fp)
    9160:	18800426 	beq	r3,r2,9174 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
    9164:	e0fff517 	ldw	r3,-44(fp)
    9168:	e0bffd17 	ldw	r2,-12(fp)
    916c:	1885c83a 	sub	r2,r3,r2
    9170:	00000606 	br	918c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
    9174:	e0bfff17 	ldw	r2,-4(fp)
    9178:	1090000c 	andi	r2,r2,16384
    917c:	10000226 	beq	r2,zero,9188 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    9180:	00bffd44 	movi	r2,-11
    9184:	00000106 	br	918c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
    9188:	00bffec4 	movi	r2,-5
}
    918c:	e037883a 	mov	sp,fp
    9190:	dfc00117 	ldw	ra,4(sp)
    9194:	df000017 	ldw	fp,0(sp)
    9198:	dec00204 	addi	sp,sp,8
    919c:	f800283a 	ret

000091a0 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    91a0:	defff304 	addi	sp,sp,-52
    91a4:	dfc00c15 	stw	ra,48(sp)
    91a8:	df000b15 	stw	fp,44(sp)
    91ac:	df000b04 	addi	fp,sp,44
    91b0:	e13ffc15 	stw	r4,-16(fp)
    91b4:	e17ffd15 	stw	r5,-12(fp)
    91b8:	e1bffe15 	stw	r6,-8(fp)
    91bc:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    91c0:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    91c4:	e0bffd17 	ldw	r2,-12(fp)
    91c8:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    91cc:	00003706 	br	92ac <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    91d0:	e0bffc17 	ldw	r2,-16(fp)
    91d4:	10800c17 	ldw	r2,48(r2)
    91d8:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
    91dc:	e0bffc17 	ldw	r2,-16(fp)
    91e0:	10800d17 	ldw	r2,52(r2)
    91e4:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
    91e8:	e0fff917 	ldw	r3,-28(fp)
    91ec:	e0bff517 	ldw	r2,-44(fp)
    91f0:	1880062e 	bgeu	r3,r2,920c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    91f4:	e0fff517 	ldw	r3,-44(fp)
    91f8:	e0bff917 	ldw	r2,-28(fp)
    91fc:	1885c83a 	sub	r2,r3,r2
    9200:	10bfffc4 	addi	r2,r2,-1
    9204:	e0bff615 	stw	r2,-40(fp)
    9208:	00000b06 	br	9238 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
    920c:	e0bff517 	ldw	r2,-44(fp)
    9210:	10000526 	beq	r2,zero,9228 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    9214:	00c20004 	movi	r3,2048
    9218:	e0bff917 	ldw	r2,-28(fp)
    921c:	1885c83a 	sub	r2,r3,r2
    9220:	e0bff615 	stw	r2,-40(fp)
    9224:	00000406 	br	9238 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    9228:	00c1ffc4 	movi	r3,2047
    922c:	e0bff917 	ldw	r2,-28(fp)
    9230:	1885c83a 	sub	r2,r3,r2
    9234:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    9238:	e0bff617 	ldw	r2,-40(fp)
    923c:	10001e26 	beq	r2,zero,92b8 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
    9240:	e0fffe17 	ldw	r3,-8(fp)
    9244:	e0bff617 	ldw	r2,-40(fp)
    9248:	1880022e 	bgeu	r3,r2,9254 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
    924c:	e0bffe17 	ldw	r2,-8(fp)
    9250:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    9254:	e0bffc17 	ldw	r2,-16(fp)
    9258:	10c20e04 	addi	r3,r2,2104
    925c:	e0bff917 	ldw	r2,-28(fp)
    9260:	1885883a 	add	r2,r3,r2
    9264:	e1bff617 	ldw	r6,-40(fp)
    9268:	e17ffd17 	ldw	r5,-12(fp)
    926c:	1009883a 	mov	r4,r2
    9270:	000a5f80 	call	a5f8 <memcpy>
      ptr   += n;
    9274:	e0fffd17 	ldw	r3,-12(fp)
    9278:	e0bff617 	ldw	r2,-40(fp)
    927c:	1885883a 	add	r2,r3,r2
    9280:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
    9284:	e0fffe17 	ldw	r3,-8(fp)
    9288:	e0bff617 	ldw	r2,-40(fp)
    928c:	1885c83a 	sub	r2,r3,r2
    9290:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    9294:	e0fff917 	ldw	r3,-28(fp)
    9298:	e0bff617 	ldw	r2,-40(fp)
    929c:	1885883a 	add	r2,r3,r2
    92a0:	10c1ffcc 	andi	r3,r2,2047
    92a4:	e0bffc17 	ldw	r2,-16(fp)
    92a8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    92ac:	e0bffe17 	ldw	r2,-8(fp)
    92b0:	00bfc716 	blt	zero,r2,91d0 <_gp+0xffff4eec>
    92b4:	00000106 	br	92bc <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
    92b8:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    92bc:	0005303a 	rdctl	r2,status
    92c0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    92c4:	e0fffb17 	ldw	r3,-20(fp)
    92c8:	00bfff84 	movi	r2,-2
    92cc:	1884703a 	and	r2,r3,r2
    92d0:	1001703a 	wrctl	status,r2
  
  return context;
    92d4:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    92d8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    92dc:	e0bffc17 	ldw	r2,-16(fp)
    92e0:	10800817 	ldw	r2,32(r2)
    92e4:	10c00094 	ori	r3,r2,2
    92e8:	e0bffc17 	ldw	r2,-16(fp)
    92ec:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    92f0:	e0bffc17 	ldw	r2,-16(fp)
    92f4:	10800017 	ldw	r2,0(r2)
    92f8:	10800104 	addi	r2,r2,4
    92fc:	1007883a 	mov	r3,r2
    9300:	e0bffc17 	ldw	r2,-16(fp)
    9304:	10800817 	ldw	r2,32(r2)
    9308:	18800035 	stwio	r2,0(r3)
    930c:	e0bffa17 	ldw	r2,-24(fp)
    9310:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9314:	e0bff817 	ldw	r2,-32(fp)
    9318:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    931c:	e0bffe17 	ldw	r2,-8(fp)
    9320:	0080100e 	bge	zero,r2,9364 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
    9324:	e0bfff17 	ldw	r2,-4(fp)
    9328:	1090000c 	andi	r2,r2,16384
    932c:	1000101e 	bne	r2,zero,9370 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    9330:	0001883a 	nop
    9334:	e0bffc17 	ldw	r2,-16(fp)
    9338:	10c00d17 	ldw	r3,52(r2)
    933c:	e0bff517 	ldw	r2,-44(fp)
    9340:	1880051e 	bne	r3,r2,9358 <altera_avalon_jtag_uart_write+0x1b8>
    9344:	e0bffc17 	ldw	r2,-16(fp)
    9348:	10c00917 	ldw	r3,36(r2)
    934c:	e0bffc17 	ldw	r2,-16(fp)
    9350:	10800117 	ldw	r2,4(r2)
    9354:	18bff736 	bltu	r3,r2,9334 <_gp+0xffff5050>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
    9358:	e0bffc17 	ldw	r2,-16(fp)
    935c:	10800917 	ldw	r2,36(r2)
    9360:	1000051e 	bne	r2,zero,9378 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
    9364:	e0bffe17 	ldw	r2,-8(fp)
    9368:	00bfd016 	blt	zero,r2,92ac <_gp+0xffff4fc8>
    936c:	00000306 	br	937c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
    9370:	0001883a 	nop
    9374:	00000106 	br	937c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
    9378:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    937c:	e0fffd17 	ldw	r3,-12(fp)
    9380:	e0bff717 	ldw	r2,-36(fp)
    9384:	18800426 	beq	r3,r2,9398 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
    9388:	e0fffd17 	ldw	r3,-12(fp)
    938c:	e0bff717 	ldw	r2,-36(fp)
    9390:	1885c83a 	sub	r2,r3,r2
    9394:	00000606 	br	93b0 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
    9398:	e0bfff17 	ldw	r2,-4(fp)
    939c:	1090000c 	andi	r2,r2,16384
    93a0:	10000226 	beq	r2,zero,93ac <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
    93a4:	00bffd44 	movi	r2,-11
    93a8:	00000106 	br	93b0 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    93ac:	00bffec4 	movi	r2,-5
}
    93b0:	e037883a 	mov	sp,fp
    93b4:	dfc00117 	ldw	ra,4(sp)
    93b8:	df000017 	ldw	fp,0(sp)
    93bc:	dec00204 	addi	sp,sp,8
    93c0:	f800283a 	ret

000093c4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    93c4:	defff504 	addi	sp,sp,-44
    93c8:	df000a15 	stw	fp,40(sp)
    93cc:	df000a04 	addi	fp,sp,40
    93d0:	e13ffc15 	stw	r4,-16(fp)
    93d4:	e17ffd15 	stw	r5,-12(fp)
    93d8:	e1bffe15 	stw	r6,-8(fp)
    93dc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    93e0:	e03ff615 	stw	zero,-40(fp)
    93e4:	d0a5b017 	ldw	r2,-26944(gp)
  
  if (alt_ticks_per_second ())
    93e8:	10003c26 	beq	r2,zero,94dc <alt_alarm_start+0x118>
  {
    if (alarm)
    93ec:	e0bffc17 	ldw	r2,-16(fp)
    93f0:	10003826 	beq	r2,zero,94d4 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
    93f4:	e0bffc17 	ldw	r2,-16(fp)
    93f8:	e0fffe17 	ldw	r3,-8(fp)
    93fc:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    9400:	e0bffc17 	ldw	r2,-16(fp)
    9404:	e0ffff17 	ldw	r3,-4(fp)
    9408:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    940c:	0005303a 	rdctl	r2,status
    9410:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9414:	e0fff917 	ldw	r3,-28(fp)
    9418:	00bfff84 	movi	r2,-2
    941c:	1884703a 	and	r2,r3,r2
    9420:	1001703a 	wrctl	status,r2
  
  return context;
    9424:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
    9428:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    942c:	d0a5b117 	ldw	r2,-26940(gp)
      
      current_nticks = alt_nticks();
    9430:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    9434:	e0fffd17 	ldw	r3,-12(fp)
    9438:	e0bff617 	ldw	r2,-40(fp)
    943c:	1885883a 	add	r2,r3,r2
    9440:	10c00044 	addi	r3,r2,1
    9444:	e0bffc17 	ldw	r2,-16(fp)
    9448:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    944c:	e0bffc17 	ldw	r2,-16(fp)
    9450:	10c00217 	ldw	r3,8(r2)
    9454:	e0bff617 	ldw	r2,-40(fp)
    9458:	1880042e 	bgeu	r3,r2,946c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
    945c:	e0bffc17 	ldw	r2,-16(fp)
    9460:	00c00044 	movi	r3,1
    9464:	10c00405 	stb	r3,16(r2)
    9468:	00000206 	br	9474 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
    946c:	e0bffc17 	ldw	r2,-16(fp)
    9470:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    9474:	e0bffc17 	ldw	r2,-16(fp)
    9478:	d0e00a04 	addi	r3,gp,-32728
    947c:	e0fffa15 	stw	r3,-24(fp)
    9480:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    9484:	e0bffb17 	ldw	r2,-20(fp)
    9488:	e0fffa17 	ldw	r3,-24(fp)
    948c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    9490:	e0bffa17 	ldw	r2,-24(fp)
    9494:	10c00017 	ldw	r3,0(r2)
    9498:	e0bffb17 	ldw	r2,-20(fp)
    949c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    94a0:	e0bffa17 	ldw	r2,-24(fp)
    94a4:	10800017 	ldw	r2,0(r2)
    94a8:	e0fffb17 	ldw	r3,-20(fp)
    94ac:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    94b0:	e0bffa17 	ldw	r2,-24(fp)
    94b4:	e0fffb17 	ldw	r3,-20(fp)
    94b8:	10c00015 	stw	r3,0(r2)
    94bc:	e0bff817 	ldw	r2,-32(fp)
    94c0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    94c4:	e0bff717 	ldw	r2,-36(fp)
    94c8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    94cc:	0005883a 	mov	r2,zero
    94d0:	00000306 	br	94e0 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
    94d4:	00bffa84 	movi	r2,-22
    94d8:	00000106 	br	94e0 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
    94dc:	00bfde84 	movi	r2,-134
  }
}
    94e0:	e037883a 	mov	sp,fp
    94e4:	df000017 	ldw	fp,0(sp)
    94e8:	dec00104 	addi	sp,sp,4
    94ec:	f800283a 	ret

000094f0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    94f0:	defffa04 	addi	sp,sp,-24
    94f4:	dfc00515 	stw	ra,20(sp)
    94f8:	df000415 	stw	fp,16(sp)
    94fc:	df000404 	addi	fp,sp,16
    9500:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
    9504:	00800244 	movi	r2,9
    9508:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
    950c:	014003f4 	movhi	r5,15
    9510:	29509004 	addi	r5,r5,16960
    9514:	e13ffd17 	ldw	r4,-12(fp)
    9518:	000ac240 	call	ac24 <__mulsi3>
    951c:	100b883a 	mov	r5,r2
    9520:	0100bef4 	movhi	r4,763
    9524:	213c2004 	addi	r4,r4,-3968
    9528:	000ab680 	call	ab68 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    952c:	100b883a 	mov	r5,r2
    9530:	01200034 	movhi	r4,32768
    9534:	213fffc4 	addi	r4,r4,-1
    9538:	000ab680 	call	ab68 <__udivsi3>
    953c:	100b883a 	mov	r5,r2
    9540:	e13fff17 	ldw	r4,-4(fp)
    9544:	000ab680 	call	ab68 <__udivsi3>
    9548:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    954c:	e0bffe17 	ldw	r2,-8(fp)
    9550:	10002a26 	beq	r2,zero,95fc <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
    9554:	e03ffc15 	stw	zero,-16(fp)
    9558:	00001706 	br	95b8 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    955c:	00a00034 	movhi	r2,32768
    9560:	10bfffc4 	addi	r2,r2,-1
    9564:	10bfffc4 	addi	r2,r2,-1
    9568:	103ffe1e 	bne	r2,zero,9564 <_gp+0xffff5280>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
    956c:	014003f4 	movhi	r5,15
    9570:	29509004 	addi	r5,r5,16960
    9574:	e13ffd17 	ldw	r4,-12(fp)
    9578:	000ac240 	call	ac24 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    957c:	100b883a 	mov	r5,r2
    9580:	0100bef4 	movhi	r4,763
    9584:	213c2004 	addi	r4,r4,-3968
    9588:	000ab680 	call	ab68 <__udivsi3>
    958c:	100b883a 	mov	r5,r2
    9590:	01200034 	movhi	r4,32768
    9594:	213fffc4 	addi	r4,r4,-1
    9598:	000ab680 	call	ab68 <__udivsi3>
    959c:	1007883a 	mov	r3,r2
    95a0:	e0bfff17 	ldw	r2,-4(fp)
    95a4:	10c5c83a 	sub	r2,r2,r3
    95a8:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    95ac:	e0bffc17 	ldw	r2,-16(fp)
    95b0:	10800044 	addi	r2,r2,1
    95b4:	e0bffc15 	stw	r2,-16(fp)
    95b8:	e0fffc17 	ldw	r3,-16(fp)
    95bc:	e0bffe17 	ldw	r2,-8(fp)
    95c0:	18bfe616 	blt	r3,r2,955c <_gp+0xffff5278>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    95c4:	014003f4 	movhi	r5,15
    95c8:	29509004 	addi	r5,r5,16960
    95cc:	e13ffd17 	ldw	r4,-12(fp)
    95d0:	000ac240 	call	ac24 <__mulsi3>
    95d4:	100b883a 	mov	r5,r2
    95d8:	0100bef4 	movhi	r4,763
    95dc:	213c2004 	addi	r4,r4,-3968
    95e0:	000ab680 	call	ab68 <__udivsi3>
    95e4:	e17fff17 	ldw	r5,-4(fp)
    95e8:	1009883a 	mov	r4,r2
    95ec:	000ac240 	call	ac24 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    95f0:	10bfffc4 	addi	r2,r2,-1
    95f4:	103ffe1e 	bne	r2,zero,95f0 <_gp+0xffff530c>
    95f8:	00000d06 	br	9630 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    95fc:	014003f4 	movhi	r5,15
    9600:	29509004 	addi	r5,r5,16960
    9604:	e13ffd17 	ldw	r4,-12(fp)
    9608:	000ac240 	call	ac24 <__mulsi3>
    960c:	100b883a 	mov	r5,r2
    9610:	0100bef4 	movhi	r4,763
    9614:	213c2004 	addi	r4,r4,-3968
    9618:	000ab680 	call	ab68 <__udivsi3>
    961c:	e17fff17 	ldw	r5,-4(fp)
    9620:	1009883a 	mov	r4,r2
    9624:	000ac240 	call	ac24 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    9628:	10bfffc4 	addi	r2,r2,-1
    962c:	00bffe16 	blt	zero,r2,9628 <_gp+0xffff5344>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    9630:	0005883a 	mov	r2,zero
}
    9634:	e037883a 	mov	sp,fp
    9638:	dfc00117 	ldw	ra,4(sp)
    963c:	df000017 	ldw	fp,0(sp)
    9640:	dec00204 	addi	sp,sp,8
    9644:	f800283a 	ret

00009648 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    9648:	defffe04 	addi	sp,sp,-8
    964c:	dfc00115 	stw	ra,4(sp)
    9650:	df000015 	stw	fp,0(sp)
    9654:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    9658:	d0a00817 	ldw	r2,-32736(gp)
    965c:	10000326 	beq	r2,zero,966c <alt_get_errno+0x24>
    9660:	d0a00817 	ldw	r2,-32736(gp)
    9664:	103ee83a 	callr	r2
    9668:	00000106 	br	9670 <alt_get_errno+0x28>
    966c:	d0a5b304 	addi	r2,gp,-26932
}
    9670:	e037883a 	mov	sp,fp
    9674:	dfc00117 	ldw	ra,4(sp)
    9678:	df000017 	ldw	fp,0(sp)
    967c:	dec00204 	addi	sp,sp,8
    9680:	f800283a 	ret

00009684 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    9684:	defffb04 	addi	sp,sp,-20
    9688:	dfc00415 	stw	ra,16(sp)
    968c:	df000315 	stw	fp,12(sp)
    9690:	df000304 	addi	fp,sp,12
    9694:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    9698:	e0bfff17 	ldw	r2,-4(fp)
    969c:	10000816 	blt	r2,zero,96c0 <close+0x3c>
    96a0:	01400304 	movi	r5,12
    96a4:	e13fff17 	ldw	r4,-4(fp)
    96a8:	000ac240 	call	ac24 <__mulsi3>
    96ac:	1007883a 	mov	r3,r2
    96b0:	00800074 	movhi	r2,1
    96b4:	10af5004 	addi	r2,r2,-17088
    96b8:	1885883a 	add	r2,r3,r2
    96bc:	00000106 	br	96c4 <close+0x40>
    96c0:	0005883a 	mov	r2,zero
    96c4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    96c8:	e0bffd17 	ldw	r2,-12(fp)
    96cc:	10001926 	beq	r2,zero,9734 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    96d0:	e0bffd17 	ldw	r2,-12(fp)
    96d4:	10800017 	ldw	r2,0(r2)
    96d8:	10800417 	ldw	r2,16(r2)
    96dc:	10000626 	beq	r2,zero,96f8 <close+0x74>
    96e0:	e0bffd17 	ldw	r2,-12(fp)
    96e4:	10800017 	ldw	r2,0(r2)
    96e8:	10800417 	ldw	r2,16(r2)
    96ec:	e13ffd17 	ldw	r4,-12(fp)
    96f0:	103ee83a 	callr	r2
    96f4:	00000106 	br	96fc <close+0x78>
    96f8:	0005883a 	mov	r2,zero
    96fc:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    9700:	e13fff17 	ldw	r4,-4(fp)
    9704:	0009fec0 	call	9fec <alt_release_fd>
    if (rval < 0)
    9708:	e0bffe17 	ldw	r2,-8(fp)
    970c:	1000070e 	bge	r2,zero,972c <close+0xa8>
    {
      ALT_ERRNO = -rval;
    9710:	00096480 	call	9648 <alt_get_errno>
    9714:	1007883a 	mov	r3,r2
    9718:	e0bffe17 	ldw	r2,-8(fp)
    971c:	0085c83a 	sub	r2,zero,r2
    9720:	18800015 	stw	r2,0(r3)
      return -1;
    9724:	00bfffc4 	movi	r2,-1
    9728:	00000706 	br	9748 <close+0xc4>
    }
    return 0;
    972c:	0005883a 	mov	r2,zero
    9730:	00000506 	br	9748 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    9734:	00096480 	call	9648 <alt_get_errno>
    9738:	1007883a 	mov	r3,r2
    973c:	00801444 	movi	r2,81
    9740:	18800015 	stw	r2,0(r3)
    return -1;
    9744:	00bfffc4 	movi	r2,-1
  }
}
    9748:	e037883a 	mov	sp,fp
    974c:	dfc00117 	ldw	ra,4(sp)
    9750:	df000017 	ldw	fp,0(sp)
    9754:	dec00204 	addi	sp,sp,8
    9758:	f800283a 	ret

0000975c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    975c:	deffff04 	addi	sp,sp,-4
    9760:	df000015 	stw	fp,0(sp)
    9764:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    9768:	0001883a 	nop
    976c:	e037883a 	mov	sp,fp
    9770:	df000017 	ldw	fp,0(sp)
    9774:	dec00104 	addi	sp,sp,4
    9778:	f800283a 	ret

0000977c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    977c:	defffc04 	addi	sp,sp,-16
    9780:	df000315 	stw	fp,12(sp)
    9784:	df000304 	addi	fp,sp,12
    9788:	e13ffd15 	stw	r4,-12(fp)
    978c:	e17ffe15 	stw	r5,-8(fp)
    9790:	e1bfff15 	stw	r6,-4(fp)
  return len;
    9794:	e0bfff17 	ldw	r2,-4(fp)
}
    9798:	e037883a 	mov	sp,fp
    979c:	df000017 	ldw	fp,0(sp)
    97a0:	dec00104 	addi	sp,sp,4
    97a4:	f800283a 	ret

000097a8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    97a8:	defffe04 	addi	sp,sp,-8
    97ac:	dfc00115 	stw	ra,4(sp)
    97b0:	df000015 	stw	fp,0(sp)
    97b4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    97b8:	d0a00817 	ldw	r2,-32736(gp)
    97bc:	10000326 	beq	r2,zero,97cc <alt_get_errno+0x24>
    97c0:	d0a00817 	ldw	r2,-32736(gp)
    97c4:	103ee83a 	callr	r2
    97c8:	00000106 	br	97d0 <alt_get_errno+0x28>
    97cc:	d0a5b304 	addi	r2,gp,-26932
}
    97d0:	e037883a 	mov	sp,fp
    97d4:	dfc00117 	ldw	ra,4(sp)
    97d8:	df000017 	ldw	fp,0(sp)
    97dc:	dec00204 	addi	sp,sp,8
    97e0:	f800283a 	ret

000097e4 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    97e4:	defffa04 	addi	sp,sp,-24
    97e8:	dfc00515 	stw	ra,20(sp)
    97ec:	df000415 	stw	fp,16(sp)
    97f0:	df000404 	addi	fp,sp,16
    97f4:	e13ffe15 	stw	r4,-8(fp)
    97f8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    97fc:	e0bffe17 	ldw	r2,-8(fp)
    9800:	10000326 	beq	r2,zero,9810 <alt_dev_llist_insert+0x2c>
    9804:	e0bffe17 	ldw	r2,-8(fp)
    9808:	10800217 	ldw	r2,8(r2)
    980c:	1000061e 	bne	r2,zero,9828 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
    9810:	00097a80 	call	97a8 <alt_get_errno>
    9814:	1007883a 	mov	r3,r2
    9818:	00800584 	movi	r2,22
    981c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    9820:	00bffa84 	movi	r2,-22
    9824:	00001306 	br	9874 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    9828:	e0bffe17 	ldw	r2,-8(fp)
    982c:	e0ffff17 	ldw	r3,-4(fp)
    9830:	e0fffc15 	stw	r3,-16(fp)
    9834:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    9838:	e0bffd17 	ldw	r2,-12(fp)
    983c:	e0fffc17 	ldw	r3,-16(fp)
    9840:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    9844:	e0bffc17 	ldw	r2,-16(fp)
    9848:	10c00017 	ldw	r3,0(r2)
    984c:	e0bffd17 	ldw	r2,-12(fp)
    9850:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    9854:	e0bffc17 	ldw	r2,-16(fp)
    9858:	10800017 	ldw	r2,0(r2)
    985c:	e0fffd17 	ldw	r3,-12(fp)
    9860:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    9864:	e0bffc17 	ldw	r2,-16(fp)
    9868:	e0fffd17 	ldw	r3,-12(fp)
    986c:	10c00015 	stw	r3,0(r2)

  return 0;  
    9870:	0005883a 	mov	r2,zero
}
    9874:	e037883a 	mov	sp,fp
    9878:	dfc00117 	ldw	ra,4(sp)
    987c:	df000017 	ldw	fp,0(sp)
    9880:	dec00204 	addi	sp,sp,8
    9884:	f800283a 	ret

00009888 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    9888:	defffd04 	addi	sp,sp,-12
    988c:	dfc00215 	stw	ra,8(sp)
    9890:	df000115 	stw	fp,4(sp)
    9894:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    9898:	00800074 	movhi	r2,1
    989c:	10ab1f04 	addi	r2,r2,-21380
    98a0:	e0bfff15 	stw	r2,-4(fp)
    98a4:	00000606 	br	98c0 <_do_ctors+0x38>
        (*ctor) (); 
    98a8:	e0bfff17 	ldw	r2,-4(fp)
    98ac:	10800017 	ldw	r2,0(r2)
    98b0:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    98b4:	e0bfff17 	ldw	r2,-4(fp)
    98b8:	10bfff04 	addi	r2,r2,-4
    98bc:	e0bfff15 	stw	r2,-4(fp)
    98c0:	e0ffff17 	ldw	r3,-4(fp)
    98c4:	00800074 	movhi	r2,1
    98c8:	10ab2004 	addi	r2,r2,-21376
    98cc:	18bff62e 	bgeu	r3,r2,98a8 <_gp+0xffff55c4>
        (*ctor) (); 
}
    98d0:	0001883a 	nop
    98d4:	e037883a 	mov	sp,fp
    98d8:	dfc00117 	ldw	ra,4(sp)
    98dc:	df000017 	ldw	fp,0(sp)
    98e0:	dec00204 	addi	sp,sp,8
    98e4:	f800283a 	ret

000098e8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    98e8:	defffd04 	addi	sp,sp,-12
    98ec:	dfc00215 	stw	ra,8(sp)
    98f0:	df000115 	stw	fp,4(sp)
    98f4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    98f8:	00800074 	movhi	r2,1
    98fc:	10ab1f04 	addi	r2,r2,-21380
    9900:	e0bfff15 	stw	r2,-4(fp)
    9904:	00000606 	br	9920 <_do_dtors+0x38>
        (*dtor) (); 
    9908:	e0bfff17 	ldw	r2,-4(fp)
    990c:	10800017 	ldw	r2,0(r2)
    9910:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    9914:	e0bfff17 	ldw	r2,-4(fp)
    9918:	10bfff04 	addi	r2,r2,-4
    991c:	e0bfff15 	stw	r2,-4(fp)
    9920:	e0ffff17 	ldw	r3,-4(fp)
    9924:	00800074 	movhi	r2,1
    9928:	10ab2004 	addi	r2,r2,-21376
    992c:	18bff62e 	bgeu	r3,r2,9908 <_gp+0xffff5624>
        (*dtor) (); 
}
    9930:	0001883a 	nop
    9934:	e037883a 	mov	sp,fp
    9938:	dfc00117 	ldw	ra,4(sp)
    993c:	df000017 	ldw	fp,0(sp)
    9940:	dec00204 	addi	sp,sp,8
    9944:	f800283a 	ret

00009948 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    9948:	deffff04 	addi	sp,sp,-4
    994c:	df000015 	stw	fp,0(sp)
    9950:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
    9954:	0001883a 	nop
    9958:	e037883a 	mov	sp,fp
    995c:	df000017 	ldw	fp,0(sp)
    9960:	dec00104 	addi	sp,sp,4
    9964:	f800283a 	ret

00009968 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    9968:	defff904 	addi	sp,sp,-28
    996c:	dfc00615 	stw	ra,24(sp)
    9970:	df000515 	stw	fp,20(sp)
    9974:	df000504 	addi	fp,sp,20
    9978:	e13ffc15 	stw	r4,-16(fp)
    997c:	e17ffd15 	stw	r5,-12(fp)
    9980:	e1bffe15 	stw	r6,-8(fp)
    9984:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    9988:	e0800217 	ldw	r2,8(fp)
    998c:	d8800015 	stw	r2,0(sp)
    9990:	e1ffff17 	ldw	r7,-4(fp)
    9994:	e1bffe17 	ldw	r6,-8(fp)
    9998:	e17ffd17 	ldw	r5,-12(fp)
    999c:	e13ffc17 	ldw	r4,-16(fp)
    99a0:	0009b180 	call	9b18 <alt_iic_isr_register>
}  
    99a4:	e037883a 	mov	sp,fp
    99a8:	dfc00117 	ldw	ra,4(sp)
    99ac:	df000017 	ldw	fp,0(sp)
    99b0:	dec00204 	addi	sp,sp,8
    99b4:	f800283a 	ret

000099b8 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    99b8:	defff904 	addi	sp,sp,-28
    99bc:	df000615 	stw	fp,24(sp)
    99c0:	df000604 	addi	fp,sp,24
    99c4:	e13ffe15 	stw	r4,-8(fp)
    99c8:	e17fff15 	stw	r5,-4(fp)
    99cc:	e0bfff17 	ldw	r2,-4(fp)
    99d0:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    99d4:	0005303a 	rdctl	r2,status
    99d8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    99dc:	e0fffb17 	ldw	r3,-20(fp)
    99e0:	00bfff84 	movi	r2,-2
    99e4:	1884703a 	and	r2,r3,r2
    99e8:	1001703a 	wrctl	status,r2
  
  return context;
    99ec:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    99f0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    99f4:	00c00044 	movi	r3,1
    99f8:	e0bffa17 	ldw	r2,-24(fp)
    99fc:	1884983a 	sll	r2,r3,r2
    9a00:	1007883a 	mov	r3,r2
    9a04:	d0a5af17 	ldw	r2,-26948(gp)
    9a08:	1884b03a 	or	r2,r3,r2
    9a0c:	d0a5af15 	stw	r2,-26948(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    9a10:	d0a5af17 	ldw	r2,-26948(gp)
    9a14:	100170fa 	wrctl	ienable,r2
    9a18:	e0bffc17 	ldw	r2,-16(fp)
    9a1c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9a20:	e0bffd17 	ldw	r2,-12(fp)
    9a24:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    9a28:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
    9a2c:	0001883a 	nop
}
    9a30:	e037883a 	mov	sp,fp
    9a34:	df000017 	ldw	fp,0(sp)
    9a38:	dec00104 	addi	sp,sp,4
    9a3c:	f800283a 	ret

00009a40 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    9a40:	defff904 	addi	sp,sp,-28
    9a44:	df000615 	stw	fp,24(sp)
    9a48:	df000604 	addi	fp,sp,24
    9a4c:	e13ffe15 	stw	r4,-8(fp)
    9a50:	e17fff15 	stw	r5,-4(fp)
    9a54:	e0bfff17 	ldw	r2,-4(fp)
    9a58:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    9a5c:	0005303a 	rdctl	r2,status
    9a60:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9a64:	e0fffb17 	ldw	r3,-20(fp)
    9a68:	00bfff84 	movi	r2,-2
    9a6c:	1884703a 	and	r2,r3,r2
    9a70:	1001703a 	wrctl	status,r2
  
  return context;
    9a74:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    9a78:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    9a7c:	00c00044 	movi	r3,1
    9a80:	e0bffa17 	ldw	r2,-24(fp)
    9a84:	1884983a 	sll	r2,r3,r2
    9a88:	0084303a 	nor	r2,zero,r2
    9a8c:	1007883a 	mov	r3,r2
    9a90:	d0a5af17 	ldw	r2,-26948(gp)
    9a94:	1884703a 	and	r2,r3,r2
    9a98:	d0a5af15 	stw	r2,-26948(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    9a9c:	d0a5af17 	ldw	r2,-26948(gp)
    9aa0:	100170fa 	wrctl	ienable,r2
    9aa4:	e0bffc17 	ldw	r2,-16(fp)
    9aa8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9aac:	e0bffd17 	ldw	r2,-12(fp)
    9ab0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    9ab4:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
    9ab8:	0001883a 	nop
}
    9abc:	e037883a 	mov	sp,fp
    9ac0:	df000017 	ldw	fp,0(sp)
    9ac4:	dec00104 	addi	sp,sp,4
    9ac8:	f800283a 	ret

00009acc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    9acc:	defffc04 	addi	sp,sp,-16
    9ad0:	df000315 	stw	fp,12(sp)
    9ad4:	df000304 	addi	fp,sp,12
    9ad8:	e13ffe15 	stw	r4,-8(fp)
    9adc:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    9ae0:	000530fa 	rdctl	r2,ienable
    9ae4:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    9ae8:	00c00044 	movi	r3,1
    9aec:	e0bfff17 	ldw	r2,-4(fp)
    9af0:	1884983a 	sll	r2,r3,r2
    9af4:	1007883a 	mov	r3,r2
    9af8:	e0bffd17 	ldw	r2,-12(fp)
    9afc:	1884703a 	and	r2,r3,r2
    9b00:	1004c03a 	cmpne	r2,r2,zero
    9b04:	10803fcc 	andi	r2,r2,255
}
    9b08:	e037883a 	mov	sp,fp
    9b0c:	df000017 	ldw	fp,0(sp)
    9b10:	dec00104 	addi	sp,sp,4
    9b14:	f800283a 	ret

00009b18 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    9b18:	defff504 	addi	sp,sp,-44
    9b1c:	dfc00a15 	stw	ra,40(sp)
    9b20:	df000915 	stw	fp,36(sp)
    9b24:	df000904 	addi	fp,sp,36
    9b28:	e13ffc15 	stw	r4,-16(fp)
    9b2c:	e17ffd15 	stw	r5,-12(fp)
    9b30:	e1bffe15 	stw	r6,-8(fp)
    9b34:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    9b38:	00bffa84 	movi	r2,-22
    9b3c:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    9b40:	e0bffd17 	ldw	r2,-12(fp)
    9b44:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    9b48:	e0bff817 	ldw	r2,-32(fp)
    9b4c:	10800808 	cmpgei	r2,r2,32
    9b50:	1000271e 	bne	r2,zero,9bf0 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    9b54:	0005303a 	rdctl	r2,status
    9b58:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9b5c:	e0fffb17 	ldw	r3,-20(fp)
    9b60:	00bfff84 	movi	r2,-2
    9b64:	1884703a 	and	r2,r3,r2
    9b68:	1001703a 	wrctl	status,r2
  
  return context;
    9b6c:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    9b70:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
    9b74:	00800074 	movhi	r2,1
    9b78:	10b66d04 	addi	r2,r2,-9804
    9b7c:	e0fff817 	ldw	r3,-32(fp)
    9b80:	180690fa 	slli	r3,r3,3
    9b84:	10c5883a 	add	r2,r2,r3
    9b88:	e0fffe17 	ldw	r3,-8(fp)
    9b8c:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    9b90:	00800074 	movhi	r2,1
    9b94:	10b66d04 	addi	r2,r2,-9804
    9b98:	e0fff817 	ldw	r3,-32(fp)
    9b9c:	180690fa 	slli	r3,r3,3
    9ba0:	10c5883a 	add	r2,r2,r3
    9ba4:	10800104 	addi	r2,r2,4
    9ba8:	e0ffff17 	ldw	r3,-4(fp)
    9bac:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    9bb0:	e0bffe17 	ldw	r2,-8(fp)
    9bb4:	10000526 	beq	r2,zero,9bcc <alt_iic_isr_register+0xb4>
    9bb8:	e0bff817 	ldw	r2,-32(fp)
    9bbc:	100b883a 	mov	r5,r2
    9bc0:	e13ffc17 	ldw	r4,-16(fp)
    9bc4:	00099b80 	call	99b8 <alt_ic_irq_enable>
    9bc8:	00000406 	br	9bdc <alt_iic_isr_register+0xc4>
    9bcc:	e0bff817 	ldw	r2,-32(fp)
    9bd0:	100b883a 	mov	r5,r2
    9bd4:	e13ffc17 	ldw	r4,-16(fp)
    9bd8:	0009a400 	call	9a40 <alt_ic_irq_disable>
    9bdc:	e0bff715 	stw	r2,-36(fp)
    9be0:	e0bffa17 	ldw	r2,-24(fp)
    9be4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9be8:	e0bff917 	ldw	r2,-28(fp)
    9bec:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    9bf0:	e0bff717 	ldw	r2,-36(fp)
}
    9bf4:	e037883a 	mov	sp,fp
    9bf8:	dfc00117 	ldw	ra,4(sp)
    9bfc:	df000017 	ldw	fp,0(sp)
    9c00:	dec00204 	addi	sp,sp,8
    9c04:	f800283a 	ret

00009c08 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    9c08:	defff804 	addi	sp,sp,-32
    9c0c:	dfc00715 	stw	ra,28(sp)
    9c10:	df000615 	stw	fp,24(sp)
    9c14:	dc000515 	stw	r16,20(sp)
    9c18:	df000604 	addi	fp,sp,24
    9c1c:	e13ffb15 	stw	r4,-20(fp)
    9c20:	e17ffc15 	stw	r5,-16(fp)
    9c24:	e1bffd15 	stw	r6,-12(fp)
    9c28:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
    9c2c:	e1bffe17 	ldw	r6,-8(fp)
    9c30:	e17ffd17 	ldw	r5,-12(fp)
    9c34:	e13ffc17 	ldw	r4,-16(fp)
    9c38:	0009e900 	call	9e90 <open>
    9c3c:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
    9c40:	e0bffa17 	ldw	r2,-24(fp)
    9c44:	10002216 	blt	r2,zero,9cd0 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    9c48:	04000074 	movhi	r16,1
    9c4c:	842f5004 	addi	r16,r16,-17088
    9c50:	e0bffa17 	ldw	r2,-24(fp)
    9c54:	01400304 	movi	r5,12
    9c58:	1009883a 	mov	r4,r2
    9c5c:	000ac240 	call	ac24 <__mulsi3>
    9c60:	8085883a 	add	r2,r16,r2
    9c64:	10c00017 	ldw	r3,0(r2)
    9c68:	e0bffb17 	ldw	r2,-20(fp)
    9c6c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    9c70:	04000074 	movhi	r16,1
    9c74:	842f5004 	addi	r16,r16,-17088
    9c78:	e0bffa17 	ldw	r2,-24(fp)
    9c7c:	01400304 	movi	r5,12
    9c80:	1009883a 	mov	r4,r2
    9c84:	000ac240 	call	ac24 <__mulsi3>
    9c88:	8085883a 	add	r2,r16,r2
    9c8c:	10800104 	addi	r2,r2,4
    9c90:	10c00017 	ldw	r3,0(r2)
    9c94:	e0bffb17 	ldw	r2,-20(fp)
    9c98:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    9c9c:	04000074 	movhi	r16,1
    9ca0:	842f5004 	addi	r16,r16,-17088
    9ca4:	e0bffa17 	ldw	r2,-24(fp)
    9ca8:	01400304 	movi	r5,12
    9cac:	1009883a 	mov	r4,r2
    9cb0:	000ac240 	call	ac24 <__mulsi3>
    9cb4:	8085883a 	add	r2,r16,r2
    9cb8:	10800204 	addi	r2,r2,8
    9cbc:	10c00017 	ldw	r3,0(r2)
    9cc0:	e0bffb17 	ldw	r2,-20(fp)
    9cc4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    9cc8:	e13ffa17 	ldw	r4,-24(fp)
    9ccc:	0009fec0 	call	9fec <alt_release_fd>
  }
} 
    9cd0:	0001883a 	nop
    9cd4:	e6ffff04 	addi	sp,fp,-4
    9cd8:	dfc00217 	ldw	ra,8(sp)
    9cdc:	df000117 	ldw	fp,4(sp)
    9ce0:	dc000017 	ldw	r16,0(sp)
    9ce4:	dec00304 	addi	sp,sp,12
    9ce8:	f800283a 	ret

00009cec <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    9cec:	defffb04 	addi	sp,sp,-20
    9cf0:	dfc00415 	stw	ra,16(sp)
    9cf4:	df000315 	stw	fp,12(sp)
    9cf8:	df000304 	addi	fp,sp,12
    9cfc:	e13ffd15 	stw	r4,-12(fp)
    9d00:	e17ffe15 	stw	r5,-8(fp)
    9d04:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    9d08:	01c07fc4 	movi	r7,511
    9d0c:	01800044 	movi	r6,1
    9d10:	e17ffd17 	ldw	r5,-12(fp)
    9d14:	01000074 	movhi	r4,1
    9d18:	212f5304 	addi	r4,r4,-17076
    9d1c:	0009c080 	call	9c08 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    9d20:	01c07fc4 	movi	r7,511
    9d24:	000d883a 	mov	r6,zero
    9d28:	e17ffe17 	ldw	r5,-8(fp)
    9d2c:	01000074 	movhi	r4,1
    9d30:	212f5004 	addi	r4,r4,-17088
    9d34:	0009c080 	call	9c08 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    9d38:	01c07fc4 	movi	r7,511
    9d3c:	01800044 	movi	r6,1
    9d40:	e17fff17 	ldw	r5,-4(fp)
    9d44:	01000074 	movhi	r4,1
    9d48:	212f5604 	addi	r4,r4,-17064
    9d4c:	0009c080 	call	9c08 <alt_open_fd>
}  
    9d50:	0001883a 	nop
    9d54:	e037883a 	mov	sp,fp
    9d58:	dfc00117 	ldw	ra,4(sp)
    9d5c:	df000017 	ldw	fp,0(sp)
    9d60:	dec00204 	addi	sp,sp,8
    9d64:	f800283a 	ret

00009d68 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    9d68:	defffe04 	addi	sp,sp,-8
    9d6c:	dfc00115 	stw	ra,4(sp)
    9d70:	df000015 	stw	fp,0(sp)
    9d74:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    9d78:	d0a00817 	ldw	r2,-32736(gp)
    9d7c:	10000326 	beq	r2,zero,9d8c <alt_get_errno+0x24>
    9d80:	d0a00817 	ldw	r2,-32736(gp)
    9d84:	103ee83a 	callr	r2
    9d88:	00000106 	br	9d90 <alt_get_errno+0x28>
    9d8c:	d0a5b304 	addi	r2,gp,-26932
}
    9d90:	e037883a 	mov	sp,fp
    9d94:	dfc00117 	ldw	ra,4(sp)
    9d98:	df000017 	ldw	fp,0(sp)
    9d9c:	dec00204 	addi	sp,sp,8
    9da0:	f800283a 	ret

00009da4 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    9da4:	defffb04 	addi	sp,sp,-20
    9da8:	dfc00415 	stw	ra,16(sp)
    9dac:	df000315 	stw	fp,12(sp)
    9db0:	dc000215 	stw	r16,8(sp)
    9db4:	df000304 	addi	fp,sp,12
    9db8:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    9dbc:	e0bffe17 	ldw	r2,-8(fp)
    9dc0:	10800217 	ldw	r2,8(r2)
    9dc4:	10d00034 	orhi	r3,r2,16384
    9dc8:	e0bffe17 	ldw	r2,-8(fp)
    9dcc:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    9dd0:	e03ffd15 	stw	zero,-12(fp)
    9dd4:	00002306 	br	9e64 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    9dd8:	04000074 	movhi	r16,1
    9ddc:	842f5004 	addi	r16,r16,-17088
    9de0:	e0bffd17 	ldw	r2,-12(fp)
    9de4:	01400304 	movi	r5,12
    9de8:	1009883a 	mov	r4,r2
    9dec:	000ac240 	call	ac24 <__mulsi3>
    9df0:	8085883a 	add	r2,r16,r2
    9df4:	10c00017 	ldw	r3,0(r2)
    9df8:	e0bffe17 	ldw	r2,-8(fp)
    9dfc:	10800017 	ldw	r2,0(r2)
    9e00:	1880151e 	bne	r3,r2,9e58 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    9e04:	04000074 	movhi	r16,1
    9e08:	842f5004 	addi	r16,r16,-17088
    9e0c:	e0bffd17 	ldw	r2,-12(fp)
    9e10:	01400304 	movi	r5,12
    9e14:	1009883a 	mov	r4,r2
    9e18:	000ac240 	call	ac24 <__mulsi3>
    9e1c:	8085883a 	add	r2,r16,r2
    9e20:	10800204 	addi	r2,r2,8
    9e24:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    9e28:	10000b0e 	bge	r2,zero,9e58 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    9e2c:	01400304 	movi	r5,12
    9e30:	e13ffd17 	ldw	r4,-12(fp)
    9e34:	000ac240 	call	ac24 <__mulsi3>
    9e38:	1007883a 	mov	r3,r2
    9e3c:	00800074 	movhi	r2,1
    9e40:	10af5004 	addi	r2,r2,-17088
    9e44:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    9e48:	e0bffe17 	ldw	r2,-8(fp)
    9e4c:	18800226 	beq	r3,r2,9e58 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    9e50:	00bffcc4 	movi	r2,-13
    9e54:	00000806 	br	9e78 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    9e58:	e0bffd17 	ldw	r2,-12(fp)
    9e5c:	10800044 	addi	r2,r2,1
    9e60:	e0bffd15 	stw	r2,-12(fp)
    9e64:	d0a00717 	ldw	r2,-32740(gp)
    9e68:	1007883a 	mov	r3,r2
    9e6c:	e0bffd17 	ldw	r2,-12(fp)
    9e70:	18bfd92e 	bgeu	r3,r2,9dd8 <_gp+0xffff5af4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    9e74:	0005883a 	mov	r2,zero
}
    9e78:	e6ffff04 	addi	sp,fp,-4
    9e7c:	dfc00217 	ldw	ra,8(sp)
    9e80:	df000117 	ldw	fp,4(sp)
    9e84:	dc000017 	ldw	r16,0(sp)
    9e88:	dec00304 	addi	sp,sp,12
    9e8c:	f800283a 	ret

00009e90 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    9e90:	defff604 	addi	sp,sp,-40
    9e94:	dfc00915 	stw	ra,36(sp)
    9e98:	df000815 	stw	fp,32(sp)
    9e9c:	df000804 	addi	fp,sp,32
    9ea0:	e13ffd15 	stw	r4,-12(fp)
    9ea4:	e17ffe15 	stw	r5,-8(fp)
    9ea8:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    9eac:	00bfffc4 	movi	r2,-1
    9eb0:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    9eb4:	00bffb44 	movi	r2,-19
    9eb8:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    9ebc:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    9ec0:	d1600504 	addi	r5,gp,-32748
    9ec4:	e13ffd17 	ldw	r4,-12(fp)
    9ec8:	000a2380 	call	a238 <alt_find_dev>
    9ecc:	e0bff815 	stw	r2,-32(fp)
    9ed0:	e0bff817 	ldw	r2,-32(fp)
    9ed4:	1000051e 	bne	r2,zero,9eec <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    9ed8:	e13ffd17 	ldw	r4,-12(fp)
    9edc:	000a2c80 	call	a2c8 <alt_find_file>
    9ee0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    9ee4:	00800044 	movi	r2,1
    9ee8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    9eec:	e0bff817 	ldw	r2,-32(fp)
    9ef0:	10002b26 	beq	r2,zero,9fa0 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
    9ef4:	e13ff817 	ldw	r4,-32(fp)
    9ef8:	000a3d00 	call	a3d0 <alt_get_fd>
    9efc:	e0bff915 	stw	r2,-28(fp)
    9f00:	e0bff917 	ldw	r2,-28(fp)
    9f04:	1000030e 	bge	r2,zero,9f14 <open+0x84>
    {
      status = index;
    9f08:	e0bff917 	ldw	r2,-28(fp)
    9f0c:	e0bffa15 	stw	r2,-24(fp)
    9f10:	00002506 	br	9fa8 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
    9f14:	01400304 	movi	r5,12
    9f18:	e13ff917 	ldw	r4,-28(fp)
    9f1c:	000ac240 	call	ac24 <__mulsi3>
    9f20:	1007883a 	mov	r3,r2
    9f24:	00800074 	movhi	r2,1
    9f28:	10af5004 	addi	r2,r2,-17088
    9f2c:	1885883a 	add	r2,r3,r2
    9f30:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    9f34:	e0fffe17 	ldw	r3,-8(fp)
    9f38:	00900034 	movhi	r2,16384
    9f3c:	10bfffc4 	addi	r2,r2,-1
    9f40:	1886703a 	and	r3,r3,r2
    9f44:	e0bffc17 	ldw	r2,-16(fp)
    9f48:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    9f4c:	e0bffb17 	ldw	r2,-20(fp)
    9f50:	1000051e 	bne	r2,zero,9f68 <open+0xd8>
    9f54:	e13ffc17 	ldw	r4,-16(fp)
    9f58:	0009da40 	call	9da4 <alt_file_locked>
    9f5c:	e0bffa15 	stw	r2,-24(fp)
    9f60:	e0bffa17 	ldw	r2,-24(fp)
    9f64:	10001016 	blt	r2,zero,9fa8 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    9f68:	e0bff817 	ldw	r2,-32(fp)
    9f6c:	10800317 	ldw	r2,12(r2)
    9f70:	10000826 	beq	r2,zero,9f94 <open+0x104>
    9f74:	e0bff817 	ldw	r2,-32(fp)
    9f78:	10800317 	ldw	r2,12(r2)
    9f7c:	e1ffff17 	ldw	r7,-4(fp)
    9f80:	e1bffe17 	ldw	r6,-8(fp)
    9f84:	e17ffd17 	ldw	r5,-12(fp)
    9f88:	e13ffc17 	ldw	r4,-16(fp)
    9f8c:	103ee83a 	callr	r2
    9f90:	00000106 	br	9f98 <open+0x108>
    9f94:	0005883a 	mov	r2,zero
    9f98:	e0bffa15 	stw	r2,-24(fp)
    9f9c:	00000206 	br	9fa8 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
    9fa0:	00bffb44 	movi	r2,-19
    9fa4:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    9fa8:	e0bffa17 	ldw	r2,-24(fp)
    9fac:	1000090e 	bge	r2,zero,9fd4 <open+0x144>
  {
    alt_release_fd (index);  
    9fb0:	e13ff917 	ldw	r4,-28(fp)
    9fb4:	0009fec0 	call	9fec <alt_release_fd>
    ALT_ERRNO = -status;
    9fb8:	0009d680 	call	9d68 <alt_get_errno>
    9fbc:	1007883a 	mov	r3,r2
    9fc0:	e0bffa17 	ldw	r2,-24(fp)
    9fc4:	0085c83a 	sub	r2,zero,r2
    9fc8:	18800015 	stw	r2,0(r3)
    return -1;
    9fcc:	00bfffc4 	movi	r2,-1
    9fd0:	00000106 	br	9fd8 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
    9fd4:	e0bff917 	ldw	r2,-28(fp)
}
    9fd8:	e037883a 	mov	sp,fp
    9fdc:	dfc00117 	ldw	ra,4(sp)
    9fe0:	df000017 	ldw	fp,0(sp)
    9fe4:	dec00204 	addi	sp,sp,8
    9fe8:	f800283a 	ret

00009fec <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    9fec:	defffc04 	addi	sp,sp,-16
    9ff0:	dfc00315 	stw	ra,12(sp)
    9ff4:	df000215 	stw	fp,8(sp)
    9ff8:	dc000115 	stw	r16,4(sp)
    9ffc:	df000204 	addi	fp,sp,8
    a000:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
    a004:	e0bffe17 	ldw	r2,-8(fp)
    a008:	108000d0 	cmplti	r2,r2,3
    a00c:	1000111e 	bne	r2,zero,a054 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    a010:	04000074 	movhi	r16,1
    a014:	842f5004 	addi	r16,r16,-17088
    a018:	e0bffe17 	ldw	r2,-8(fp)
    a01c:	01400304 	movi	r5,12
    a020:	1009883a 	mov	r4,r2
    a024:	000ac240 	call	ac24 <__mulsi3>
    a028:	8085883a 	add	r2,r16,r2
    a02c:	10800204 	addi	r2,r2,8
    a030:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    a034:	04000074 	movhi	r16,1
    a038:	842f5004 	addi	r16,r16,-17088
    a03c:	e0bffe17 	ldw	r2,-8(fp)
    a040:	01400304 	movi	r5,12
    a044:	1009883a 	mov	r4,r2
    a048:	000ac240 	call	ac24 <__mulsi3>
    a04c:	8085883a 	add	r2,r16,r2
    a050:	10000015 	stw	zero,0(r2)
  }
}
    a054:	0001883a 	nop
    a058:	e6ffff04 	addi	sp,fp,-4
    a05c:	dfc00217 	ldw	ra,8(sp)
    a060:	df000117 	ldw	fp,4(sp)
    a064:	dc000017 	ldw	r16,0(sp)
    a068:	dec00304 	addi	sp,sp,12
    a06c:	f800283a 	ret

0000a070 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    a070:	defffa04 	addi	sp,sp,-24
    a074:	df000515 	stw	fp,20(sp)
    a078:	df000504 	addi	fp,sp,20
    a07c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    a080:	0005303a 	rdctl	r2,status
    a084:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    a088:	e0fffc17 	ldw	r3,-16(fp)
    a08c:	00bfff84 	movi	r2,-2
    a090:	1884703a 	and	r2,r3,r2
    a094:	1001703a 	wrctl	status,r2
  
  return context;
    a098:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    a09c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    a0a0:	e0bfff17 	ldw	r2,-4(fp)
    a0a4:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    a0a8:	e0bffd17 	ldw	r2,-12(fp)
    a0ac:	10800017 	ldw	r2,0(r2)
    a0b0:	e0fffd17 	ldw	r3,-12(fp)
    a0b4:	18c00117 	ldw	r3,4(r3)
    a0b8:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    a0bc:	e0bffd17 	ldw	r2,-12(fp)
    a0c0:	10800117 	ldw	r2,4(r2)
    a0c4:	e0fffd17 	ldw	r3,-12(fp)
    a0c8:	18c00017 	ldw	r3,0(r3)
    a0cc:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    a0d0:	e0bffd17 	ldw	r2,-12(fp)
    a0d4:	e0fffd17 	ldw	r3,-12(fp)
    a0d8:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    a0dc:	e0bffd17 	ldw	r2,-12(fp)
    a0e0:	e0fffd17 	ldw	r3,-12(fp)
    a0e4:	10c00015 	stw	r3,0(r2)
    a0e8:	e0bffb17 	ldw	r2,-20(fp)
    a0ec:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    a0f0:	e0bffe17 	ldw	r2,-8(fp)
    a0f4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    a0f8:	0001883a 	nop
    a0fc:	e037883a 	mov	sp,fp
    a100:	df000017 	ldw	fp,0(sp)
    a104:	dec00104 	addi	sp,sp,4
    a108:	f800283a 	ret

0000a10c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    a10c:	defffb04 	addi	sp,sp,-20
    a110:	dfc00415 	stw	ra,16(sp)
    a114:	df000315 	stw	fp,12(sp)
    a118:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    a11c:	d0a00a17 	ldw	r2,-32728(gp)
    a120:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    a124:	d0a5b117 	ldw	r2,-26940(gp)
    a128:	10800044 	addi	r2,r2,1
    a12c:	d0a5b115 	stw	r2,-26940(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    a130:	00002e06 	br	a1ec <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    a134:	e0bffd17 	ldw	r2,-12(fp)
    a138:	10800017 	ldw	r2,0(r2)
    a13c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    a140:	e0bffd17 	ldw	r2,-12(fp)
    a144:	10800403 	ldbu	r2,16(r2)
    a148:	10803fcc 	andi	r2,r2,255
    a14c:	10000426 	beq	r2,zero,a160 <alt_tick+0x54>
    a150:	d0a5b117 	ldw	r2,-26940(gp)
    a154:	1000021e 	bne	r2,zero,a160 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    a158:	e0bffd17 	ldw	r2,-12(fp)
    a15c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    a160:	e0bffd17 	ldw	r2,-12(fp)
    a164:	10800217 	ldw	r2,8(r2)
    a168:	d0e5b117 	ldw	r3,-26940(gp)
    a16c:	18801d36 	bltu	r3,r2,a1e4 <alt_tick+0xd8>
    a170:	e0bffd17 	ldw	r2,-12(fp)
    a174:	10800403 	ldbu	r2,16(r2)
    a178:	10803fcc 	andi	r2,r2,255
    a17c:	1000191e 	bne	r2,zero,a1e4 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    a180:	e0bffd17 	ldw	r2,-12(fp)
    a184:	10800317 	ldw	r2,12(r2)
    a188:	e0fffd17 	ldw	r3,-12(fp)
    a18c:	18c00517 	ldw	r3,20(r3)
    a190:	1809883a 	mov	r4,r3
    a194:	103ee83a 	callr	r2
    a198:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    a19c:	e0bfff17 	ldw	r2,-4(fp)
    a1a0:	1000031e 	bne	r2,zero,a1b0 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    a1a4:	e13ffd17 	ldw	r4,-12(fp)
    a1a8:	000a0700 	call	a070 <alt_alarm_stop>
    a1ac:	00000d06 	br	a1e4 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    a1b0:	e0bffd17 	ldw	r2,-12(fp)
    a1b4:	10c00217 	ldw	r3,8(r2)
    a1b8:	e0bfff17 	ldw	r2,-4(fp)
    a1bc:	1887883a 	add	r3,r3,r2
    a1c0:	e0bffd17 	ldw	r2,-12(fp)
    a1c4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    a1c8:	e0bffd17 	ldw	r2,-12(fp)
    a1cc:	10c00217 	ldw	r3,8(r2)
    a1d0:	d0a5b117 	ldw	r2,-26940(gp)
    a1d4:	1880032e 	bgeu	r3,r2,a1e4 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    a1d8:	e0bffd17 	ldw	r2,-12(fp)
    a1dc:	00c00044 	movi	r3,1
    a1e0:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    a1e4:	e0bffe17 	ldw	r2,-8(fp)
    a1e8:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    a1ec:	e0fffd17 	ldw	r3,-12(fp)
    a1f0:	d0a00a04 	addi	r2,gp,-32728
    a1f4:	18bfcf1e 	bne	r3,r2,a134 <_gp+0xffff5e50>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    a1f8:	0001883a 	nop
}
    a1fc:	0001883a 	nop
    a200:	e037883a 	mov	sp,fp
    a204:	dfc00117 	ldw	ra,4(sp)
    a208:	df000017 	ldw	fp,0(sp)
    a20c:	dec00204 	addi	sp,sp,8
    a210:	f800283a 	ret

0000a214 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    a214:	deffff04 	addi	sp,sp,-4
    a218:	df000015 	stw	fp,0(sp)
    a21c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    a220:	000170fa 	wrctl	ienable,zero
}
    a224:	0001883a 	nop
    a228:	e037883a 	mov	sp,fp
    a22c:	df000017 	ldw	fp,0(sp)
    a230:	dec00104 	addi	sp,sp,4
    a234:	f800283a 	ret

0000a238 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    a238:	defffa04 	addi	sp,sp,-24
    a23c:	dfc00515 	stw	ra,20(sp)
    a240:	df000415 	stw	fp,16(sp)
    a244:	df000404 	addi	fp,sp,16
    a248:	e13ffe15 	stw	r4,-8(fp)
    a24c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    a250:	e0bfff17 	ldw	r2,-4(fp)
    a254:	10800017 	ldw	r2,0(r2)
    a258:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    a25c:	e13ffe17 	ldw	r4,-8(fp)
    a260:	000a7400 	call	a740 <strlen>
    a264:	10800044 	addi	r2,r2,1
    a268:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    a26c:	00000d06 	br	a2a4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    a270:	e0bffc17 	ldw	r2,-16(fp)
    a274:	10800217 	ldw	r2,8(r2)
    a278:	e0fffd17 	ldw	r3,-12(fp)
    a27c:	180d883a 	mov	r6,r3
    a280:	e17ffe17 	ldw	r5,-8(fp)
    a284:	1009883a 	mov	r4,r2
    a288:	000a57c0 	call	a57c <memcmp>
    a28c:	1000021e 	bne	r2,zero,a298 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    a290:	e0bffc17 	ldw	r2,-16(fp)
    a294:	00000706 	br	a2b4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    a298:	e0bffc17 	ldw	r2,-16(fp)
    a29c:	10800017 	ldw	r2,0(r2)
    a2a0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    a2a4:	e0fffc17 	ldw	r3,-16(fp)
    a2a8:	e0bfff17 	ldw	r2,-4(fp)
    a2ac:	18bff01e 	bne	r3,r2,a270 <_gp+0xffff5f8c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    a2b0:	0005883a 	mov	r2,zero
}
    a2b4:	e037883a 	mov	sp,fp
    a2b8:	dfc00117 	ldw	ra,4(sp)
    a2bc:	df000017 	ldw	fp,0(sp)
    a2c0:	dec00204 	addi	sp,sp,8
    a2c4:	f800283a 	ret

0000a2c8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    a2c8:	defffb04 	addi	sp,sp,-20
    a2cc:	dfc00415 	stw	ra,16(sp)
    a2d0:	df000315 	stw	fp,12(sp)
    a2d4:	df000304 	addi	fp,sp,12
    a2d8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    a2dc:	d0a00317 	ldw	r2,-32756(gp)
    a2e0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    a2e4:	00003106 	br	a3ac <alt_find_file+0xe4>
  {
    len = strlen(next->name);
    a2e8:	e0bffd17 	ldw	r2,-12(fp)
    a2ec:	10800217 	ldw	r2,8(r2)
    a2f0:	1009883a 	mov	r4,r2
    a2f4:	000a7400 	call	a740 <strlen>
    a2f8:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    a2fc:	e0bffd17 	ldw	r2,-12(fp)
    a300:	10c00217 	ldw	r3,8(r2)
    a304:	e0bffe17 	ldw	r2,-8(fp)
    a308:	10bfffc4 	addi	r2,r2,-1
    a30c:	1885883a 	add	r2,r3,r2
    a310:	10800003 	ldbu	r2,0(r2)
    a314:	10803fcc 	andi	r2,r2,255
    a318:	1080201c 	xori	r2,r2,128
    a31c:	10bfe004 	addi	r2,r2,-128
    a320:	10800bd8 	cmpnei	r2,r2,47
    a324:	1000031e 	bne	r2,zero,a334 <alt_find_file+0x6c>
    {
      len -= 1;
    a328:	e0bffe17 	ldw	r2,-8(fp)
    a32c:	10bfffc4 	addi	r2,r2,-1
    a330:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    a334:	e0bffe17 	ldw	r2,-8(fp)
    a338:	e0ffff17 	ldw	r3,-4(fp)
    a33c:	1885883a 	add	r2,r3,r2
    a340:	10800003 	ldbu	r2,0(r2)
    a344:	10803fcc 	andi	r2,r2,255
    a348:	1080201c 	xori	r2,r2,128
    a34c:	10bfe004 	addi	r2,r2,-128
    a350:	10800be0 	cmpeqi	r2,r2,47
    a354:	1000081e 	bne	r2,zero,a378 <alt_find_file+0xb0>
    a358:	e0bffe17 	ldw	r2,-8(fp)
    a35c:	e0ffff17 	ldw	r3,-4(fp)
    a360:	1885883a 	add	r2,r3,r2
    a364:	10800003 	ldbu	r2,0(r2)
    a368:	10803fcc 	andi	r2,r2,255
    a36c:	1080201c 	xori	r2,r2,128
    a370:	10bfe004 	addi	r2,r2,-128
    a374:	10000a1e 	bne	r2,zero,a3a0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    a378:	e0bffd17 	ldw	r2,-12(fp)
    a37c:	10800217 	ldw	r2,8(r2)
    a380:	e0fffe17 	ldw	r3,-8(fp)
    a384:	180d883a 	mov	r6,r3
    a388:	e17fff17 	ldw	r5,-4(fp)
    a38c:	1009883a 	mov	r4,r2
    a390:	000a57c0 	call	a57c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    a394:	1000021e 	bne	r2,zero,a3a0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    a398:	e0bffd17 	ldw	r2,-12(fp)
    a39c:	00000706 	br	a3bc <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
    a3a0:	e0bffd17 	ldw	r2,-12(fp)
    a3a4:	10800017 	ldw	r2,0(r2)
    a3a8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    a3ac:	e0fffd17 	ldw	r3,-12(fp)
    a3b0:	d0a00304 	addi	r2,gp,-32756
    a3b4:	18bfcc1e 	bne	r3,r2,a2e8 <_gp+0xffff6004>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    a3b8:	0005883a 	mov	r2,zero
}
    a3bc:	e037883a 	mov	sp,fp
    a3c0:	dfc00117 	ldw	ra,4(sp)
    a3c4:	df000017 	ldw	fp,0(sp)
    a3c8:	dec00204 	addi	sp,sp,8
    a3cc:	f800283a 	ret

0000a3d0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    a3d0:	defffa04 	addi	sp,sp,-24
    a3d4:	dfc00515 	stw	ra,20(sp)
    a3d8:	df000415 	stw	fp,16(sp)
    a3dc:	dc000315 	stw	r16,12(sp)
    a3e0:	df000404 	addi	fp,sp,16
    a3e4:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
    a3e8:	00bffa04 	movi	r2,-24
    a3ec:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    a3f0:	e03ffc15 	stw	zero,-16(fp)
    a3f4:	00001d06 	br	a46c <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
    a3f8:	04000074 	movhi	r16,1
    a3fc:	842f5004 	addi	r16,r16,-17088
    a400:	e0bffc17 	ldw	r2,-16(fp)
    a404:	01400304 	movi	r5,12
    a408:	1009883a 	mov	r4,r2
    a40c:	000ac240 	call	ac24 <__mulsi3>
    a410:	8085883a 	add	r2,r16,r2
    a414:	10800017 	ldw	r2,0(r2)
    a418:	1000111e 	bne	r2,zero,a460 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
    a41c:	04000074 	movhi	r16,1
    a420:	842f5004 	addi	r16,r16,-17088
    a424:	e0bffc17 	ldw	r2,-16(fp)
    a428:	01400304 	movi	r5,12
    a42c:	1009883a 	mov	r4,r2
    a430:	000ac240 	call	ac24 <__mulsi3>
    a434:	8085883a 	add	r2,r16,r2
    a438:	e0fffe17 	ldw	r3,-8(fp)
    a43c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    a440:	d0e00717 	ldw	r3,-32740(gp)
    a444:	e0bffc17 	ldw	r2,-16(fp)
    a448:	1880020e 	bge	r3,r2,a454 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
    a44c:	e0bffc17 	ldw	r2,-16(fp)
    a450:	d0a00715 	stw	r2,-32740(gp)
      }
      rc = i;
    a454:	e0bffc17 	ldw	r2,-16(fp)
    a458:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    a45c:	00000606 	br	a478 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    a460:	e0bffc17 	ldw	r2,-16(fp)
    a464:	10800044 	addi	r2,r2,1
    a468:	e0bffc15 	stw	r2,-16(fp)
    a46c:	e0bffc17 	ldw	r2,-16(fp)
    a470:	10800810 	cmplti	r2,r2,32
    a474:	103fe01e 	bne	r2,zero,a3f8 <_gp+0xffff6114>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    a478:	e0bffd17 	ldw	r2,-12(fp)
}
    a47c:	e6ffff04 	addi	sp,fp,-4
    a480:	dfc00217 	ldw	ra,8(sp)
    a484:	df000117 	ldw	fp,4(sp)
    a488:	dc000017 	ldw	r16,0(sp)
    a48c:	dec00304 	addi	sp,sp,12
    a490:	f800283a 	ret

0000a494 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
    a494:	defffe04 	addi	sp,sp,-8
    a498:	df000115 	stw	fp,4(sp)
    a49c:	df000104 	addi	fp,sp,4
    a4a0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
    a4a4:	e0bfff17 	ldw	r2,-4(fp)
    a4a8:	10bffe84 	addi	r2,r2,-6
    a4ac:	10c00428 	cmpgeui	r3,r2,16
    a4b0:	18001a1e 	bne	r3,zero,a51c <alt_exception_cause_generated_bad_addr+0x88>
    a4b4:	100690ba 	slli	r3,r2,2
    a4b8:	00800074 	movhi	r2,1
    a4bc:	10a93304 	addi	r2,r2,-23348
    a4c0:	1885883a 	add	r2,r3,r2
    a4c4:	10800017 	ldw	r2,0(r2)
    a4c8:	1000683a 	jmp	r2
    a4cc:	0000a50c 	andi	zero,zero,660
    a4d0:	0000a50c 	andi	zero,zero,660
    a4d4:	0000a51c 	xori	zero,zero,660
    a4d8:	0000a51c 	xori	zero,zero,660
    a4dc:	0000a51c 	xori	zero,zero,660
    a4e0:	0000a50c 	andi	zero,zero,660
    a4e4:	0000a514 	movui	zero,660
    a4e8:	0000a51c 	xori	zero,zero,660
    a4ec:	0000a50c 	andi	zero,zero,660
    a4f0:	0000a50c 	andi	zero,zero,660
    a4f4:	0000a51c 	xori	zero,zero,660
    a4f8:	0000a50c 	andi	zero,zero,660
    a4fc:	0000a514 	movui	zero,660
    a500:	0000a51c 	xori	zero,zero,660
    a504:	0000a51c 	xori	zero,zero,660
    a508:	0000a50c 	andi	zero,zero,660
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    a50c:	00800044 	movi	r2,1
    a510:	00000306 	br	a520 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    a514:	0005883a 	mov	r2,zero
    a518:	00000106 	br	a520 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
    a51c:	0005883a 	mov	r2,zero
  }
}
    a520:	e037883a 	mov	sp,fp
    a524:	df000017 	ldw	fp,0(sp)
    a528:	dec00104 	addi	sp,sp,4
    a52c:	f800283a 	ret

0000a530 <atexit>:
    a530:	200b883a 	mov	r5,r4
    a534:	000f883a 	mov	r7,zero
    a538:	000d883a 	mov	r6,zero
    a53c:	0009883a 	mov	r4,zero
    a540:	000a7d81 	jmpi	a7d8 <__register_exitproc>

0000a544 <exit>:
    a544:	defffe04 	addi	sp,sp,-8
    a548:	000b883a 	mov	r5,zero
    a54c:	dc000015 	stw	r16,0(sp)
    a550:	dfc00115 	stw	ra,4(sp)
    a554:	2021883a 	mov	r16,r4
    a558:	000a8f00 	call	a8f0 <__call_exitprocs>
    a55c:	00800074 	movhi	r2,1
    a560:	10b0c504 	addi	r2,r2,-15596
    a564:	11000017 	ldw	r4,0(r2)
    a568:	20800f17 	ldw	r2,60(r4)
    a56c:	10000126 	beq	r2,zero,a574 <exit+0x30>
    a570:	103ee83a 	callr	r2
    a574:	8009883a 	mov	r4,r16
    a578:	000ac4c0 	call	ac4c <_exit>

0000a57c <memcmp>:
    a57c:	01c000c4 	movi	r7,3
    a580:	3980192e 	bgeu	r7,r6,a5e8 <memcmp+0x6c>
    a584:	2144b03a 	or	r2,r4,r5
    a588:	11c4703a 	and	r2,r2,r7
    a58c:	10000f26 	beq	r2,zero,a5cc <memcmp+0x50>
    a590:	20800003 	ldbu	r2,0(r4)
    a594:	28c00003 	ldbu	r3,0(r5)
    a598:	10c0151e 	bne	r2,r3,a5f0 <memcmp+0x74>
    a59c:	31bfff84 	addi	r6,r6,-2
    a5a0:	01ffffc4 	movi	r7,-1
    a5a4:	00000406 	br	a5b8 <memcmp+0x3c>
    a5a8:	20800003 	ldbu	r2,0(r4)
    a5ac:	28c00003 	ldbu	r3,0(r5)
    a5b0:	31bfffc4 	addi	r6,r6,-1
    a5b4:	10c00e1e 	bne	r2,r3,a5f0 <memcmp+0x74>
    a5b8:	21000044 	addi	r4,r4,1
    a5bc:	29400044 	addi	r5,r5,1
    a5c0:	31fff91e 	bne	r6,r7,a5a8 <_gp+0xffff62c4>
    a5c4:	0005883a 	mov	r2,zero
    a5c8:	f800283a 	ret
    a5cc:	20c00017 	ldw	r3,0(r4)
    a5d0:	28800017 	ldw	r2,0(r5)
    a5d4:	18bfee1e 	bne	r3,r2,a590 <_gp+0xffff62ac>
    a5d8:	31bfff04 	addi	r6,r6,-4
    a5dc:	21000104 	addi	r4,r4,4
    a5e0:	29400104 	addi	r5,r5,4
    a5e4:	39bff936 	bltu	r7,r6,a5cc <_gp+0xffff62e8>
    a5e8:	303fe91e 	bne	r6,zero,a590 <_gp+0xffff62ac>
    a5ec:	003ff506 	br	a5c4 <_gp+0xffff62e0>
    a5f0:	10c5c83a 	sub	r2,r2,r3
    a5f4:	f800283a 	ret

0000a5f8 <memcpy>:
    a5f8:	defffd04 	addi	sp,sp,-12
    a5fc:	dfc00215 	stw	ra,8(sp)
    a600:	dc400115 	stw	r17,4(sp)
    a604:	dc000015 	stw	r16,0(sp)
    a608:	00c003c4 	movi	r3,15
    a60c:	2005883a 	mov	r2,r4
    a610:	1980452e 	bgeu	r3,r6,a728 <memcpy+0x130>
    a614:	2906b03a 	or	r3,r5,r4
    a618:	18c000cc 	andi	r3,r3,3
    a61c:	1800441e 	bne	r3,zero,a730 <memcpy+0x138>
    a620:	347ffc04 	addi	r17,r6,-16
    a624:	8822d13a 	srli	r17,r17,4
    a628:	28c00104 	addi	r3,r5,4
    a62c:	23400104 	addi	r13,r4,4
    a630:	8820913a 	slli	r16,r17,4
    a634:	2b000204 	addi	r12,r5,8
    a638:	22c00204 	addi	r11,r4,8
    a63c:	84000504 	addi	r16,r16,20
    a640:	2a800304 	addi	r10,r5,12
    a644:	22400304 	addi	r9,r4,12
    a648:	2c21883a 	add	r16,r5,r16
    a64c:	2811883a 	mov	r8,r5
    a650:	200f883a 	mov	r7,r4
    a654:	41000017 	ldw	r4,0(r8)
    a658:	1fc00017 	ldw	ra,0(r3)
    a65c:	63c00017 	ldw	r15,0(r12)
    a660:	39000015 	stw	r4,0(r7)
    a664:	53800017 	ldw	r14,0(r10)
    a668:	6fc00015 	stw	ra,0(r13)
    a66c:	5bc00015 	stw	r15,0(r11)
    a670:	4b800015 	stw	r14,0(r9)
    a674:	18c00404 	addi	r3,r3,16
    a678:	39c00404 	addi	r7,r7,16
    a67c:	42000404 	addi	r8,r8,16
    a680:	6b400404 	addi	r13,r13,16
    a684:	63000404 	addi	r12,r12,16
    a688:	5ac00404 	addi	r11,r11,16
    a68c:	52800404 	addi	r10,r10,16
    a690:	4a400404 	addi	r9,r9,16
    a694:	1c3fef1e 	bne	r3,r16,a654 <_gp+0xffff6370>
    a698:	89c00044 	addi	r7,r17,1
    a69c:	380e913a 	slli	r7,r7,4
    a6a0:	310003cc 	andi	r4,r6,15
    a6a4:	02c000c4 	movi	r11,3
    a6a8:	11c7883a 	add	r3,r2,r7
    a6ac:	29cb883a 	add	r5,r5,r7
    a6b0:	5900212e 	bgeu	r11,r4,a738 <memcpy+0x140>
    a6b4:	1813883a 	mov	r9,r3
    a6b8:	2811883a 	mov	r8,r5
    a6bc:	200f883a 	mov	r7,r4
    a6c0:	42800017 	ldw	r10,0(r8)
    a6c4:	4a400104 	addi	r9,r9,4
    a6c8:	39ffff04 	addi	r7,r7,-4
    a6cc:	4abfff15 	stw	r10,-4(r9)
    a6d0:	42000104 	addi	r8,r8,4
    a6d4:	59fffa36 	bltu	r11,r7,a6c0 <_gp+0xffff63dc>
    a6d8:	213fff04 	addi	r4,r4,-4
    a6dc:	2008d0ba 	srli	r4,r4,2
    a6e0:	318000cc 	andi	r6,r6,3
    a6e4:	21000044 	addi	r4,r4,1
    a6e8:	2109883a 	add	r4,r4,r4
    a6ec:	2109883a 	add	r4,r4,r4
    a6f0:	1907883a 	add	r3,r3,r4
    a6f4:	290b883a 	add	r5,r5,r4
    a6f8:	30000626 	beq	r6,zero,a714 <memcpy+0x11c>
    a6fc:	198d883a 	add	r6,r3,r6
    a700:	29c00003 	ldbu	r7,0(r5)
    a704:	18c00044 	addi	r3,r3,1
    a708:	29400044 	addi	r5,r5,1
    a70c:	19ffffc5 	stb	r7,-1(r3)
    a710:	19bffb1e 	bne	r3,r6,a700 <_gp+0xffff641c>
    a714:	dfc00217 	ldw	ra,8(sp)
    a718:	dc400117 	ldw	r17,4(sp)
    a71c:	dc000017 	ldw	r16,0(sp)
    a720:	dec00304 	addi	sp,sp,12
    a724:	f800283a 	ret
    a728:	2007883a 	mov	r3,r4
    a72c:	003ff206 	br	a6f8 <_gp+0xffff6414>
    a730:	2007883a 	mov	r3,r4
    a734:	003ff106 	br	a6fc <_gp+0xffff6418>
    a738:	200d883a 	mov	r6,r4
    a73c:	003fee06 	br	a6f8 <_gp+0xffff6414>

0000a740 <strlen>:
    a740:	208000cc 	andi	r2,r4,3
    a744:	10002026 	beq	r2,zero,a7c8 <strlen+0x88>
    a748:	20800007 	ldb	r2,0(r4)
    a74c:	10002026 	beq	r2,zero,a7d0 <strlen+0x90>
    a750:	2005883a 	mov	r2,r4
    a754:	00000206 	br	a760 <strlen+0x20>
    a758:	10c00007 	ldb	r3,0(r2)
    a75c:	18001826 	beq	r3,zero,a7c0 <strlen+0x80>
    a760:	10800044 	addi	r2,r2,1
    a764:	10c000cc 	andi	r3,r2,3
    a768:	183ffb1e 	bne	r3,zero,a758 <_gp+0xffff6474>
    a76c:	10c00017 	ldw	r3,0(r2)
    a770:	01ffbff4 	movhi	r7,65279
    a774:	39ffbfc4 	addi	r7,r7,-257
    a778:	00ca303a 	nor	r5,zero,r3
    a77c:	01a02074 	movhi	r6,32897
    a780:	19c7883a 	add	r3,r3,r7
    a784:	31a02004 	addi	r6,r6,-32640
    a788:	1946703a 	and	r3,r3,r5
    a78c:	1986703a 	and	r3,r3,r6
    a790:	1800091e 	bne	r3,zero,a7b8 <strlen+0x78>
    a794:	10800104 	addi	r2,r2,4
    a798:	10c00017 	ldw	r3,0(r2)
    a79c:	19cb883a 	add	r5,r3,r7
    a7a0:	00c6303a 	nor	r3,zero,r3
    a7a4:	28c6703a 	and	r3,r5,r3
    a7a8:	1986703a 	and	r3,r3,r6
    a7ac:	183ff926 	beq	r3,zero,a794 <_gp+0xffff64b0>
    a7b0:	00000106 	br	a7b8 <strlen+0x78>
    a7b4:	10800044 	addi	r2,r2,1
    a7b8:	10c00007 	ldb	r3,0(r2)
    a7bc:	183ffd1e 	bne	r3,zero,a7b4 <_gp+0xffff64d0>
    a7c0:	1105c83a 	sub	r2,r2,r4
    a7c4:	f800283a 	ret
    a7c8:	2005883a 	mov	r2,r4
    a7cc:	003fe706 	br	a76c <_gp+0xffff6488>
    a7d0:	0005883a 	mov	r2,zero
    a7d4:	f800283a 	ret

0000a7d8 <__register_exitproc>:
    a7d8:	defffa04 	addi	sp,sp,-24
    a7dc:	dc000315 	stw	r16,12(sp)
    a7e0:	04000074 	movhi	r16,1
    a7e4:	8430c504 	addi	r16,r16,-15596
    a7e8:	80c00017 	ldw	r3,0(r16)
    a7ec:	dc400415 	stw	r17,16(sp)
    a7f0:	dfc00515 	stw	ra,20(sp)
    a7f4:	18805217 	ldw	r2,328(r3)
    a7f8:	2023883a 	mov	r17,r4
    a7fc:	10003726 	beq	r2,zero,a8dc <__register_exitproc+0x104>
    a800:	10c00117 	ldw	r3,4(r2)
    a804:	010007c4 	movi	r4,31
    a808:	20c00e16 	blt	r4,r3,a844 <__register_exitproc+0x6c>
    a80c:	1a000044 	addi	r8,r3,1
    a810:	8800221e 	bne	r17,zero,a89c <__register_exitproc+0xc4>
    a814:	18c00084 	addi	r3,r3,2
    a818:	18c7883a 	add	r3,r3,r3
    a81c:	18c7883a 	add	r3,r3,r3
    a820:	12000115 	stw	r8,4(r2)
    a824:	10c7883a 	add	r3,r2,r3
    a828:	19400015 	stw	r5,0(r3)
    a82c:	0005883a 	mov	r2,zero
    a830:	dfc00517 	ldw	ra,20(sp)
    a834:	dc400417 	ldw	r17,16(sp)
    a838:	dc000317 	ldw	r16,12(sp)
    a83c:	dec00604 	addi	sp,sp,24
    a840:	f800283a 	ret
    a844:	00800034 	movhi	r2,0
    a848:	10800004 	addi	r2,r2,0
    a84c:	10002626 	beq	r2,zero,a8e8 <__register_exitproc+0x110>
    a850:	01006404 	movi	r4,400
    a854:	d9400015 	stw	r5,0(sp)
    a858:	d9800115 	stw	r6,4(sp)
    a85c:	d9c00215 	stw	r7,8(sp)
    a860:	00000000 	call	0 <__reset-0x8000>
    a864:	d9400017 	ldw	r5,0(sp)
    a868:	d9800117 	ldw	r6,4(sp)
    a86c:	d9c00217 	ldw	r7,8(sp)
    a870:	10001d26 	beq	r2,zero,a8e8 <__register_exitproc+0x110>
    a874:	81000017 	ldw	r4,0(r16)
    a878:	10000115 	stw	zero,4(r2)
    a87c:	02000044 	movi	r8,1
    a880:	22405217 	ldw	r9,328(r4)
    a884:	0007883a 	mov	r3,zero
    a888:	12400015 	stw	r9,0(r2)
    a88c:	20805215 	stw	r2,328(r4)
    a890:	10006215 	stw	zero,392(r2)
    a894:	10006315 	stw	zero,396(r2)
    a898:	883fde26 	beq	r17,zero,a814 <_gp+0xffff6530>
    a89c:	18c9883a 	add	r4,r3,r3
    a8a0:	2109883a 	add	r4,r4,r4
    a8a4:	1109883a 	add	r4,r2,r4
    a8a8:	21802215 	stw	r6,136(r4)
    a8ac:	01800044 	movi	r6,1
    a8b0:	12406217 	ldw	r9,392(r2)
    a8b4:	30cc983a 	sll	r6,r6,r3
    a8b8:	4992b03a 	or	r9,r9,r6
    a8bc:	12406215 	stw	r9,392(r2)
    a8c0:	21c04215 	stw	r7,264(r4)
    a8c4:	01000084 	movi	r4,2
    a8c8:	893fd21e 	bne	r17,r4,a814 <_gp+0xffff6530>
    a8cc:	11006317 	ldw	r4,396(r2)
    a8d0:	218cb03a 	or	r6,r4,r6
    a8d4:	11806315 	stw	r6,396(r2)
    a8d8:	003fce06 	br	a814 <_gp+0xffff6530>
    a8dc:	18805304 	addi	r2,r3,332
    a8e0:	18805215 	stw	r2,328(r3)
    a8e4:	003fc606 	br	a800 <_gp+0xffff651c>
    a8e8:	00bfffc4 	movi	r2,-1
    a8ec:	003fd006 	br	a830 <_gp+0xffff654c>

0000a8f0 <__call_exitprocs>:
    a8f0:	defff504 	addi	sp,sp,-44
    a8f4:	df000915 	stw	fp,36(sp)
    a8f8:	dd400615 	stw	r21,24(sp)
    a8fc:	dc800315 	stw	r18,12(sp)
    a900:	dfc00a15 	stw	ra,40(sp)
    a904:	ddc00815 	stw	r23,32(sp)
    a908:	dd800715 	stw	r22,28(sp)
    a90c:	dd000515 	stw	r20,20(sp)
    a910:	dcc00415 	stw	r19,16(sp)
    a914:	dc400215 	stw	r17,8(sp)
    a918:	dc000115 	stw	r16,4(sp)
    a91c:	d9000015 	stw	r4,0(sp)
    a920:	2839883a 	mov	fp,r5
    a924:	04800044 	movi	r18,1
    a928:	057fffc4 	movi	r21,-1
    a92c:	00800074 	movhi	r2,1
    a930:	10b0c504 	addi	r2,r2,-15596
    a934:	12000017 	ldw	r8,0(r2)
    a938:	45005217 	ldw	r20,328(r8)
    a93c:	44c05204 	addi	r19,r8,328
    a940:	a0001c26 	beq	r20,zero,a9b4 <__call_exitprocs+0xc4>
    a944:	a0800117 	ldw	r2,4(r20)
    a948:	15ffffc4 	addi	r23,r2,-1
    a94c:	b8000d16 	blt	r23,zero,a984 <__call_exitprocs+0x94>
    a950:	14000044 	addi	r16,r2,1
    a954:	8421883a 	add	r16,r16,r16
    a958:	8421883a 	add	r16,r16,r16
    a95c:	84402004 	addi	r17,r16,128
    a960:	a463883a 	add	r17,r20,r17
    a964:	a421883a 	add	r16,r20,r16
    a968:	e0001e26 	beq	fp,zero,a9e4 <__call_exitprocs+0xf4>
    a96c:	80804017 	ldw	r2,256(r16)
    a970:	e0801c26 	beq	fp,r2,a9e4 <__call_exitprocs+0xf4>
    a974:	bdffffc4 	addi	r23,r23,-1
    a978:	843fff04 	addi	r16,r16,-4
    a97c:	8c7fff04 	addi	r17,r17,-4
    a980:	bd7ff91e 	bne	r23,r21,a968 <_gp+0xffff6684>
    a984:	00800034 	movhi	r2,0
    a988:	10800004 	addi	r2,r2,0
    a98c:	10000926 	beq	r2,zero,a9b4 <__call_exitprocs+0xc4>
    a990:	a0800117 	ldw	r2,4(r20)
    a994:	1000301e 	bne	r2,zero,aa58 <__call_exitprocs+0x168>
    a998:	a0800017 	ldw	r2,0(r20)
    a99c:	10003226 	beq	r2,zero,aa68 <__call_exitprocs+0x178>
    a9a0:	a009883a 	mov	r4,r20
    a9a4:	98800015 	stw	r2,0(r19)
    a9a8:	00000000 	call	0 <__reset-0x8000>
    a9ac:	9d000017 	ldw	r20,0(r19)
    a9b0:	a03fe41e 	bne	r20,zero,a944 <_gp+0xffff6660>
    a9b4:	dfc00a17 	ldw	ra,40(sp)
    a9b8:	df000917 	ldw	fp,36(sp)
    a9bc:	ddc00817 	ldw	r23,32(sp)
    a9c0:	dd800717 	ldw	r22,28(sp)
    a9c4:	dd400617 	ldw	r21,24(sp)
    a9c8:	dd000517 	ldw	r20,20(sp)
    a9cc:	dcc00417 	ldw	r19,16(sp)
    a9d0:	dc800317 	ldw	r18,12(sp)
    a9d4:	dc400217 	ldw	r17,8(sp)
    a9d8:	dc000117 	ldw	r16,4(sp)
    a9dc:	dec00b04 	addi	sp,sp,44
    a9e0:	f800283a 	ret
    a9e4:	a0800117 	ldw	r2,4(r20)
    a9e8:	80c00017 	ldw	r3,0(r16)
    a9ec:	10bfffc4 	addi	r2,r2,-1
    a9f0:	15c01426 	beq	r2,r23,aa44 <__call_exitprocs+0x154>
    a9f4:	80000015 	stw	zero,0(r16)
    a9f8:	183fde26 	beq	r3,zero,a974 <_gp+0xffff6690>
    a9fc:	95c8983a 	sll	r4,r18,r23
    aa00:	a0806217 	ldw	r2,392(r20)
    aa04:	a5800117 	ldw	r22,4(r20)
    aa08:	2084703a 	and	r2,r4,r2
    aa0c:	10000b26 	beq	r2,zero,aa3c <__call_exitprocs+0x14c>
    aa10:	a0806317 	ldw	r2,396(r20)
    aa14:	2088703a 	and	r4,r4,r2
    aa18:	20000c1e 	bne	r4,zero,aa4c <__call_exitprocs+0x15c>
    aa1c:	89400017 	ldw	r5,0(r17)
    aa20:	d9000017 	ldw	r4,0(sp)
    aa24:	183ee83a 	callr	r3
    aa28:	a0800117 	ldw	r2,4(r20)
    aa2c:	15bfbf1e 	bne	r2,r22,a92c <_gp+0xffff6648>
    aa30:	98800017 	ldw	r2,0(r19)
    aa34:	153fcf26 	beq	r2,r20,a974 <_gp+0xffff6690>
    aa38:	003fbc06 	br	a92c <_gp+0xffff6648>
    aa3c:	183ee83a 	callr	r3
    aa40:	003ff906 	br	aa28 <_gp+0xffff6744>
    aa44:	a5c00115 	stw	r23,4(r20)
    aa48:	003feb06 	br	a9f8 <_gp+0xffff6714>
    aa4c:	89000017 	ldw	r4,0(r17)
    aa50:	183ee83a 	callr	r3
    aa54:	003ff406 	br	aa28 <_gp+0xffff6744>
    aa58:	a0800017 	ldw	r2,0(r20)
    aa5c:	a027883a 	mov	r19,r20
    aa60:	1029883a 	mov	r20,r2
    aa64:	003fb606 	br	a940 <_gp+0xffff665c>
    aa68:	0005883a 	mov	r2,zero
    aa6c:	003ffb06 	br	aa5c <_gp+0xffff6778>

0000aa70 <__divsi3>:
    aa70:	20001b16 	blt	r4,zero,aae0 <__divsi3+0x70>
    aa74:	000f883a 	mov	r7,zero
    aa78:	28001616 	blt	r5,zero,aad4 <__divsi3+0x64>
    aa7c:	200d883a 	mov	r6,r4
    aa80:	29001a2e 	bgeu	r5,r4,aaec <__divsi3+0x7c>
    aa84:	00800804 	movi	r2,32
    aa88:	00c00044 	movi	r3,1
    aa8c:	00000106 	br	aa94 <__divsi3+0x24>
    aa90:	10000d26 	beq	r2,zero,aac8 <__divsi3+0x58>
    aa94:	294b883a 	add	r5,r5,r5
    aa98:	10bfffc4 	addi	r2,r2,-1
    aa9c:	18c7883a 	add	r3,r3,r3
    aaa0:	293ffb36 	bltu	r5,r4,aa90 <_gp+0xffff67ac>
    aaa4:	0005883a 	mov	r2,zero
    aaa8:	18000726 	beq	r3,zero,aac8 <__divsi3+0x58>
    aaac:	0005883a 	mov	r2,zero
    aab0:	31400236 	bltu	r6,r5,aabc <__divsi3+0x4c>
    aab4:	314dc83a 	sub	r6,r6,r5
    aab8:	10c4b03a 	or	r2,r2,r3
    aabc:	1806d07a 	srli	r3,r3,1
    aac0:	280ad07a 	srli	r5,r5,1
    aac4:	183ffa1e 	bne	r3,zero,aab0 <_gp+0xffff67cc>
    aac8:	38000126 	beq	r7,zero,aad0 <__divsi3+0x60>
    aacc:	0085c83a 	sub	r2,zero,r2
    aad0:	f800283a 	ret
    aad4:	014bc83a 	sub	r5,zero,r5
    aad8:	39c0005c 	xori	r7,r7,1
    aadc:	003fe706 	br	aa7c <_gp+0xffff6798>
    aae0:	0109c83a 	sub	r4,zero,r4
    aae4:	01c00044 	movi	r7,1
    aae8:	003fe306 	br	aa78 <_gp+0xffff6794>
    aaec:	00c00044 	movi	r3,1
    aaf0:	003fee06 	br	aaac <_gp+0xffff67c8>

0000aaf4 <__modsi3>:
    aaf4:	20001716 	blt	r4,zero,ab54 <__modsi3+0x60>
    aaf8:	000f883a 	mov	r7,zero
    aafc:	2005883a 	mov	r2,r4
    ab00:	28001216 	blt	r5,zero,ab4c <__modsi3+0x58>
    ab04:	2900162e 	bgeu	r5,r4,ab60 <__modsi3+0x6c>
    ab08:	01800804 	movi	r6,32
    ab0c:	00c00044 	movi	r3,1
    ab10:	00000106 	br	ab18 <__modsi3+0x24>
    ab14:	30000a26 	beq	r6,zero,ab40 <__modsi3+0x4c>
    ab18:	294b883a 	add	r5,r5,r5
    ab1c:	31bfffc4 	addi	r6,r6,-1
    ab20:	18c7883a 	add	r3,r3,r3
    ab24:	293ffb36 	bltu	r5,r4,ab14 <_gp+0xffff6830>
    ab28:	18000526 	beq	r3,zero,ab40 <__modsi3+0x4c>
    ab2c:	1806d07a 	srli	r3,r3,1
    ab30:	11400136 	bltu	r2,r5,ab38 <__modsi3+0x44>
    ab34:	1145c83a 	sub	r2,r2,r5
    ab38:	280ad07a 	srli	r5,r5,1
    ab3c:	183ffb1e 	bne	r3,zero,ab2c <_gp+0xffff6848>
    ab40:	38000126 	beq	r7,zero,ab48 <__modsi3+0x54>
    ab44:	0085c83a 	sub	r2,zero,r2
    ab48:	f800283a 	ret
    ab4c:	014bc83a 	sub	r5,zero,r5
    ab50:	003fec06 	br	ab04 <_gp+0xffff6820>
    ab54:	0109c83a 	sub	r4,zero,r4
    ab58:	01c00044 	movi	r7,1
    ab5c:	003fe706 	br	aafc <_gp+0xffff6818>
    ab60:	00c00044 	movi	r3,1
    ab64:	003ff106 	br	ab2c <_gp+0xffff6848>

0000ab68 <__udivsi3>:
    ab68:	200d883a 	mov	r6,r4
    ab6c:	2900152e 	bgeu	r5,r4,abc4 <__udivsi3+0x5c>
    ab70:	28001416 	blt	r5,zero,abc4 <__udivsi3+0x5c>
    ab74:	00800804 	movi	r2,32
    ab78:	00c00044 	movi	r3,1
    ab7c:	00000206 	br	ab88 <__udivsi3+0x20>
    ab80:	10000e26 	beq	r2,zero,abbc <__udivsi3+0x54>
    ab84:	28000516 	blt	r5,zero,ab9c <__udivsi3+0x34>
    ab88:	294b883a 	add	r5,r5,r5
    ab8c:	10bfffc4 	addi	r2,r2,-1
    ab90:	18c7883a 	add	r3,r3,r3
    ab94:	293ffa36 	bltu	r5,r4,ab80 <_gp+0xffff689c>
    ab98:	18000826 	beq	r3,zero,abbc <__udivsi3+0x54>
    ab9c:	0005883a 	mov	r2,zero
    aba0:	31400236 	bltu	r6,r5,abac <__udivsi3+0x44>
    aba4:	314dc83a 	sub	r6,r6,r5
    aba8:	10c4b03a 	or	r2,r2,r3
    abac:	1806d07a 	srli	r3,r3,1
    abb0:	280ad07a 	srli	r5,r5,1
    abb4:	183ffa1e 	bne	r3,zero,aba0 <_gp+0xffff68bc>
    abb8:	f800283a 	ret
    abbc:	0005883a 	mov	r2,zero
    abc0:	f800283a 	ret
    abc4:	00c00044 	movi	r3,1
    abc8:	003ff406 	br	ab9c <_gp+0xffff68b8>

0000abcc <__umodsi3>:
    abcc:	2005883a 	mov	r2,r4
    abd0:	2900122e 	bgeu	r5,r4,ac1c <__umodsi3+0x50>
    abd4:	28001116 	blt	r5,zero,ac1c <__umodsi3+0x50>
    abd8:	01800804 	movi	r6,32
    abdc:	00c00044 	movi	r3,1
    abe0:	00000206 	br	abec <__umodsi3+0x20>
    abe4:	30000c26 	beq	r6,zero,ac18 <__umodsi3+0x4c>
    abe8:	28000516 	blt	r5,zero,ac00 <__umodsi3+0x34>
    abec:	294b883a 	add	r5,r5,r5
    abf0:	31bfffc4 	addi	r6,r6,-1
    abf4:	18c7883a 	add	r3,r3,r3
    abf8:	293ffa36 	bltu	r5,r4,abe4 <_gp+0xffff6900>
    abfc:	18000626 	beq	r3,zero,ac18 <__umodsi3+0x4c>
    ac00:	1806d07a 	srli	r3,r3,1
    ac04:	11400136 	bltu	r2,r5,ac0c <__umodsi3+0x40>
    ac08:	1145c83a 	sub	r2,r2,r5
    ac0c:	280ad07a 	srli	r5,r5,1
    ac10:	183ffb1e 	bne	r3,zero,ac00 <_gp+0xffff691c>
    ac14:	f800283a 	ret
    ac18:	f800283a 	ret
    ac1c:	00c00044 	movi	r3,1
    ac20:	003ff706 	br	ac00 <_gp+0xffff691c>

0000ac24 <__mulsi3>:
    ac24:	0005883a 	mov	r2,zero
    ac28:	20000726 	beq	r4,zero,ac48 <__mulsi3+0x24>
    ac2c:	20c0004c 	andi	r3,r4,1
    ac30:	2008d07a 	srli	r4,r4,1
    ac34:	18000126 	beq	r3,zero,ac3c <__mulsi3+0x18>
    ac38:	1145883a 	add	r2,r2,r5
    ac3c:	294b883a 	add	r5,r5,r5
    ac40:	203ffa1e 	bne	r4,zero,ac2c <_gp+0xffff6948>
    ac44:	f800283a 	ret
    ac48:	f800283a 	ret

0000ac4c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    ac4c:	defffd04 	addi	sp,sp,-12
    ac50:	df000215 	stw	fp,8(sp)
    ac54:	df000204 	addi	fp,sp,8
    ac58:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    ac5c:	0001883a 	nop
    ac60:	e0bfff17 	ldw	r2,-4(fp)
    ac64:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
    ac68:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    ac6c:	10000226 	beq	r2,zero,ac78 <_exit+0x2c>
    ALT_SIM_FAIL();
    ac70:	002af070 	cmpltui	zero,zero,43969
    ac74:	00000106 	br	ac7c <_exit+0x30>
  } else {
    ALT_SIM_PASS();
    ac78:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    ac7c:	003fff06 	br	ac7c <_gp+0xffff6998>
