mmu_set_ram_entry	,	F_28
hw_mmu_pte_clear	,	F_34
mixed_size	,	V_37
victim_entry_num	,	V_6
page_sz	,	V_13
load_ttb	,	V_11
s32	,	T_5
MMUMMU_LOCK_BASE_VALUE_WRITE32	,	F_5
pte_addr	,	V_40
hw_element_size_t	,	V_53
page_size	,	V_49
HW_PAGE_SIZE64KB	,	V_19
s8	,	T_4
map_attrs	,	V_30
HW_MMU_LARGE_PAGE	,	V_20
MMU_LARGE_PAGE_MASK	,	V_44
hw_mmu_event_status	,	F_14
hw_mmu_num_locked_set	,	F_4
MMUMMU_CNTLTWL_ENABLE_WRITE32	,	F_21
HW_MMU_SECTION	,	V_22
hw_mmu_page_size_t	,	V_15
mmu_ram_reg	,	V_55
status	,	V_2
irq_mask	,	V_7
MMUMMU_RAM_WRITE_REGISTER32	,	F_37
hw_mmu_disable	,	F_3
base_address	,	V_1
entry_num	,	V_28
hw_mmu_victim_num_set	,	F_6
lock_reg	,	V_33
__raw_writel	,	F_39
MMUMMU_FAULT_AD_READ_REGISTER32	,	F_17
HW_MMU_SMALL_PAGE	,	V_18
HW_MMU_COARSE_PAGE_SIZE	,	V_47
hw_mmu_enable	,	F_1
hw_mmu_tlb_flush_all	,	F_38
irq_reg	,	V_8
ttb_phys_addr	,	V_10
endianism	,	V_35
EINVAL	,	V_25
hw_endianism_t	,	V_52
hw_mmu_fault_addr_read	,	F_16
HW_MMU_SUPERSECTION	,	V_24
MMUMMU_CAM_WRITE_REGISTER32	,	F_36
num_entries	,	V_42
MMUMMU_IRQENABLE_READ_REGISTER32	,	F_11
HW_CLEAR	,	V_4
MMU_LOAD_TLB	,	V_38
MMU_SSECTION_ADDR_MASK	,	V_46
__iomem	,	T_2
hw_mmu_tlb_flush	,	F_23
MMUMMU_IRQENABLE_WRITE_REGISTER32	,	F_12
MMUMMU_LOCK_CURRENT_VICTIM_WRITE32	,	F_7
hw_mmu_twl_enable	,	F_20
mmu_cam_reg	,	V_51
hw_mmu_twl_disable	,	F_22
hw_mmu_event_disable	,	F_10
HW_PAGE_SIZE1MB	,	V_21
valid_bit	,	V_32
hw_status	,	T_1
mmu_flush_entry	,	F_25
u32	,	T_3
MMU_SMALL_PAGE_MASK	,	V_43
MMUMMU_LOCK_READ_REGISTER32	,	F_27
pg_tbl_va	,	V_39
virtual_addr	,	V_12
MMU_PAGE_TABLE_MASK	,	V_48
HW_PAGE_SIZE4KB	,	V_17
MMUMMU_CNTLMMU_ENABLE_WRITE32	,	F_2
hw_mmu_event_enable	,	F_13
hw_mmu_ttb_set	,	F_18
hw_mmu_tlb_add	,	F_26
pte_val	,	V_41
pg_size_bits	,	V_16
element_size	,	V_36
MMUMMU_LOCK_WRITE_REGISTER32	,	F_30
MMUMMU_IRQSTATUS_READ_REGISTER32	,	F_15
mmu_pg_size	,	V_34
flush_entry_data	,	V_50
hw_mmu_pte_set	,	F_31
MMUMMU_LD_TLB_WRITE_REGISTER32	,	F_29
HW_SET	,	V_3
MMU_GFLUSH	,	V_57
hw_mmu_mixed_size_t	,	V_54
MMUMMU_IRQSTATUS_WRITE_REGISTER32	,	F_9
HW_PAGE_SIZE16MB	,	V_23
MMU_SECTION_ADDR_MASK	,	V_45
MMUMMU_TTB_WRITE_REGISTER32	,	F_19
hw_mmu_pte_addr_l1	,	F_33
MMU_ADDR_MASK	,	V_26
addr	,	V_9
hw_mmu_pte_addr_l2	,	F_32
num_locked_entries	,	V_5
hw_mmu_map_attrs_t	,	V_29
hw_mmu_event_ack	,	F_8
virtual_addr_tag	,	V_14
MMUMMU_FLUSH_ENTRY_WRITE_REGISTER32	,	F_35
mmu_set_cam_entry	,	F_24
physical_addr	,	V_27
preserved_bit	,	V_31
base	,	V_56
