<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>padding2d_fix16</TopModelName>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>5.00</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.982</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop1.1>
<TripCount>
<range>
<min>1</min>
<max>16385</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>32771</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.1>
<Loop1.2>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop1.2.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.2.1>
<Loop1.2.2>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.2.2>
<Loop1.2.3>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.2.3>
<Loop1.2.4>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.2.4>
<Loop1.2.5>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.2.5>
<Loop1.2.6>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.2.6>
<Loop1.2.7>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.2.7>
<Loop1.2.8>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.2.8>
<Loop1.2.9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.2.9>
<Loop1.2.10>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.2.10>
<Loop1.2.11>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.2.11>
<Loop1.2.12>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.2.12>
<Loop1.2.13>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.2.13>
<Loop1.2.14>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.2.14>
</Loop1.2>
<Loop1.3>
<TripCount>
<range>
<min>1</min>
<max>16384</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>32769</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.3>
<Loop1.4>
<TripCount>
<range>
<min>1</min>
<max>16385</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>32771</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.4>
<Loop1.5>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>undef</IterationLatency>
<Loop1.5.1>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.5.1>
<Loop1.5.2>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.5.2>
<Loop1.5.3>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.5.3>
<Loop1.5.4>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.5.4>
<Loop1.5.5>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.5.5>
<Loop1.5.6>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.5.6>
<Loop1.5.7>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.5.7>
<Loop1.5.8>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.5.8>
<Loop1.5.9>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.5.9>
<Loop1.5.10>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.5.10>
<Loop1.5.11>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.5.11>
<Loop1.5.12>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.5.12>
<Loop1.5.13>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<IterationLatency>8</IterationLatency>
</Loop1.5.13>
<Loop1.5.14>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.5.14>
</Loop1.5>
<Loop1.6>
<TripCount>
<range>
<min>1</min>
<max>16384</max>
</range>
</TripCount>
<Latency>
<range>
<min>2</min>
<max>32769</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.6>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<DSP48E>0</DSP48E>
<FF>4217</FF>
<LUT>11744</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>padding2d_fix16</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>padding2d_fix16</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>padding2d_fix16</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>padding2d_fix16</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>padding2d_fix16</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>padding2d_fix16</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_depth</name>
<Object>input_depth</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_height</name>
<Object>input_height</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_width</name>
<Object>input_width</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_address1</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_ce1</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_we1</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_r_d1</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
