{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712422659245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712422659245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  6 22:27:39 2024 " "Processing started: Sat Apr  6 22:27:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712422659245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422659245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC18 -c RISC18 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC18 -c RISC18" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422659245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712422659728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712422659728 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RISC18.v(26) " "Verilog HDL information at RISC18.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712422669547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc18.v 1 1 " "Found 1 design units, including 1 entities, in source file risc18.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC18 " "Found entity 1: RISC18" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712422669548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc18_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file risc18_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC18_tb " "Found entity 1: RISC18_tb" {  } { { "RISC18_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712422669551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC18 " "Elaborating entity \"RISC18\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712422669587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "returnIndex RISC18.v(13) " "Verilog HDL or VHDL warning at RISC18.v(13): object \"returnIndex\" assigned a value but never read" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C RISC18.v(24) " "Verilog HDL or VHDL warning at RISC18.v(24): object \"C\" assigned a value but never read" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z RISC18.v(24) " "Verilog HDL or VHDL warning at RISC18.v(24): object \"Z\" assigned a value but never read" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 RISC18.v(81) " "Verilog HDL assignment warning at RISC18.v(81): truncated value with size 16 to match size of target (1)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC18.v(99) " "Verilog HDL assignment warning at RISC18.v(99): truncated value with size 32 to match size of target (16)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "k RISC18.v(7) " "Output port \"k\" at RISC18.v(7) has no driver" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[0\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[0\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[1\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[1\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[2\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[2\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[3\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[3\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[4\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[4\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[5\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[5\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[6\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[6\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[7\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[7\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669592 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[8\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[8\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[9\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[9\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[10\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[10\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[11\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[11\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[12\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[12\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[13\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[13\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[14\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[14\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\]\[15\] RISC18.v(51) " "Inferred latch for \"PC\[0\]\[15\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[0\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[0\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[1\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[1\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[2\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[2\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[3\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[3\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[4\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[4\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[5\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[5\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[6\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[6\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[7\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[7\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[8\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[8\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[9\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[9\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[10\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[10\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[11\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[11\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[12\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[12\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[13\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[13\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[14\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[14\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\]\[15\] RISC18.v(51) " "Inferred latch for \"PC\[1\]\[15\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[0\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[0\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[1\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[1\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[2\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[2\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[3\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[3\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[4\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[4\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[5\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[5\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[6\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[6\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669593 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[7\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[7\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[8\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[8\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[9\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[9\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[10\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[10\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[11\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[11\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[12\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[12\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[13\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[13\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[14\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[14\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\]\[15\] RISC18.v(51) " "Inferred latch for \"PC\[2\]\[15\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[0\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[0\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[1\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[1\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[2\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[2\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[3\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[3\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[4\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[4\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[5\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[5\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[6\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[6\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[7\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[7\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[8\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[8\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[9\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[9\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[10\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[10\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[11\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[11\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[12\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[12\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[13\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[13\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[14\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[14\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\]\[15\] RISC18.v(51) " "Inferred latch for \"PC\[3\]\[15\]\" at RISC18.v(51)" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422669594 "|RISC18"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712422670361 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712422670361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "k\[0\] GND " "Pin \"k\[0\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[1\] GND " "Pin \"k\[1\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[2\] GND " "Pin \"k\[2\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[3\] GND " "Pin \"k\[3\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[4\] GND " "Pin \"k\[4\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[5\] GND " "Pin \"k\[5\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[6\] GND " "Pin \"k\[6\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[7\] GND " "Pin \"k\[7\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[8\] GND " "Pin \"k\[8\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[9\] GND " "Pin \"k\[9\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[10\] GND " "Pin \"k\[10\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[11\] GND " "Pin \"k\[11\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[12\] GND " "Pin \"k\[12\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[13\] GND " "Pin \"k\[13\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[14\] GND " "Pin \"k\[14\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[15\] GND " "Pin \"k\[15\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[16\] GND " "Pin \"k\[16\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[17\] GND " "Pin \"k\[17\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[18\] GND " "Pin \"k\[18\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[19\] GND " "Pin \"k\[19\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[20\] GND " "Pin \"k\[20\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[21\] GND " "Pin \"k\[21\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[22\] GND " "Pin \"k\[22\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[23\] GND " "Pin \"k\[23\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[24\] GND " "Pin \"k\[24\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[25\] GND " "Pin \"k\[25\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[26\] GND " "Pin \"k\[26\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[27\] GND " "Pin \"k\[27\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[28\] GND " "Pin \"k\[28\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[29\] GND " "Pin \"k\[29\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[30\] GND " "Pin \"k\[30\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[31\] GND " "Pin \"k\[31\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[32\] GND " "Pin \"k\[32\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[33\] GND " "Pin \"k\[33\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[34\] GND " "Pin \"k\[34\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[35\] GND " "Pin \"k\[35\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[36\] GND " "Pin \"k\[36\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[37\] GND " "Pin \"k\[37\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[38\] GND " "Pin \"k\[38\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[39\] GND " "Pin \"k\[39\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[40\] GND " "Pin \"k\[40\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[41\] GND " "Pin \"k\[41\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[42\] GND " "Pin \"k\[42\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[43\] GND " "Pin \"k\[43\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[44\] GND " "Pin \"k\[44\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[45\] GND " "Pin \"k\[45\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[46\] GND " "Pin \"k\[46\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[47\] GND " "Pin \"k\[47\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[48\] GND " "Pin \"k\[48\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[49\] GND " "Pin \"k\[49\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[50\] GND " "Pin \"k\[50\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[51\] GND " "Pin \"k\[51\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[52\] GND " "Pin \"k\[52\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[53\] GND " "Pin \"k\[53\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[54\] GND " "Pin \"k\[54\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[55\] GND " "Pin \"k\[55\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[56\] GND " "Pin \"k\[56\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[57\] GND " "Pin \"k\[57\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[58\] GND " "Pin \"k\[58\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[59\] GND " "Pin \"k\[59\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[60\] GND " "Pin \"k\[60\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[61\] GND " "Pin \"k\[61\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[62\] GND " "Pin \"k\[62\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "k\[63\] GND " "Pin \"k\[63\]\" is stuck at GND" {  } { { "RISC18.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/RISC18.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712422670569 "|RISC18|k[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712422670569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712422670654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712422671423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/output_files/RISC18.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg4/RISC18/output_files/RISC18.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422671480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712422671629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712422671629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "925 " "Implemented 925 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712422671724 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712422671724 ""} { "Info" "ICUT_CUT_TM_LCELLS" "779 " "Implemented 779 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712422671724 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712422671724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712422671759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  6 22:27:51 2024 " "Processing ended: Sat Apr  6 22:27:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712422671759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712422671759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712422671759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712422671759 ""}
