sys = {
    lineSize = 64;
    frequency = 3400;

    cores = {
        core = {
            type = "Timing";
            cores = 16;
            icache = "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1d = {
            caches = 16;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i = {
            caches = 16;
            size = 32768;
            array = { 
                type = "SetAssoc";
                ways = 8;
            };
            latency = 3;
        };

        l2 = {
            caches = 16;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
			children = "l1i | l1d";
        };

        l3 = {
            caches = 1;
            banks = 16;
            size = 16777216;
            latency = 27;

            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
			children = "l2";
        };
    };

    mem = {
		type = "DRAMSim";
		capacityMB = 2048;
		# systemIni & traceName doesn't matter to DRAMsim3
		techIni = "/home/kkm0411/PIM-Simulator/Zsim_PIM/DRAMsim3/configs/DDR4_8Gb_x8_3200.ini";
		systemIni = "/home/kkm0411/PIM-Simulator/Zsim_PIM/DRAMSim2/system.ini.example";
		outputDir = "/home/kkm0411/PIM-Simulator/Zsim_PIM/DRAMsim3/";
		traceName = "/home/kkm0411/PIM-Simulator/Zsim_PIM/DRAMSim2/traces";
		latency = 1;
    };
};

sim = {
    printHierarchy = true;
    phaseLength = 10000;
	statsPhaseInterval = 1000;
};

process1 = {
#	command = "./app/BASIC/print_hw";
#	command = "./app/hello";
#	command = "ls";
	command = "./app/BASIC/muladd_hw2";
};
