// Seed: 3644364219
module module_0;
  logic [1  -  1 : 1 'b0 ==  1] id_1;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire _id_10;
  input wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  inout logic [7:0] id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5[(-1) : id_10+1] = id_11 ? id_9.id_8 - id_6 : id_6;
  wire id_13;
  assign id_6[1]  = id_5;
  assign id_7[-1] = 1'h0;
endmodule
