[Data config set] lib = /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
[Data config set] sdc = /home/jinghanhui/verilogtest/mustdo/ex2sta/sdcsrc/top.sdc
[Data config set] tech lef = /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
Read LEF file : /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
[Data config set] lef = /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Read LEF file : /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[Data config set] verilog = /home/jinghanhui/verilogtest/mustdo/ex2sta/result/top-500MHz/top.netlist.syn.v
Read Verilog file success : /home/jinghanhui/verilogtest/mustdo/ex2sta/result/top-500MHz/top.netlist.syn.v
WARNING: Logging before InitGoogleLogging() is written to STDERR
I20240818 18:17:47.731137 481102 VerilogParserRustC.cc:41] load verilog file /home/jinghanhui/verilogtest/mustdo/ex2sta/result/top-500MHz/top.netlist.syn.v
r str /home/jinghanhui/verilogtest/mustdo/ex2sta/result/top-500MHz/top.netlist.syn.v
I20240818 18:17:47.731868 481102 Sta.cc:298] load lib start
I20240818 18:17:47.734500 481111 LibParserRustC.cc:1269] load liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
rust read lib file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
I20240818 18:17:48.125737 481111 LibParserRustC.cc:1278] load liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20240818 18:17:48.126472 481102 Sta.cc:317] load lib end
I20240818 18:17:48.127614 481191 LibParserRustC.cc:1289] link liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib start.
I20240818 18:17:48.201871 481191 LibParserRustC.cc:1295] link liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20240818 18:17:48.202250 481102 TimingIDBAdapter.cc:738] core area width -0um height -0um
I20240818 18:17:48.204166 481102 Sta.cc:172] read sdc /home/jinghanhui/verilogtest/mustdo/ex2sta/sdcsrc/top.sdc start 
I20240818 18:17:48.205066 481102 Sta.cc:185] read sdc end
I20240818 18:17:48.205085 481102 StaBuildGraph.cc:310] build graph start
I20240818 18:17:48.206732 481102 StaBuildGraph.cc:327] build graph end
I20240818 18:17:48.206856 481102 Sta.cc:2287] update timing start
I20240818 18:17:48.206938 481102 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:48.206960 481102 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:48.206990 481102 StaClockPropagation.cc:320] ideal clock propagation start
I20240818 18:17:48.206996 481102 StaClockPropagation.cc:416] ideal clock propagation end
I20240818 18:17:48.207000 481102 StaCheck.cc:129] found loop fwd start
I20240818 18:17:48.207024 481102 StaCheck.cc:148] found loop fwd end
I20240818 18:17:48.207027 481102 StaCheck.cc:150] found loop bwd start
I20240818 18:17:48.207054 481102 StaCheck.cc:172] found loop bwd end
I20240818 18:17:48.207057 481102 StaSlewPropagation.cc:266] slew propagation start
E20240818 18:17:48.208189 481257 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.208261 481257 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.208305 481257 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.208348 481257 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.208931 481245 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.208979 481245 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.209002 481245 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.209021 481245 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.209189 481263 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:48.209213 481263 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
I20240818 18:17:48.210706 481102 StaSlewPropagation.cc:305] slew propagation end
I20240818 18:17:48.210736 481102 StaDelayPropagation.cc:268] delay propagation start
I20240818 18:17:48.214006 481102 StaDelayPropagation.cc:309] delay propagation end
I20240818 18:17:48.214032 481102 StaClockPropagation.cc:322] propagated(kNormal) clock propagation start
I20240818 18:17:48.214043 481102 StaClockPropagation.cc:418] propagated(kNormal) clock propagation end
I20240818 18:17:48.214051 481102 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:48.214059 481102 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:48.214066 481102 StaClockPropagation.cc:324] propagated(kGenerated) clock propagation start
I20240818 18:17:48.214072 481102 StaClockPropagation.cc:420] propagated(kGenerated) clock propagation end
I20240818 18:17:48.214079 481102 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:48.214087 481102 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:48.214134 481102 StaBuildPropTag.cc:325] build propagation tag start
I20240818 18:17:48.214152 481102 StaDataPropagation.cc:589] data fwd propagation start
I20240818 18:17:48.215401 481342 StaDataPropagation.cc:529] Thread 127007736202816 date fwd propagate found start vertex.SW[6]
I20240818 18:17:48.215425 481344 StaDataPropagation.cc:529] Thread 127007757174336 date fwd propagate found start vertex.SW[7]
I20240818 18:17:48.215516 481352 StaDataPropagation.cc:529] Thread 127008124175936 date fwd propagate found start vertex.SW[5]
I20240818 18:17:48.215543 481342 StaDataPropagation.cc:529] Thread 127007736202816 date fwd propagate found start vertex.SW[4]
I20240818 18:17:48.215565 481342 StaDataPropagation.cc:529] Thread 127007736202816 date fwd propagate found start vertex.SW[3]
I20240818 18:17:48.215575 481342 StaDataPropagation.cc:529] Thread 127007736202816 date fwd propagate found start vertex.SW[2]
I20240818 18:17:48.215584 481342 StaDataPropagation.cc:529] Thread 127007736202816 date fwd propagate found start vertex.SW[1]
I20240818 18:17:48.215958 481102 StaDataPropagation.cc:632] data fwd propagation end
I20240818 18:17:48.215965 481102 StaDataPropagation.cc:589] data fwd propagation start
I20240818 18:17:48.217392 481102 StaDataPropagation.cc:632] data fwd propagation end
I20240818 18:17:48.217401 481102 StaAnalyze.cc:539] analyze timing path start
E20240818 18:17:48.217406 481102 StaAnalyze.cc:324] The output port LD[0] is not constrained
E20240818 18:17:48.217410 481102 StaAnalyze.cc:324] The output port LD[0] is not constrained
E20240818 18:17:48.217414 481102 StaAnalyze.cc:324] The output port LD[1] is not constrained
E20240818 18:17:48.217417 481102 StaAnalyze.cc:324] The output port LD[1] is not constrained
E20240818 18:17:48.217420 481102 StaAnalyze.cc:324] The output port LD[2] is not constrained
E20240818 18:17:48.217423 481102 StaAnalyze.cc:324] The output port LD[2] is not constrained
E20240818 18:17:48.217427 481102 StaAnalyze.cc:324] The output port LD4 is not constrained
E20240818 18:17:48.217429 481102 StaAnalyze.cc:324] The output port LD4 is not constrained
E20240818 18:17:48.217432 481102 StaAnalyze.cc:324] The output port SEG[0] is not constrained
E20240818 18:17:48.217435 481102 StaAnalyze.cc:324] The output port SEG[0] is not constrained
I20240818 18:17:48.217451 481102 StaAnalyze.cc:577] analyze timing path end
I20240818 18:17:48.217455 481102 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:48.217460 481102 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:48.217463 481102 StaDataPropagation.cc:635] data bwd propagation start
I20240818 18:17:48.218750 481102 StaDataPropagation.cc:670] data bwd propagation end
I20240818 18:17:48.218760 481102 Sta.cc:2316] update timing end
[1;31m
  _____       _ _     _____        _         
 |_   _|     (_) |   |  __ \      | |        
   | |  _ __  _| |_  | |  | | __ _| |_ __ _  
   | | | '_ \| | __| | |  | |/ _` | __/ _` | 
  _| |_| | | | | |_  | |__| | (_| | || (_| | 
 |_____|_| |_|_|\__| |_____/ \__,_|\__\__,_| 
                                             
[0m
[1;35m
  ______ _        ______                      _    
 |  ____(_)      |  ____|                    | |   
 | |__   ___  __ | |__ __ _ _ __   ___  _   _| |_  
 |  __| | \ \/ / |  __/ _` | '_ \ / _ \| | | | __| 
 | |    | |>  <  | | | (_| | | | | (_) | |_| | |_  
 |_|    |_/_/\_\ |_|  \__,_|_| |_|\___/ \__,_|\__| 
                                                   
[0m
I20240818 18:17:48.218811 481102 FixFanout.cpp:55] [Result: ] Find 0 Net with fanout violation.
I20240818 18:17:48.218814 481102 FixFanout.cpp:56] [Result: ] Insert 0 Buffers.
iNO fixfanout run successfully.
I20240818 18:17:48.218889 481102 verilog_write.cpp:55] start write verilog file /home/jinghanhui/verilogtest/mustdo/ex2sta/result/top-500MHz/top.netlist.fixed.v
I20240818 18:17:48.219332 481102 verilog_write.cpp:73] finish write verilog file /home/jinghanhui/verilogtest/mustdo/ex2sta/result/top-500MHz/top.netlist.fixed.v
