INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/DM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/irom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.srcs/sim_1/new/process_bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12345/Desktop/test_git/APS/APS_PREF_VERSION/APS_PREF_VERSION.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
