Timing Analyzer report for faceDetectSystem
Tue Aug 13 19:32:09 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ov7670_pclk'
 14. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'ov7670_pclk'
 19. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'ov7670_pclk'
 35. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 39. Slow 1200mV 0C Model Hold: 'ov7670_pclk'
 40. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 44. Slow 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'ov7670_pclk'
 55. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 58. Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 59. Fast 1200mV 0C Model Hold: 'ov7670_pclk'
 60. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'
 64. Fast 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; faceDetectSystem                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.28        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.8%      ;
;     Processor 3            ;  21.8%      ;
;     Processor 4            ;  18.6%      ;
;     Processors 5-16        ;   5.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; faceDetectSystem.out.sdc ; OK     ; Tue Aug 13 19:32:00 2024 ;
+--------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; clk_50                                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { clk_50 }                                                           ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] } ;
; ov7670_pclk                                                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                    ; { ov7670_pclk }                                                      ;
+------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                              ;
+------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; 41.72 MHz  ; 41.72 MHz       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 106.88 MHz ; 106.88 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 107.67 MHz ; 107.67 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 114.53 MHz ; 114.53 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 259.47 MHz ; 250.0 MHz       ; ov7670_pclk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -2.854 ; -745.186      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.644  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.030  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 11.269 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 30.712 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; ov7670_pclk                                                      ; 0.183 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.355 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.360 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.402 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                    ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 3.788  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 18.831 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                    ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.021 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.434 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -3.000 ; -995.966      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.614  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.706  ; 0.000         ;
; clk_50                                                           ; 9.891  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 12.112 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.706 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                    ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.854 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.716      ; 6.608      ;
; -2.854 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.722      ; 6.614      ;
; -2.854 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.716      ; 6.608      ;
; -2.827 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.720      ; 6.585      ;
; -2.827 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.720      ; 6.585      ;
; -2.825 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.726      ; 6.589      ;
; -2.817 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.524      ;
; -2.817 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.524      ;
; -2.815 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.528      ;
; -2.767 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.526      ;
; -2.767 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.526      ;
; -2.765 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.727      ; 6.530      ;
; -2.756 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.463      ;
; -2.756 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.463      ;
; -2.754 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.467      ;
; -2.742 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.712      ; 6.492      ;
; -2.742 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.712      ; 6.492      ;
; -2.741 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.454      ;
; -2.741 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.454      ;
; -2.740 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.718      ; 6.496      ;
; -2.739 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.681      ; 6.458      ;
; -2.706 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.465      ;
; -2.706 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.465      ;
; -2.704 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.727      ; 6.469      ;
; -2.687 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.765      ; 6.490      ;
; -2.686 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.483      ;
; -2.686 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.483      ;
; -2.685 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.731      ; 6.454      ;
; -2.684 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.725      ; 6.447      ;
; -2.684 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.725      ; 6.447      ;
; -2.681 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.712      ; 6.431      ;
; -2.681 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.712      ; 6.431      ;
; -2.680 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.393      ;
; -2.680 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.393      ;
; -2.679 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.718      ; 6.435      ;
; -2.678 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.681      ; 6.397      ;
; -2.673 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.386      ;
; -2.672 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.379      ;
; -2.672 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.379      ;
; -2.661 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.743      ; 6.442      ;
; -2.660 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.737      ; 6.435      ;
; -2.660 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.737      ; 6.435      ;
; -2.651 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.364      ;
; -2.650 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.357      ;
; -2.650 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.669      ; 6.357      ;
; -2.650 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.753      ; 6.441      ;
; -2.649 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.747      ; 6.434      ;
; -2.649 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.747      ; 6.434      ;
; -2.647 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.727      ; 6.412      ;
; -2.647 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.716      ; 6.401      ;
; -2.647 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.716      ; 6.401      ;
; -2.646 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.405      ;
; -2.646 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.405      ;
; -2.645 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.722      ; 6.405      ;
; -2.631 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.765      ; 6.434      ;
; -2.630 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.427      ;
; -2.630 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.427      ;
; -2.628 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.722      ; 6.388      ;
; -2.627 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.716      ; 6.381      ;
; -2.627 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.716      ; 6.381      ;
; -2.626 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.765      ; 6.429      ;
; -2.625 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.422      ;
; -2.625 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.422      ;
; -2.621 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.742      ; 6.401      ;
; -2.621 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.681      ; 6.340      ;
; -2.620 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.720      ; 6.378      ;
; -2.620 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.720      ; 6.378      ;
; -2.620 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.736      ; 6.394      ;
; -2.620 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.736      ; 6.394      ;
; -2.620 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.333      ;
; -2.620 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.333      ;
; -2.618 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.726      ; 6.382      ;
; -2.612 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.727      ; 6.377      ;
; -2.611 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.370      ;
; -2.611 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.718      ; 6.367      ;
; -2.611 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.718      ; 6.367      ;
; -2.611 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.370      ;
; -2.609 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.724      ; 6.371      ;
; -2.605 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.743      ; 6.386      ;
; -2.604 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.737      ; 6.379      ;
; -2.604 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.737      ; 6.379      ;
; -2.600 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.743      ; 6.381      ;
; -2.599 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.681      ; 6.318      ;
; -2.599 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.737      ; 6.374      ;
; -2.599 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.737      ; 6.374      ;
; -2.598 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.311      ;
; -2.598 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.675      ; 6.311      ;
; -2.597 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.765      ; 6.400      ;
; -2.596 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.393      ;
; -2.596 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.759      ; 6.393      ;
; -2.593 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.736      ; 6.367      ;
; -2.593 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.736      ; 6.367      ;
; -2.593 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.747      ; 6.378      ;
; -2.592 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.741      ; 6.371      ;
; -2.592 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.741      ; 6.371      ;
; -2.591 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.742      ; 6.371      ;
; -2.590 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.727      ; 6.355      ;
; -2.589 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.348      ;
; -2.589 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.721      ; 6.348      ;
; -2.588 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.731      ; 6.357      ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.644 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.726     ; 6.618      ;
; 0.740 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.694     ; 6.554      ;
; 0.825 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.687     ; 6.476      ;
; 0.854 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.655     ; 6.479      ;
; 0.864 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.681     ; 6.443      ;
; 0.871 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a45~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.714     ; 6.403      ;
; 0.889 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.679     ; 6.420      ;
; 0.894 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.708     ; 6.386      ;
; 0.928 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.701     ; 6.359      ;
; 0.971 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.702     ; 6.315      ;
; 0.976 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.703     ; 6.309      ;
; 0.982 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.727     ; 6.279      ;
; 0.985 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.653     ; 6.350      ;
; 1.031 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a5~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.640     ; 6.317      ;
; 1.061 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.656     ; 6.271      ;
; 1.080 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 6.203      ;
; 1.080 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.633     ; 6.275      ;
; 1.083 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.682     ; 6.223      ;
; 1.108 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.647     ; 6.233      ;
; 1.129 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.667     ; 6.192      ;
; 1.129 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.621     ; 6.238      ;
; 1.134 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.690     ; 6.164      ;
; 1.178 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a39~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.712     ; 6.098      ;
; 1.185 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.687     ; 6.116      ;
; 1.196 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a1~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.685     ; 6.107      ;
; 1.201 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.724     ; 6.063      ;
; 1.214 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.680     ; 6.094      ;
; 1.240 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.697     ; 6.051      ;
; 1.280 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a6~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.639     ; 6.069      ;
; 1.310 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.667     ; 6.011      ;
; 1.348 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.643     ; 5.997      ;
; 1.353 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a25~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.681     ; 5.954      ;
; 1.355 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a48~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.702     ; 5.931      ;
; 1.369 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a38~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.665     ; 5.954      ;
; 1.378 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a62~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.664     ; 5.946      ;
; 1.383 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 5.898      ;
; 1.387 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.627     ; 5.974      ;
; 1.391 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.664     ; 5.933      ;
; 1.397 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 5.884      ;
; 1.401 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.701     ; 5.886      ;
; 1.415 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a28~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.717     ; 5.856      ;
; 1.439 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a22~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.728     ; 5.821      ;
; 1.439 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a75~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.718     ; 5.831      ;
; 1.469 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a60~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.703     ; 5.816      ;
; 1.492 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a104~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.681     ; 5.815      ;
; 1.503 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.683     ; 5.802      ;
; 1.503 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.712     ; 5.773      ;
; 1.507 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a49~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.690     ; 5.791      ;
; 1.528 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a42~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.684     ; 5.776      ;
; 1.552 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.680     ; 5.756      ;
; 1.567 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a50~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.671     ; 5.750      ;
; 1.574 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.651     ; 5.763      ;
; 1.584 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.643     ; 5.761      ;
; 1.588 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a16~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.723     ; 5.677      ;
; 1.591 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.693     ; 5.704      ;
; 1.595 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a82~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.713     ; 5.680      ;
; 1.602 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a64~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.701     ; 5.685      ;
; 1.622 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.745     ; 5.621      ;
; 1.628 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.687     ; 5.673      ;
; 1.658 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a87~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.700     ; 5.630      ;
; 1.669 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a57~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.678     ; 5.641      ;
; 1.685 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a59~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.680     ; 5.623      ;
; 1.686 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.694     ; 5.608      ;
; 1.691 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a95~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.693     ; 5.604      ;
; 1.695 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a40~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.713     ; 5.580      ;
; 1.696 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a13~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.676     ; 5.616      ;
; 1.696 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a74~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.635     ; 5.657      ;
; 1.700 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.706     ; 5.582      ;
; 1.704 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a86~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.658     ; 5.626      ;
; 1.705 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.651     ; 5.632      ;
; 1.708 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.706     ; 5.574      ;
; 1.716 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.684     ; 5.588      ;
; 1.725 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a102~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.656     ; 5.607      ;
; 1.726 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a30~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.686     ; 5.576      ;
; 1.728 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a15~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.719     ; 5.541      ;
; 1.752 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a101~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.671     ; 5.565      ;
; 1.762 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a90~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.692     ; 5.534      ;
; 1.766 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a52~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.686     ; 5.536      ;
; 1.769 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a72~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.705     ; 5.514      ;
; 1.792 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a116~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.682     ; 5.514      ;
; 1.792 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.711     ; 5.485      ;
; 1.792 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a98~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.684     ; 5.512      ;
; 1.816 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a51~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.679     ; 5.493      ;
; 1.821 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.711     ; 5.456      ;
; 1.828 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a54~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.689     ; 5.471      ;
; 1.843 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a26~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.676     ; 5.469      ;
; 1.847 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a21~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.701     ; 5.440      ;
; 1.866 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a18~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.677     ; 5.445      ;
; 1.885 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a112~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.702     ; 5.401      ;
; 1.891 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a2~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.681     ; 5.416      ;
; 1.892 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.683     ; 5.413      ;
; 1.896 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a116~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.659     ; 5.433      ;
; 1.942 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a63~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.686     ; 5.360      ;
; 1.945 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a114~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.669     ; 5.374      ;
; 1.949 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a53~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.637     ; 5.402      ;
; 1.978 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.710     ; 5.300      ;
; 1.990 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.708     ; 5.290      ;
; 2.001 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a110~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.703     ; 5.284      ;
; 2.002 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a112~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.643     ; 5.343      ;
; 2.003 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a9~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.707     ; 5.278      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                           ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.030 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.928     ;
; 1.073 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.865     ;
; 1.107 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.851     ;
; 1.147 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.795     ;
; 1.150 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.788     ;
; 1.162 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.796     ;
; 1.205 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.733     ;
; 1.224 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.718     ;
; 1.236 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.720     ;
; 1.239 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.719     ;
; 1.244 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 23.707     ;
; 1.262 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 23.682     ;
; 1.279 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.663     ;
; 1.282 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.656     ;
; 1.294 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.664     ;
; 1.312 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.644     ;
; 1.313 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.643     ;
; 1.321 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 23.630     ;
; 1.323 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 23.631     ;
; 1.337 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.601     ;
; 1.339 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 23.605     ;
; 1.356 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.586     ;
; 1.366 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 23.545     ;
; 1.368 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.588     ;
; 1.371 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.587     ;
; 1.376 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 23.575     ;
; 1.389 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.567     ;
; 1.394 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 23.550     ;
; 1.400 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 23.554     ;
; 1.411 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.531     ;
; 1.414 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.524     ;
; 1.426 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.532     ;
; 1.434 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 23.513     ;
; 1.443 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 23.468     ;
; 1.444 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.512     ;
; 1.445 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.511     ;
; 1.453 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 23.498     ;
; 1.455 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 23.499     ;
; 1.462 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 23.497     ;
; 1.469 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.469     ;
; 1.471 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 23.473     ;
; 1.488 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.454     ;
; 1.495 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 23.417     ;
; 1.498 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 23.413     ;
; 1.500 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.456     ;
; 1.503 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.455     ;
; 1.505 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.437     ;
; 1.508 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 23.443     ;
; 1.511 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 23.436     ;
; 1.521 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.435     ;
; 1.526 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 23.418     ;
; 1.531 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 23.415     ;
; 1.532 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 23.422     ;
; 1.535 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 23.413     ;
; 1.539 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 23.420     ;
; 1.543 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.399     ;
; 1.546 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.392     ;
; 1.557 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 23.359     ;
; 1.557 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a13~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 23.339     ;
; 1.558 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.400     ;
; 1.565 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.116     ; 23.307     ;
; 1.566 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 23.381     ;
; 1.572 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 23.340     ;
; 1.575 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.116     ; 23.297     ;
; 1.575 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 23.336     ;
; 1.576 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.380     ;
; 1.577 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.379     ;
; 1.581 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a9~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 23.364     ;
; 1.582 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.360     ;
; 1.585 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 23.366     ;
; 1.587 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 23.367     ;
; 1.590 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a7~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 23.359     ;
; 1.594 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.029     ; 23.365     ;
; 1.598 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a7~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 23.316     ;
; 1.601 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 23.337     ;
; 1.602 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 23.322     ;
; 1.603 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 23.341     ;
; 1.607 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 23.298     ;
; 1.608 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 23.338     ;
; 1.608 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a13~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 23.347     ;
; 1.609 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a5~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 23.301     ;
; 1.612 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 23.336     ;
; 1.620 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.322     ;
; 1.627 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 23.285     ;
; 1.630 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.077     ; 23.281     ;
; 1.632 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.324     ;
; 1.634 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 23.242     ;
; 1.634 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 23.282     ;
; 1.634 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a13~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 23.262     ;
; 1.635 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 23.323     ;
; 1.637 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 23.305     ;
; 1.637 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 23.284     ;
; 1.640 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 23.311     ;
; 1.642 ; subwindow_top:subwin_top_inst|subwindow:subwindow7|register_file:ii_reg|reg[1][1]                                                        ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.319      ; 23.665     ;
; 1.643 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 23.304     ;
; 1.643 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.075     ; 23.270     ;
; 1.644 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 23.232     ;
; 1.651 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a9~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 23.259     ;
; 1.653 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 23.303     ;
; 1.658 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 23.286     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.269 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.439     ; 8.290      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.282 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 8.279      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.256      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.326 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.441     ; 8.231      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 11.814 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.437     ; 7.747      ;
; 12.176 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.387      ;
; 12.178 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.385      ;
; 12.178 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.385      ;
; 12.184 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.379      ;
; 12.185 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.378      ;
; 12.186 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.377      ;
; 12.186 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.435     ; 7.377      ;
; 12.467 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.434     ; 7.097      ;
; 12.488 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.434     ; 7.076      ;
; 13.168 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.434     ; 6.396      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.664      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.268 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.648      ;
; 15.300 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.612      ;
; 15.300 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.612      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 30.712 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 13.409     ;
; 30.712 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 13.409     ;
; 30.713 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.099      ; 13.414     ;
; 30.808 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 13.350     ;
; 30.808 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 13.350     ;
; 30.809 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.136      ; 13.355     ;
; 31.310 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 12.812     ;
; 31.310 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 12.812     ;
; 31.361 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 12.781     ;
; 31.361 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 12.781     ;
; 31.408 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.127      ; 12.747     ;
; 31.408 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.127      ; 12.747     ;
; 31.409 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.133      ; 12.752     ;
; 31.652 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.086      ; 12.462     ;
; 31.652 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.086      ; 12.462     ;
; 31.653 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.092      ; 12.467     ;
; 31.684 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 12.437     ;
; 31.684 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 12.437     ;
; 31.685 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.099      ; 12.442     ;
; 31.751 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 12.370     ;
; 31.751 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 12.370     ;
; 31.752 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.099      ; 12.375     ;
; 31.780 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 12.378     ;
; 31.780 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 12.378     ;
; 31.781 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.136      ; 12.383     ;
; 31.847 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 12.311     ;
; 31.847 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 12.311     ;
; 31.848 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.136      ; 12.316     ;
; 31.972 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.108      ; 12.164     ;
; 31.972 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.108      ; 12.164     ;
; 31.973 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 12.169     ;
; 32.044 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.144      ; 12.128     ;
; 32.044 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.144      ; 12.128     ;
; 32.045 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.150      ; 12.133     ;
; 32.068 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 12.053     ;
; 32.068 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.093      ; 12.053     ;
; 32.069 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.099      ; 12.058     ;
; 32.075 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.138      ; 12.091     ;
; 32.075 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.138      ; 12.091     ;
; 32.076 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.132      ; 12.084     ;
; 32.076 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.132      ; 12.084     ;
; 32.113 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.081      ; 11.996     ;
; 32.113 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.132      ; 12.047     ;
; 32.158 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.098      ; 11.968     ;
; 32.158 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.098      ; 11.968     ;
; 32.160 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.104      ; 11.972     ;
; 32.164 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 11.994     ;
; 32.164 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.130      ; 11.994     ;
; 32.165 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.136      ; 11.999     ;
; 32.219 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 11.903     ;
; 32.219 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 11.903     ;
; 32.268 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 11.854     ;
; 32.268 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 11.854     ;
; 32.270 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 11.872     ;
; 32.270 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 11.872     ;
; 32.300 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.087      ; 11.815     ;
; 32.319 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 11.823     ;
; 32.319 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 11.823     ;
; 32.326 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a91~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.140      ; 11.842     ;
; 32.366 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.151      ; 11.813     ;
; 32.366 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.151      ; 11.813     ;
; 32.367 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.157      ; 11.818     ;
; 32.379 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.125      ; 11.774     ;
; 32.380 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.127      ; 11.775     ;
; 32.380 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.127      ; 11.775     ;
; 32.381 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.133      ; 11.780     ;
; 32.384 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a104~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.110      ; 11.754     ;
; 32.389 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.151      ; 11.790     ;
; 32.389 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.151      ; 11.790     ;
; 32.390 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.157      ; 11.795     ;
; 32.398 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.119      ; 11.749     ;
; 32.410 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.129      ; 11.747     ;
; 32.447 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.089      ; 11.670     ;
; 32.447 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.127      ; 11.708     ;
; 32.447 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.127      ; 11.708     ;
; 32.448 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.133      ; 11.713     ;
; 32.499 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.112      ; 11.641     ;
; 32.499 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.112      ; 11.641     ;
; 32.561 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a5~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.105      ; 11.572     ;
; 32.561 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.086      ; 11.553     ;
; 32.561 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.086      ; 11.553     ;
; 32.562 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.092      ; 11.558     ;
; 32.585 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 11.537     ;
; 32.585 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.094      ; 11.537     ;
; 32.592 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a6~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.117      ; 11.553     ;
; 32.610 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.086      ; 11.504     ;
; 32.610 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.086      ; 11.504     ;
; 32.611 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.081      ; 11.498     ;
; 32.611 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.092      ; 11.509     ;
; 32.636 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 11.506     ;
; 32.636 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.114      ; 11.506     ;
; 32.666 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.133      ; 11.495     ;
; 32.688 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.147      ; 11.487     ;
; 32.688 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.147      ; 11.487     ;
; 32.689 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.153      ; 11.492     ;
; 32.693 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.097      ; 11.432     ;
; 32.697 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a80~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.109      ; 11.440     ;
; 32.697 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a80~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.109      ; 11.440     ;
; 32.706 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.124      ; 11.446     ;
; 32.708 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 4.081      ; 11.401     ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.833      ; 1.722      ;
; 0.320 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 3.172      ; 3.714      ;
; 0.322 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 3.165      ; 3.709      ;
; 0.322 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 3.165      ; 3.709      ;
; 0.328 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.827      ; 0.861      ;
; 0.343 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.827      ; 0.876      ;
; 0.344 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.827      ; 0.877      ;
; 0.348 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.827      ; 0.881      ;
; 0.364 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.792      ; 0.862      ;
; 0.366 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.792      ; 0.864      ;
; 0.375 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.625      ; 3.222      ;
; 0.381 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.620      ; 3.223      ;
; 0.384 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.615      ; 3.221      ;
; 0.384 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.607      ; 3.213      ;
; 0.391 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.792      ; 0.889      ;
; 0.392 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 3.167      ; 3.781      ;
; 0.392 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.792      ; 0.890      ;
; 0.394 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 3.160      ; 3.776      ;
; 0.394 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 3.160      ; 3.776      ;
; 0.395 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.608      ; 3.225      ;
; 0.401 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.574      ; 3.197      ;
; 0.439 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.580      ; 3.241      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|busy          ; ov7670_capture:Inst_ov7670_capture|busy                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.674      ;
; 0.453 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.566      ; 3.241      ;
; 0.457 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.599      ; 3.278      ;
; 0.457 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.591      ; 3.270      ;
; 0.459 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.596      ; 3.277      ;
; 0.460 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]    ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.050      ; 0.696      ;
; 0.461 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.455      ; 2.138      ;
; 0.462 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]    ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.050      ; 0.698      ;
; 0.463 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]    ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.050      ; 0.699      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.625      ; 3.314      ;
; 0.468 ; ov7670_capture:Inst_ov7670_capture|d_latch[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.414      ; 2.104      ;
; 0.475 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.598      ; 3.295      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.617      ; 3.315      ;
; 0.477 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.615      ; 3.314      ;
; 0.482 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]    ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.050      ; 0.718      ;
; 0.483 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]    ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.050      ; 0.719      ;
; 0.484 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.050      ; 0.720      ;
; 0.487 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.620      ; 3.329      ;
; 0.490 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.451      ; 2.163      ;
; 0.494 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.625      ; 3.341      ;
; 0.500 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.984      ; 1.190      ;
; 0.501 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.604      ; 3.327      ;
; 0.503 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a49~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.604      ; 3.329      ;
; 0.508 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.551      ; 3.281      ;
; 0.510 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a98~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.615      ; 3.347      ;
; 0.511 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.590      ; 3.323      ;
; 0.513 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a74~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.566      ; 3.301      ;
; 0.513 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.621      ; 3.356      ;
; 0.514 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a60~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.617      ; 3.353      ;
; 0.517 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.574      ; 3.313      ;
; 0.518 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.566      ; 3.306      ;
; 0.519 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.582      ; 3.323      ;
; 0.520 ; ov7670_capture:Inst_ov7670_capture|d_latch[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.414      ; 2.156      ;
; 0.522 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.595      ; 3.339      ;
; 0.522 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.620      ; 3.364      ;
; 0.525 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.620      ; 3.367      ;
; 0.527 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.562      ; 3.311      ;
; 0.527 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.620      ; 3.369      ;
; 0.527 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.620      ; 3.369      ;
; 0.529 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a110~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.582      ; 3.333      ;
; 0.531 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.559      ; 3.312      ;
; 0.532 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.625      ; 3.379      ;
; 0.532 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a15~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.598      ; 3.352      ;
; 0.535 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.617      ; 3.374      ;
; 0.535 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.953      ; 1.194      ;
; 0.536 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a72~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.619      ; 3.377      ;
; 0.537 ; ov7670_capture:Inst_ov7670_capture|d_latch[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.399      ; 2.158      ;
; 0.538 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a112~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.574      ; 3.334      ;
; 0.541 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.586      ; 3.349      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.605      ; 3.369      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.574      ; 3.338      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a13~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.590      ; 3.354      ;
; 0.543 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.733      ; 1.462      ;
; 0.543 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_hold                                                                                   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.965      ; 1.214      ;
; 0.544 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.611      ; 3.377      ;
; 0.545 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a40~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.585      ; 3.352      ;
; 0.547 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.619      ; 3.388      ;
; 0.547 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.611      ; 3.380      ;
; 0.547 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_datain_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.420      ; 2.189      ;
; 0.549 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.615      ; 3.386      ;
; 0.549 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.566      ; 3.337      ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; ii_gen:ii_gen_inst|y[4]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.026      ;
; 0.368 ; ii_gen:ii_gen_inst|y[3]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.039      ;
; 0.372 ; ii_gen:ii_gen_inst|y[1]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.043      ;
; 0.381 ; ii_gen:ii_gen_inst|y[2]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.052      ;
; 0.402 ; ii_gen:ii_gen_inst|done_reg                                                                                         ; ii_gen:ii_gen_inst|done_reg                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ii_gen:ii_gen_inst|state.s_RESET                                                                                    ; ii_gen:ii_gen_inst|state.s_RESET                                                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ii_gen:ii_gen_inst|x[0]                                                                                             ; ii_gen:ii_gen_inst|x[0]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|y[0]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ii_gen:ii_gen_inst|state.s_DONE                                                                                     ; ii_gen:ii_gen_inst|state.s_DONE                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; ii_gen:ii_gen_inst|y[5]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.076      ;
; 0.408 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.674      ;
; 0.576 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.247      ;
; 0.599 ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.866      ;
; 0.601 ; ii_gen:ii_gen_inst|reg0_accum_reset                                                                                 ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; ii_gen:ii_gen_inst|state.s_latch_RAM_read                                                                           ; ii_gen:ii_gen_inst|state.s_latch_RAM_write                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.868      ;
; 0.612 ; ii_gen:ii_gen_inst|ii_data_accum[13]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[13]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.879      ;
; 0.617 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.883      ;
; 0.621 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.887      ;
; 0.633 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; ii_gen:ii_gen_inst|iix2_data_accum[4]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[4]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; ii_gen:ii_gen_inst|iix2_data_accum[19]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[19]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.900      ;
; 0.634 ; ii_gen:ii_gen_inst|iix2_data_accum[21]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[21]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; ii_gen:ii_gen_inst|iix2_data_accum[1]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[1]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; ii_gen:ii_gen_inst|iix2_data_accum[2]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[2]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; ii_gen:ii_gen_inst|iix2_data_accum[17]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[17]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; ii_gen:ii_gen_inst|iix2_data_accum[6]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[6]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; ii_gen:ii_gen_inst|ii_data_accum[3]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[3]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; ii_gen:ii_gen_inst|iix2_data_accum[11]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[11]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; ii_gen:ii_gen_inst|iix2_data_accum[3]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[3]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ii_gen:ii_gen_inst|iix2_data_accum[20]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[20]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; ii_gen:ii_gen_inst|ii_data_accum[10]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[10]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; ii_gen:ii_gen_inst|x[2]                                                                                             ; ii_gen:ii_gen_inst|x[2]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.909      ;
; 0.648 ; ii_gen:ii_gen_inst|x[3]                                                                                             ; ii_gen:ii_gen_inst|x[3]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.915      ;
; 0.654 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.316      ;
; 0.657 ; ii_gen:ii_gen_inst|ii_wraddress[10]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.317      ;
; 0.661 ; ii_gen:ii_gen_inst|x[4]                                                                                             ; ii_gen:ii_gen_inst|x[4]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; ii_gen:ii_gen_inst|x[0]                                                                                             ; ii_gen:ii_gen_inst|x[1]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.338      ;
; 0.665 ; ii_gen:ii_gen_inst|y[3]                                                                                             ; ii_gen:ii_gen_inst|y[3]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; ii_gen:ii_gen_inst|ii_wraddress[9]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.325      ;
; 0.666 ; ii_gen:ii_gen_inst|y[2]                                                                                             ; ii_gen:ii_gen_inst|y[2]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.668 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[12]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.935      ;
; 0.669 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[15]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.671 ; ii_gen:ii_gen_inst|x[5]                                                                                             ; ii_gen:ii_gen_inst|x[5]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.672 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[13]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.673 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[14]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.675 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[16]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.676 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[8]                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.676 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[10]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.676 ; ii_gen:ii_gen_inst|ii_wraddress[6]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.335      ;
; 0.677 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[7]                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.944      ;
; 0.681 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                         ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.356      ;
; 0.681 ; ii_gen:ii_gen_inst|ii_wraddress[5]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.340      ;
; 0.681 ; ii_gen:ii_gen_inst|y[4]                                                                                             ; ii_gen:ii_gen_inst|y[4]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.948      ;
; 0.682 ; ii_gen:ii_gen_inst|y[5]                                                                                             ; ii_gen:ii_gen_inst|y[5]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.949      ;
; 0.684 ; ii_gen:ii_gen_inst|ii_wraddress[11]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.343      ;
; 0.684 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|y[1]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.951      ;
; 0.686 ; ii_gen:ii_gen_inst|ii_wraddress[7]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.345      ;
; 0.686 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.953      ;
; 0.690 ; ii_gen:ii_gen_inst|ii_wraddress[8]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.349      ;
; 0.694 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.363      ;
; 0.697 ; ii_gen:ii_gen_inst|ii_wraddress[2]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.357      ;
; 0.704 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[1]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.970      ;
; 0.704 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.970      ;
; 0.706 ; ii_gen:ii_gen_inst|ii_wraddress[3]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.366      ;
; 0.707 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                         ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.377      ;
; 0.708 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_datain_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.096      ; 4.026      ;
; 0.710 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 4.021      ;
; 0.710 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 4.021      ;
; 0.727 ; ii_gen:ii_gen_inst|ii_wraddress[4]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.386      ;
; 0.731 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.405      ;
; 0.764 ; ii_gen:ii_gen_inst|image_rdaddress_s[4]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 4.094      ;
; 0.780 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_datain_reg0                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.091      ; 4.093      ;
; 0.782 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_we_reg                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.084      ; 4.088      ;
; 0.782 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.084      ; 4.088      ;
; 0.794 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a32~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.085      ; 4.101      ;
; 0.795 ; ii_gen:ii_gen_inst|iix2_data_accum[5]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[5]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.060      ;
; 0.796 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.094      ; 4.112      ;
; 0.799 ; ii_gen:ii_gen_inst|ii_data_accum[11]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[11]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.800 ; ii_gen:ii_gen_inst|ii_data_accum[1]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[1]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.802 ; ii_gen:ii_gen_inst|iix2_data_accum[9]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[9]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.067      ;
; 0.803 ; ii_gen:ii_gen_inst|ii_data_accum[6]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[6]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.070      ;
; 0.803 ; ii_gen:ii_gen_inst|x[4]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.450      ; 1.475      ;
; 0.804 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.097      ; 4.123      ;
; 0.804 ; ii_gen:ii_gen_inst|ii_data_accum[7]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[7]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.071      ;
; 0.809 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.088      ; 4.119      ;
; 0.809 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a87~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.077      ; 4.108      ;
; 0.812 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a27~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.083      ; 4.117      ;
; 0.814 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.115      ; 4.151      ;
; 0.814 ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.085      ;
; 0.815 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.113      ; 4.150      ;
; 0.823 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.089      ; 4.134      ;
; 0.824 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a21~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.071      ; 4.117      ;
; 0.824 ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data[0]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.095      ;
; 0.825 ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data_square[0]                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.096      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.360 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.018      ;
; 0.380 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.038      ;
; 0.389 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.047      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.674      ;
; 0.422 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.080      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.488 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.754      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.822      ;
; 0.563 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.829      ;
; 0.569 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.227      ;
; 0.572 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.230      ;
; 0.595 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.861      ;
; 0.596 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.861      ;
; 0.637 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.911      ;
; 0.648 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.914      ;
; 0.650 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.916      ;
; 0.652 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.918      ;
; 0.656 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.923      ;
; 0.658 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.926      ;
; 0.662 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.929      ;
; 0.675 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.942      ;
; 0.690 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.956      ;
; 0.812 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.078      ;
; 0.838 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.106      ;
; 0.847 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.113      ;
; 0.849 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.113      ;
; 0.884 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.542      ;
; 0.914 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.436      ; 1.572      ;
; 0.974 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.241      ;
; 0.976 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.243      ;
; 0.985 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.252      ;
; 0.988 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.257      ;
; 0.993 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.260      ;
; 0.994 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.261      ;
; 1.038 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 1.437      ;
; 1.038 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 1.437      ;
; 1.038 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 1.437      ;
; 1.038 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 1.437      ;
; 1.038 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 1.437      ;
; 1.038 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.193      ; 1.437      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.384 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][6]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][6]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow2|register_file2:ii_corner_reg|reg[2][14]  ; subwindow_top:subwin_top_inst|subwindow:subwindow2|register_file2:ii_corner_reg|reg[2][14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][18] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][16] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][16] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][13] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][13] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][13] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][13] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][12] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][12] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][10] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][10] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][10] ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][12]  ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][10]  ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][10]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][9]   ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][9]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[0][8]   ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[0][8]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][6]   ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][6]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][1]   ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][7]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][7]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][7]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][7]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][5]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][5]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[1][5]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[1][5]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][5]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][5]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][4]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][4]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][4]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][4]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|current_state.s_RESET                                         ; subwindow_top:subwin_top_inst|current_state.s_RESET                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]                       ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwin_y_base_offset[4]                                                                     ; subwin_y_base_offset[4]                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwin_y_base_offset[0]                                                                     ; subwin_y_base_offset[0]                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwin_y_base_offset[1]                                                                     ; subwin_y_base_offset[1]                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwin_y_base_offset[2]                                                                     ; subwin_y_base_offset[2]                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwin_y_base_offset[3]                                                                     ; subwin_y_base_offset[3]                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwin_y_base_offset[5]                                                                     ; subwin_y_base_offset[5]                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][9]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][9]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][9]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][9]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][9]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][9]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][9]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][9]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][8]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][8]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][7]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][7]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][7]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][7]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][7]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][7]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][7]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][7]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][4]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][4]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][4]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][4]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][4]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][4]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][4]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][4]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][1]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][1]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][1]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][1]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[1][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[2][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[0][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow0|register_file2:ii_corner_reg|reg[3][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][19]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][18]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][18]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][17]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][17]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][17]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][17]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][14]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][14]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][14]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][13]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][13]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][12]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][12]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][12]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][12]  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; VGA:Inst_VGA|activeArea                          ; VGA:Inst_VGA|activeArea                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.640 ; debounce:Inst_debounce_resend|c[15]              ; debounce:Inst_debounce_resend|c[15]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; debounce:Inst_debounce_resend|c[11]              ; debounce:Inst_debounce_resend|c[11]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; debounce:Inst_debounce_resend|c[17]              ; debounce:Inst_debounce_resend|c[17]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; debounce:Inst_debounce_resend|c[9]               ; debounce:Inst_debounce_resend|c[9]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; debounce:Inst_debounce_resend|c[7]               ; debounce:Inst_debounce_resend|c[7]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; debounce:Inst_debounce_resend|c[13]              ; debounce:Inst_debounce_resend|c[13]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; debounce:Inst_debounce_resend|c[1]               ; debounce:Inst_debounce_resend|c[1]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; VGA:Inst_VGA|Hcnt[1]                             ; VGA:Inst_VGA|Hcnt[1]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; debounce:Inst_debounce_resend|c[23]              ; debounce:Inst_debounce_resend|c[23]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_resend|c[18]              ; debounce:Inst_debounce_resend|c[18]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_resend|c[12]              ; debounce:Inst_debounce_resend|c[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; debounce:Inst_debounce_resend|c[5]               ; debounce:Inst_debounce_resend|c[5]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; debounce:Inst_debounce_resend|c[2]               ; debounce:Inst_debounce_resend|c[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; VGA:Inst_VGA|Hcnt[2]                             ; VGA:Inst_VGA|Hcnt[2]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; debounce:Inst_debounce_resend|c[19]              ; debounce:Inst_debounce_resend|c[19]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; debounce:Inst_debounce_resend|c[14]              ; debounce:Inst_debounce_resend|c[14]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; debounce:Inst_debounce_resend|c[10]              ; debounce:Inst_debounce_resend|c[10]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; debounce:Inst_debounce_resend|c[3]               ; debounce:Inst_debounce_resend|c[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; VGA:Inst_VGA|Hcnt[3]                             ; VGA:Inst_VGA|Hcnt[3]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; debounce:Inst_debounce_resend|c[16]              ; debounce:Inst_debounce_resend|c[16]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.913      ;
; 0.646 ; debounce:Inst_debounce_resend|c[8]               ; debounce:Inst_debounce_resend|c[8]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; debounce:Inst_debounce_resend|c[20]              ; debounce:Inst_debounce_resend|c[20]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; debounce:Inst_debounce_resend|c[4]               ; debounce:Inst_debounce_resend|c[4]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; debounce:Inst_debounce_resend|c[22]              ; debounce:Inst_debounce_resend|c[22]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; VGA:Inst_VGA|Vcnt[7]                             ; VGA:Inst_VGA|Vcnt[7]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.915      ;
; 0.654 ; VGA:Inst_VGA|Vcnt[6]                             ; VGA:Inst_VGA|Vcnt[6]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; VGA:Inst_VGA|Vcnt[1]                             ; VGA:Inst_VGA|Vcnt[1]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; VGA:Inst_VGA|Hcnt[6]                             ; VGA:Inst_VGA|Hcnt[6]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.921      ;
; 0.657 ; Address_Generator:Inst_Address_Generator|val[3]  ; Address_Generator:Inst_Address_Generator|val[3]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; Address_Generator:Inst_Address_Generator|val[5]  ; Address_Generator:Inst_Address_Generator|val[5]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; VGA:Inst_VGA|Hcnt[6]                             ; VGA:Inst_VGA|Hsync                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; debounce:Inst_debounce_resend|c[21]              ; debounce:Inst_debounce_resend|c[21]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; Address_Generator:Inst_Address_Generator|val[1]  ; Address_Generator:Inst_Address_Generator|val[1]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA:Inst_VGA|Vcnt[8]                             ; VGA:Inst_VGA|Vcnt[8]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; debounce:Inst_debounce_resend|c[6]               ; debounce:Inst_debounce_resend|c[6]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Address_Generator:Inst_Address_Generator|val[8]  ; Address_Generator:Inst_Address_Generator|val[8]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.926      ;
; 0.664 ; Address_Generator:Inst_Address_Generator|val[11] ; Address_Generator:Inst_Address_Generator|val[11]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; Address_Generator:Inst_Address_Generator|val[13] ; Address_Generator:Inst_Address_Generator|val[13]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.930      ;
; 0.665 ; VGA:Inst_VGA|Vcnt[5]                             ; VGA:Inst_VGA|Vcnt[5]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.932      ;
; 0.669 ; Address_Generator:Inst_Address_Generator|val[15] ; Address_Generator:Inst_Address_Generator|val[15]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; VGA:Inst_VGA|Vcnt[4]                             ; VGA:Inst_VGA|Vcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; VGA:Inst_VGA|Hcnt[4]                             ; VGA:Inst_VGA|Hcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; debounce:Inst_debounce_resend|c[0]               ; debounce:Inst_debounce_resend|c[0]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; Address_Generator:Inst_Address_Generator|val[12] ; Address_Generator:Inst_Address_Generator|val[12]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; Address_Generator:Inst_Address_Generator|val[10] ; Address_Generator:Inst_Address_Generator|val[10]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; VGA:Inst_VGA|Hcnt[0]                             ; VGA:Inst_VGA|Hcnt[0]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.936      ;
; 0.685 ; VGA:Inst_VGA|Hcnt[7]                             ; VGA:Inst_VGA|Hcnt[7]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.951      ;
; 0.686 ; Address_Generator:Inst_Address_Generator|val[0]  ; Address_Generator:Inst_Address_Generator|val[0]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.951      ;
; 0.731 ; VGA:Inst_VGA|Hcnt[4]                             ; VGA:Inst_VGA|Hsync                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.997      ;
; 0.788 ; VGA:Inst_VGA|Hcnt[5]                             ; VGA:Inst_VGA|activeArea                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.055      ;
; 0.815 ; Address_Generator:Inst_Address_Generator|val[9]  ; Address_Generator:Inst_Address_Generator|val[9]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.080      ;
; 0.835 ; Address_Generator:Inst_Address_Generator|val[16] ; Address_Generator:Inst_Address_Generator|val[16]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.100      ;
; 0.840 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.483      ; 5.545      ;
; 0.851 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.487      ; 5.560      ;
; 0.869 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.486      ; 5.577      ;
; 0.871 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.498      ; 5.591      ;
; 0.872 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a102~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.487      ; 5.581      ;
; 0.881 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.487      ; 5.590      ;
; 0.883 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.512      ; 5.617      ;
; 0.909 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.454      ; 5.585      ;
; 0.915 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.438      ; 5.575      ;
; 0.915 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~porta_address_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.446      ; 5.583      ;
; 0.915 ; VGA:Inst_VGA|Vcnt[9]                             ; VGA:Inst_VGA|Vcnt[9]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.182      ;
; 0.918 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.487      ; 5.627      ;
; 0.925 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.473      ; 5.620      ;
; 0.929 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.473      ; 5.624      ;
; 0.931 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.498      ; 5.651      ;
; 0.934 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a27~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.472      ; 5.628      ;
; 0.937 ; Address_Generator:Inst_Address_Generator|val[5]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.498      ; 5.657      ;
; 0.947 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.527      ; 5.696      ;
; 0.947 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.507      ; 5.676      ;
; 0.953 ; debounce:Inst_debounce_resend|c[11]              ; debounce:Inst_debounce_resend|c[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 1.224      ;
; 0.955 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a87~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.466      ; 5.643      ;
; 0.956 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.511      ; 5.689      ;
; 0.958 ; debounce:Inst_debounce_resend|c[15]              ; debounce:Inst_debounce_resend|c[16]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; Address_Generator:Inst_Address_Generator|val[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.487      ; 5.667      ;
; 0.959 ; debounce:Inst_debounce_resend|c[17]              ; debounce:Inst_debounce_resend|c[18]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; debounce:Inst_debounce_resend|c[13]              ; debounce:Inst_debounce_resend|c[14]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; debounce:Inst_debounce_resend|c[9]               ; debounce:Inst_debounce_resend|c[10]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.225      ;
; 0.959 ; debounce:Inst_debounce_resend|c[7]               ; debounce:Inst_debounce_resend|c[8]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; debounce:Inst_debounce_resend|c[1]               ; debounce:Inst_debounce_resend|c[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; VGA:Inst_VGA|Hcnt[1]                             ; VGA:Inst_VGA|Hcnt[2]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; debounce:Inst_debounce_resend|c[5]               ; debounce:Inst_debounce_resend|c[6]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; debounce:Inst_debounce_resend|c[19]              ; debounce:Inst_debounce_resend|c[20]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.229      ;
; 0.962 ; debounce:Inst_debounce_resend|c[3]               ; debounce:Inst_debounce_resend|c[4]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.228      ;
; 0.962 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a72~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.506      ; 5.690      ;
; 0.962 ; VGA:Inst_VGA|Hcnt[3]                             ; VGA:Inst_VGA|Hcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.228      ;
; 0.965 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.476      ; 5.663      ;
; 0.966 ; VGA:Inst_VGA|Vcnt[7]                             ; VGA:Inst_VGA|Vcnt[8]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.233      ;
; 0.966 ; VGA:Inst_VGA|Hcnt[5]                             ; VGA:Inst_VGA|Hsync                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 1.229      ;
; 0.967 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a101~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.483      ; 5.672      ;
; 0.970 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a60~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.505      ; 5.697      ;
; 0.971 ; debounce:Inst_debounce_resend|c[12]              ; debounce:Inst_debounce_resend|c[13]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; debounce:Inst_debounce_resend|c[18]              ; debounce:Inst_debounce_resend|c[19]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; debounce:Inst_debounce_resend|c[2]               ; debounce:Inst_debounce_resend|c[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; VGA:Inst_VGA|Hcnt[2]                             ; VGA:Inst_VGA|Hcnt[3]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; debounce:Inst_debounce_resend|c[14]              ; debounce:Inst_debounce_resend|c[15]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; debounce:Inst_debounce_resend|c[10]              ; debounce:Inst_debounce_resend|c[11]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.238      ;
; 0.972 ; debounce:Inst_debounce_resend|c[10]              ; debounce:Inst_debounce_resend|c[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.085      ; 1.243      ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                             ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[2]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[15]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[14]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[13]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[12]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[11]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[10]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[9]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[8]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[7]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[6]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[5]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[4]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.788 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[3]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.059      ; 6.037      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[0]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 5.994      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.916 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.990      ;
; 3.917 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.992      ;
; 3.917 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.992      ;
; 3.917 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 5.992      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|done_reg                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.989      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.977      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[0]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[1]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[13]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.981      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.981      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg0_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 5.981      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[2]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[3]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[3]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[4]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[4]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[5]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[5]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[6]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[6]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[7]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[7]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[8]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[8]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[9]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[9]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[10]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[11]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[12]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[13]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[11]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[12]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 5.977      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[14]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[14]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[15]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[15]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[16]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[16]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[17]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[17]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[18]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[18]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[19]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[19]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[20]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[20]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[21]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 5.970      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[21]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[22]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[23]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[24]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[25]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[26]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[27]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 5.971      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[2]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[1]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.985      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[0]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 5.986      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.989      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.989      ;
; 3.918 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[4]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.989      ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                               ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 18.831 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 6.102      ;
; 18.831 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 6.102      ;
; 18.831 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 6.102      ;
; 18.831 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 6.102      ;
; 18.831 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 6.102      ;
; 19.247 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 5.692      ;
; 19.247 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 5.692      ;
; 19.247 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 5.692      ;
; 19.247 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 5.692      ;
; 19.247 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 5.692      ;
; 19.337 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.570      ;
; 19.337 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.570      ;
; 19.337 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.570      ;
; 19.337 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.570      ;
; 19.337 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.570      ;
; 19.337 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.570      ;
; 19.337 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 5.570      ;
; 19.463 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.475      ;
; 19.463 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.475      ;
; 19.463 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.475      ;
; 19.463 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.475      ;
; 19.463 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.475      ;
; 19.500 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 5.420      ;
; 19.500 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 5.420      ;
; 19.500 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 5.420      ;
; 19.754 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.184      ;
; 19.754 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.184      ;
; 19.754 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.184      ;
; 19.754 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.184      ;
; 19.754 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 5.184      ;
; 19.803 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.096     ; 5.089      ;
; 19.916 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 5.010      ;
; 19.916 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 5.010      ;
; 19.916 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 5.010      ;
; 20.075 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 4.864      ;
; 20.075 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 4.864      ;
; 20.075 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 4.864      ;
; 20.075 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 4.864      ;
; 20.075 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.049     ; 4.864      ;
; 20.132 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.793      ;
; 20.132 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.793      ;
; 20.132 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.793      ;
; 20.264 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.617      ;
; 20.264 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.617      ;
; 20.264 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.617      ;
; 20.264 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.617      ;
; 20.264 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.617      ;
; 20.264 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.617      ;
; 20.264 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.617      ;
; 20.402 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.479      ;
; 20.402 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.479      ;
; 20.402 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.479      ;
; 20.402 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.479      ;
; 20.402 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.479      ;
; 20.402 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.479      ;
; 20.402 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.479      ;
; 20.423 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.502      ;
; 20.423 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.502      ;
; 20.423 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.502      ;
; 20.525 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[14]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.121     ; 4.342      ;
; 20.525 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[0]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.121     ; 4.342      ;
; 20.525 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[4]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.121     ; 4.342      ;
; 20.525 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[15]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.121     ; 4.342      ;
; 20.535 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.346      ;
; 20.535 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.346      ;
; 20.535 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.346      ;
; 20.535 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.346      ;
; 20.535 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.346      ;
; 20.535 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.346      ;
; 20.535 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.346      ;
; 20.539 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.342      ;
; 20.539 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.342      ;
; 20.539 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.342      ;
; 20.539 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.342      ;
; 20.539 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.342      ;
; 20.539 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.342      ;
; 20.539 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.342      ;
; 20.693 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.188      ;
; 20.693 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.188      ;
; 20.693 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.188      ;
; 20.693 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.188      ;
; 20.693 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.188      ;
; 20.693 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.188      ;
; 20.693 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 4.188      ;
; 20.744 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 4.182      ;
; 20.744 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 4.182      ;
; 20.744 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 4.182      ;
; 20.790 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 4.124      ;
; 20.928 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.074     ; 3.986      ;
; 20.998 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[8]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.145     ; 3.845      ;
; 20.998 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[6]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.145     ; 3.845      ;
; 20.998 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[9]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.145     ; 3.845      ;
; 21.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.855      ;
; 21.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.855      ;
; 21.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.855      ;
; 21.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.855      ;
; 21.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.855      ;
; 21.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.855      ;
; 21.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.855      ;
; 21.032 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 3.849      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.021 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[0]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.287      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[9]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[8]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[7]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[6]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[5]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[4]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[3]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[2]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.468 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[1]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.738      ;
; 1.481 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.763      ;
; 1.485 ; current_state.s_RESET                                                      ; \scale_counter:num[3]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.749      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[8]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[7]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.557 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.817      ;
; 1.657 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.925      ;
; 1.665 ; current_state.s_RESET                                                      ; \scale_counter:num[1]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.927      ;
; 1.665 ; current_state.s_RESET                                                      ; \scale_counter:num[2]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.927      ;
; 1.665 ; current_state.s_RESET                                                      ; \scale_counter:num[0]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.927      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[0]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.989      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[2]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[13]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[12]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[11]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[10]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[9]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[8]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[7]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[6]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[5]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[4]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[3]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.787 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[1]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.064      ;
; 1.842 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.110      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_DONE                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_RESET                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_buff_setup                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_setup_info_rdaddress                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_check_box_out_count                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_BOTTOM                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_LEFT                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_RIGHT                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 1.939 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_TOP                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.202      ;
; 2.070 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[3]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.342      ;
; 2.070 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.342      ;
; 2.070 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[2]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.342      ;
; 2.070 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.342      ;
; 2.070 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.342      ;
; 2.105 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.387      ;
; 2.105 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.387      ;
; 2.105 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.387      ;
; 2.105 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.387      ;
; 2.105 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.387      ;
; 2.105 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.387      ;
; 2.105 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.387      ;
; 2.178 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|iix2_regLoad_DONE                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.472      ;
; 2.178 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:iix2_reg_index_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.472      ;
; 2.178 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:iix2_reg_index_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 2.472      ;
; 2.266 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.569      ;
; 2.266 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.569      ;
; 2.266 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.569      ;
; 2.266 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.569      ;
; 2.302 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.584      ;
; 2.302 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.584      ;
; 2.302 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.584      ;
; 2.302 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.584      ;
; 2.302 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.584      ;
; 2.302 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.584      ;
; 2.302 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.584      ;
; 2.393 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[5]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.649      ;
; 2.393 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[1]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.649      ;
; 2.393 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[2]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.649      ;
; 2.393 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[3]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.649      ;
; 2.393 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[7]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.649      ;
; 2.394 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.697      ;
; 2.394 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.697      ;
; 2.394 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.697      ;
; 2.394 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 2.697      ;
; 2.468 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.743      ;
; 2.552 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.827      ;
; 2.654 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[7]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.929      ;
; 2.797 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[8]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.072      ;
; 2.817 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.092      ;
; 2.866 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.141      ;
; 2.916 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.205      ;
; 2.916 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.205      ;
; 2.916 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.205      ;
; 2.916 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.205      ;
; 2.916 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.205      ;
; 2.916 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.205      ;
; 2.916 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.205      ;
; 3.000 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 3.289      ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a1     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a2     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a3     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a4     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a5     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a6     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a7     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a8     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a9     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a10    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a11    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a12    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a13    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a14    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a15    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a16    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a17    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a18    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.434 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a19    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 2.023      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a37 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a38 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a39 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a40 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a41 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a42 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a43 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a44 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a45 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a46 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a47 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.480 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a48 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.369      ; 2.035      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a1  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a2  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a3  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a4  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a5  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a6  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a7  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a8  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a9  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a10 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a11 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a12 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a13 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a14 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a15 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a16 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a17 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a18 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a19 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a20 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a21 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a22 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a23 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a24 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a25 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a26 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a27 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a28 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a29 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a30 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a31 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a32 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a33 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a34 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 1.486 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a35 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 2.046      ;
; 2.050 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[0]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.308      ;
; 2.050 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[1]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.308      ;
; 2.050 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[2]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.308      ;
; 2.050 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[3]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.308      ;
; 2.050 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[5]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.308      ;
; 2.050 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[4]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.308      ;
; 2.545 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[0]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.803      ;
; 2.545 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[1]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.803      ;
; 2.545 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[2]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.803      ;
; 2.545 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[3]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.803      ;
; 2.545 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[5]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.803      ;
; 2.545 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[4]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.803      ;
; 4.931 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 5.645      ;
; 4.931 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.528      ; 5.645      ;
; 4.951 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 5.611      ;
; 4.951 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 5.611      ;
; 4.960 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 5.688      ;
; 4.960 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 5.688      ;
; 4.960 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 5.662      ;
; 4.961 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 5.658      ;
; 4.961 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.511      ; 5.658      ;
; 4.962 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 5.677      ;
; 4.962 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 5.616      ;
; 4.962 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.468      ; 5.616      ;
; 5.387 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 5.646      ;
; 5.387 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 5.646      ;
; 5.387 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_accum_reset                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 5.646      ;
; 5.388 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[10]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.648      ;
; 5.388 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[11]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.648      ;
; 5.388 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.648      ;
; 5.388 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[13]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 5.648      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                               ;
+------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
; 45.89 MHz  ; 45.89 MHz       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 116.89 MHz ; 116.89 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 118.41 MHz ; 118.41 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 126.21 MHz ; 126.21 MHz      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 278.24 MHz ; 250.0 MHz       ; ov7670_pclk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -2.594 ; -653.814      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.555  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.207  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 12.077 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 31.445 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; ov7670_pclk                                                      ; 0.075 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.337 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.354 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.354 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.354 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.391  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 19.408 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                     ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.929 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.297 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -3.000 ; -980.918      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.650  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.709  ; 0.000         ;
; clk_50                                                           ; 9.887  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 12.130 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.651 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.594 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.440      ; 6.064      ;
; -2.594 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.440      ; 6.064      ;
; -2.591 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.446      ; 6.067      ;
; -2.566 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.444      ; 6.040      ;
; -2.566 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.444      ; 6.040      ;
; -2.563 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.450      ; 6.043      ;
; -2.448 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.446      ; 5.924      ;
; -2.447 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.440      ; 5.917      ;
; -2.447 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.440      ; 5.917      ;
; -2.431 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.398      ; 5.859      ;
; -2.430 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.852      ;
; -2.430 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.852      ;
; -2.403 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.450      ; 5.883      ;
; -2.402 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.444      ; 5.876      ;
; -2.402 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.444      ; 5.876      ;
; -2.393 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.398      ; 5.821      ;
; -2.392 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.814      ;
; -2.392 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.814      ;
; -2.381 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.803      ;
; -2.381 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.803      ;
; -2.379 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.405      ; 5.814      ;
; -2.379 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.398      ; 5.807      ;
; -2.378 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.807      ;
; -2.378 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.807      ;
; -2.370 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.442      ; 5.842      ;
; -2.370 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.442      ; 5.842      ;
; -2.369 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.457      ; 5.856      ;
; -2.368 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.451      ; 5.849      ;
; -2.368 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.451      ; 5.849      ;
; -2.367 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.448      ; 5.845      ;
; -2.366 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.398      ; 5.794      ;
; -2.365 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.787      ;
; -2.365 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.392      ; 5.787      ;
; -2.365 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.453      ; 5.848      ;
; -2.364 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.841      ;
; -2.364 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.841      ;
; -2.348 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.446      ; 5.824      ;
; -2.347 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.440      ; 5.817      ;
; -2.347 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.440      ; 5.817      ;
; -2.346 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.443      ; 5.819      ;
; -2.346 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.490      ; 5.866      ;
; -2.345 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.437      ; 5.812      ;
; -2.345 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.437      ; 5.812      ;
; -2.345 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.859      ;
; -2.345 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.859      ;
; -2.344 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.453      ; 5.827      ;
; -2.343 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.820      ;
; -2.343 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.820      ;
; -2.341 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.405      ; 5.776      ;
; -2.340 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.769      ;
; -2.340 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.769      ;
; -2.337 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.470      ; 5.837      ;
; -2.336 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.464      ; 5.830      ;
; -2.336 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.464      ; 5.830      ;
; -2.333 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.478      ; 5.841      ;
; -2.332 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.472      ; 5.834      ;
; -2.332 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.472      ; 5.834      ;
; -2.327 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.453      ; 5.810      ;
; -2.327 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.405      ; 5.762      ;
; -2.326 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.803      ;
; -2.326 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.803      ;
; -2.326 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.755      ;
; -2.326 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.755      ;
; -2.323 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.800      ;
; -2.323 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.800      ;
; -2.320 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.453      ; 5.803      ;
; -2.314 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.405      ; 5.749      ;
; -2.313 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.742      ;
; -2.313 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.399      ; 5.742      ;
; -2.308 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.443      ; 5.781      ;
; -2.307 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.437      ; 5.774      ;
; -2.307 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.437      ; 5.774      ;
; -2.307 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.490      ; 5.827      ;
; -2.306 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.820      ;
; -2.306 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.820      ;
; -2.303 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.450      ; 5.783      ;
; -2.302 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.444      ; 5.776      ;
; -2.302 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.444      ; 5.776      ;
; -2.302 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.437      ; 5.769      ;
; -2.302 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.437      ; 5.769      ;
; -2.300 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.453      ; 5.783      ;
; -2.299 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.776      ;
; -2.299 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.447      ; 5.776      ;
; -2.299 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.467      ; 5.796      ;
; -2.299 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.443      ; 5.772      ;
; -2.298 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.812      ;
; -2.298 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.490      ; 5.818      ;
; -2.298 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.812      ;
; -2.298 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.461      ; 5.789      ;
; -2.298 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.461      ; 5.789      ;
; -2.298 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.470      ; 5.798      ;
; -2.297 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.464      ; 5.791      ;
; -2.297 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.464      ; 5.791      ;
; -2.289 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.470      ; 5.789      ;
; -2.288 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.464      ; 5.782      ;
; -2.288 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a7~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.464      ; 5.782      ;
; -2.288 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.490      ; 5.808      ;
; -2.287 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.801      ;
; -2.287 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.484      ; 5.801      ;
; -2.286 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 2.405      ; 5.721      ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.555 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.407     ; 6.027      ;
; 1.560 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.438     ; 5.991      ;
; 1.671 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a45~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.426     ; 5.892      ;
; 1.678 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.398     ; 5.913      ;
; 1.687 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.389     ; 5.913      ;
; 1.717 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.393     ; 5.879      ;
; 1.721 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.413     ; 5.855      ;
; 1.732 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.420     ; 5.837      ;
; 1.745 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.367     ; 5.877      ;
; 1.783 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.414     ; 5.792      ;
; 1.787 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.414     ; 5.788      ;
; 1.791 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.441     ; 5.757      ;
; 1.801 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.364     ; 5.824      ;
; 1.843 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a5~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.354     ; 5.792      ;
; 1.856 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.370     ; 5.763      ;
; 1.885 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.347     ; 5.757      ;
; 1.891 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.394     ; 5.704      ;
; 1.907 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.415     ; 5.667      ;
; 1.912 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.359     ; 5.718      ;
; 1.918 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.378     ; 5.693      ;
; 1.931 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.335     ; 5.723      ;
; 1.934 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.401     ; 5.654      ;
; 1.948 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a39~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.425     ; 5.616      ;
; 1.983 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a1~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.398     ; 5.608      ;
; 2.006 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.401     ; 5.582      ;
; 2.007 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.392     ; 5.590      ;
; 2.028 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.437     ; 5.524      ;
; 2.029 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.409     ; 5.551      ;
; 2.090 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a6~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.352     ; 5.547      ;
; 2.143 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a25~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.391     ; 5.455      ;
; 2.149 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.358     ; 5.482      ;
; 2.157 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.380     ; 5.452      ;
; 2.158 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.341     ; 5.490      ;
; 2.165 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a38~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.381     ; 5.443      ;
; 2.167 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.420     ; 5.402      ;
; 2.177 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.379     ; 5.433      ;
; 2.179 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.414     ; 5.396      ;
; 2.191 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.420     ; 5.378      ;
; 2.192 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a28~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.429     ; 5.368      ;
; 2.209 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a22~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.440     ; 5.340      ;
; 2.216 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a48~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.412     ; 5.361      ;
; 2.218 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a62~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.379     ; 5.392      ;
; 2.239 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a75~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.429     ; 5.321      ;
; 2.277 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a60~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.413     ; 5.299      ;
; 2.283 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.392     ; 5.314      ;
; 2.295 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.391     ; 5.303      ;
; 2.295 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a49~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.399     ; 5.295      ;
; 2.297 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a42~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.397     ; 5.295      ;
; 2.303 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.425     ; 5.261      ;
; 2.305 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a104~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.388     ; 5.296      ;
; 2.357 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a50~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.385     ; 5.247      ;
; 2.362 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a82~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.427     ; 5.200      ;
; 2.364 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.404     ; 5.221      ;
; 2.370 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a64~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.412     ; 5.207      ;
; 2.379 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a16~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.434     ; 5.176      ;
; 2.401 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.393     ; 5.195      ;
; 2.432 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a57~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.387     ; 5.170      ;
; 2.435 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.358     ; 5.196      ;
; 2.436 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.456     ; 5.097      ;
; 2.443 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.357     ; 5.189      ;
; 2.454 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a40~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.424     ; 5.111      ;
; 2.455 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a74~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.348     ; 5.186      ;
; 2.457 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.406     ; 5.126      ;
; 2.458 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.366     ; 5.165      ;
; 2.471 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a87~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.412     ; 5.106      ;
; 2.472 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.419     ; 5.098      ;
; 2.473 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a59~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.393     ; 5.123      ;
; 2.477 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a95~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.407     ; 5.105      ;
; 2.478 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.396     ; 5.115      ;
; 2.485 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a30~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.400     ; 5.104      ;
; 2.488 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.418     ; 5.083      ;
; 2.488 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a15~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.433     ; 5.068      ;
; 2.504 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a102~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.368     ; 5.117      ;
; 2.508 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a13~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.386     ; 5.095      ;
; 2.515 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a90~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.406     ; 5.068      ;
; 2.518 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a86~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.373     ; 5.098      ;
; 2.542 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a72~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.417     ; 5.030      ;
; 2.543 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a101~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.385     ; 5.061      ;
; 2.548 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a52~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.396     ; 5.045      ;
; 2.551 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a116~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.394     ; 5.044      ;
; 2.561 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a98~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.401     ; 5.027      ;
; 2.577 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.420     ; 4.992      ;
; 2.582 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a26~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.390     ; 5.017      ;
; 2.586 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a51~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.390     ; 5.013      ;
; 2.595 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a54~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.401     ; 4.993      ;
; 2.596 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.423     ; 4.970      ;
; 2.615 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a21~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.412     ; 4.962      ;
; 2.631 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a112~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.413     ; 4.945      ;
; 2.633 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a18~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.389     ; 4.967      ;
; 2.637 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a2~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.395     ; 4.957      ;
; 2.654 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.395     ; 4.940      ;
; 2.674 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a116~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.367     ; 4.948      ;
; 2.689 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a53~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.352     ; 4.948      ;
; 2.691 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a63~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.399     ; 4.899      ;
; 2.695 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a114~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.382     ; 4.912      ;
; 2.720 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.419     ; 4.850      ;
; 2.738 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a9~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.418     ; 4.833      ;
; 2.755 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.408     ; 4.826      ;
; 2.758 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a112~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.357     ; 4.874      ;
; 2.760 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a110~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.416     ; 4.813      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                           ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 3.207 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.769     ;
; 3.289 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.687     ;
; 3.304 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.652     ;
; 3.323 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.653     ;
; 3.332 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 21.629     ;
; 3.386 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.570     ;
; 3.395 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 21.579     ;
; 3.405 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.571     ;
; 3.414 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 21.547     ;
; 3.420 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.536     ;
; 3.428 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 21.497     ;
; 3.435 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.528     ;
; 3.439 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.537     ;
; 3.441 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.531     ;
; 3.448 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 21.513     ;
; 3.462 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.510     ;
; 3.474 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.018     ; 21.497     ;
; 3.477 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 21.497     ;
; 3.502 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.454     ;
; 3.510 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 21.415     ;
; 3.511 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 21.463     ;
; 3.517 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.446     ;
; 3.521 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.455     ;
; 3.523 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.449     ;
; 3.530 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 21.431     ;
; 3.535 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 21.429     ;
; 3.536 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.420     ;
; 3.544 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 21.381     ;
; 3.544 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.428     ;
; 3.551 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.412     ;
; 3.555 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.421     ;
; 3.556 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.018     ; 21.415     ;
; 3.557 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.415     ;
; 3.564 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 21.397     ;
; 3.574 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 21.385     ;
; 3.575 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.012     ; 21.402     ;
; 3.578 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.394     ;
; 3.590 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.018     ; 21.381     ;
; 3.592 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 21.334     ;
; 3.593 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 21.381     ;
; 3.617 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 21.347     ;
; 3.618 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.338     ;
; 3.622 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 21.311     ;
; 3.622 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a13~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 21.289     ;
; 3.626 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 21.299     ;
; 3.627 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 21.347     ;
; 3.633 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.330     ;
; 3.637 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.339     ;
; 3.639 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.333     ;
; 3.646 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 21.315     ;
; 3.651 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.312     ;
; 3.651 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 21.313     ;
; 3.652 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.304     ;
; 3.656 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 21.303     ;
; 3.657 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.012     ; 21.320     ;
; 3.660 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 21.265     ;
; 3.660 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.312     ;
; 3.661 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.024     ; 21.304     ;
; 3.667 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.296     ;
; 3.671 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.305     ;
; 3.672 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.018     ; 21.299     ;
; 3.673 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a9~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 21.289     ;
; 3.673 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.299     ;
; 3.674 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 21.265     ;
; 3.674 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 21.252     ;
; 3.676 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a5~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 21.248     ;
; 3.676 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 21.214     ;
; 3.680 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.028     ; 21.281     ;
; 3.682 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a7~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.022     ; 21.285     ;
; 3.687 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.053     ; 21.249     ;
; 3.690 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.030     ; 21.269     ;
; 3.690 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a13~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.019     ; 21.280     ;
; 3.691 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.012     ; 21.286     ;
; 3.694 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow7|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 21.278     ;
; 3.695 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 21.223     ;
; 3.697 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[10]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.457     ; 20.835     ;
; 3.699 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a9~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 21.225     ;
; 3.704 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 21.229     ;
; 3.704 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a13~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 21.207     ;
; 3.706 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.018     ; 21.265     ;
; 3.707 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 21.220     ;
; 3.708 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 21.218     ;
; 3.709 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 21.265     ;
; 3.720 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 21.175     ;
; 3.722 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.099     ; 21.168     ;
; 3.724 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a7~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.060     ; 21.205     ;
; 3.731 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[9]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.457     ; 20.801     ;
; 3.733 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.230     ;
; 3.733 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a4~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 21.231     ;
; 3.734 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 21.222     ;
; 3.735 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 21.184     ;
; 3.738 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.056     ; 21.195     ;
; 3.738 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a13~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 21.173     ;
; 3.741 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 21.177     ;
; 3.742 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 21.183     ;
; 3.743 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 21.231     ;
; 3.743 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.024     ; 21.222     ;
; 3.749 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.026     ; 21.214     ;
; 3.753 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.013     ; 21.223     ;
; 3.755 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a9~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 21.207     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.077 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.529      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.089 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.391     ; 7.519      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.122 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.393     ; 7.484      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.140 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.394     ; 7.465      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.560 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.390     ; 7.049      ;
; 12.869 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 6.742      ;
; 12.870 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 6.741      ;
; 12.870 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 6.741      ;
; 12.875 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 6.736      ;
; 12.876 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 6.735      ;
; 12.876 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 6.735      ;
; 12.877 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.388     ; 6.734      ;
; 13.108 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.387     ; 6.504      ;
; 13.117 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.387     ; 6.495      ;
; 13.741 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.387     ; 5.871      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.655 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.268      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.667 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.258      ;
; 15.700 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.223      ;
; 15.700 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.223      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 31.445 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 12.270     ;
; 31.445 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 12.270     ;
; 31.445 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.700      ; 12.275     ;
; 31.541 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 12.211     ;
; 31.541 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 12.211     ;
; 31.541 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.737      ; 12.216     ;
; 31.795 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 11.921     ;
; 31.795 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 11.921     ;
; 31.841 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 11.896     ;
; 31.841 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 11.896     ;
; 32.029 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 11.686     ;
; 32.029 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 11.686     ;
; 32.029 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.700      ; 11.691     ;
; 32.097 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 11.653     ;
; 32.097 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 11.653     ;
; 32.097 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.735      ; 11.658     ;
; 32.109 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.688      ; 11.599     ;
; 32.109 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.688      ; 11.599     ;
; 32.109 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.693      ; 11.604     ;
; 32.125 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 11.627     ;
; 32.125 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 11.627     ;
; 32.125 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.737      ; 11.632     ;
; 32.362 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 11.353     ;
; 32.362 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 11.353     ;
; 32.362 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.700      ; 11.358     ;
; 32.413 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.711      ; 11.318     ;
; 32.413 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.711      ; 11.318     ;
; 32.413 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.716      ; 11.323     ;
; 32.433 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 11.282     ;
; 32.433 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.695      ; 11.282     ;
; 32.433 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.700      ; 11.287     ;
; 32.458 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 11.294     ;
; 32.458 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 11.294     ;
; 32.458 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.737      ; 11.299     ;
; 32.488 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.748      ; 11.280     ;
; 32.488 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.748      ; 11.280     ;
; 32.488 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.753      ; 11.285     ;
; 32.515 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.741      ; 11.246     ;
; 32.515 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.741      ; 11.246     ;
; 32.529 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 11.223     ;
; 32.529 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 11.223     ;
; 32.529 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.737      ; 11.228     ;
; 32.547 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.701      ; 11.174     ;
; 32.547 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.701      ; 11.174     ;
; 32.547 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.706      ; 11.179     ;
; 32.602 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 11.114     ;
; 32.602 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 11.114     ;
; 32.636 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.683      ; 11.067     ;
; 32.642 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.689      ; 11.067     ;
; 32.648 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 11.089     ;
; 32.648 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 11.089     ;
; 32.681 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 11.069     ;
; 32.681 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 11.069     ;
; 32.681 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.735      ; 11.074     ;
; 32.719 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.734      ; 11.035     ;
; 32.719 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.734      ; 11.035     ;
; 32.730 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.756      ; 11.046     ;
; 32.730 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.756      ; 11.046     ;
; 32.730 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.761      ; 11.051     ;
; 32.780 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.738      ; 10.978     ;
; 32.801 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a91~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.744      ; 10.963     ;
; 32.810 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.754      ; 10.964     ;
; 32.810 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.754      ; 10.964     ;
; 32.810 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.759      ; 10.969     ;
; 32.889 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 10.848     ;
; 32.889 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 10.848     ;
; 32.913 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 10.803     ;
; 32.913 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 10.803     ;
; 32.916 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.688      ; 10.792     ;
; 32.916 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.688      ; 10.792     ;
; 32.916 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.693      ; 10.797     ;
; 32.929 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.682      ; 10.773     ;
; 32.959 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 10.778     ;
; 32.959 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 10.778     ;
; 32.977 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a104~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.712      ; 10.755     ;
; 32.985 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 10.731     ;
; 32.985 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.696      ; 10.731     ;
; 32.989 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.737      ; 10.768     ;
; 33.008 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.699      ; 10.711     ;
; 33.014 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 10.736     ;
; 33.014 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 10.736     ;
; 33.014 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.735      ; 10.741     ;
; 33.025 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.727      ; 10.722     ;
; 33.027 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.728      ; 10.721     ;
; 33.031 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 10.706     ;
; 33.031 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.717      ; 10.706     ;
; 33.046 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.723      ; 10.697     ;
; 33.056 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.692      ; 10.656     ;
; 33.056 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.733      ; 10.697     ;
; 33.066 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a5~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.707      ; 10.661     ;
; 33.085 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 10.665     ;
; 33.085 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.730      ; 10.665     ;
; 33.085 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.735      ; 10.670     ;
; 33.086 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.752      ; 10.686     ;
; 33.086 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.752      ; 10.686     ;
; 33.086 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.757      ; 10.691     ;
; 33.093 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_we_reg      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.738      ; 10.665     ;
; 33.098 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a6~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.720      ; 10.642     ;
; 33.165 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.727      ; 10.582     ;
; 33.165 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~porta_datain_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 3.732      ; 10.587     ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.799      ; 1.565      ;
; 0.187 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.907      ; 0.785      ;
; 0.205 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.907      ; 0.803      ;
; 0.206 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.907      ; 0.804      ;
; 0.209 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.907      ; 0.807      ;
; 0.222 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.880      ; 0.793      ;
; 0.225 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.880      ; 0.796      ;
; 0.246 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.880      ; 0.817      ;
; 0.246 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.880      ; 0.817      ;
; 0.329 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.854      ; 3.384      ;
; 0.332 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.848      ; 3.381      ;
; 0.332 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.848      ; 3.381      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[0]       ; ov7670_capture:Inst_ov7670_capture|line[0]                                                                                     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[1]       ; ov7670_capture:Inst_ov7670_capture|line[1]                                                                                     ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|busy          ; ov7670_capture:Inst_ov7670_capture|busy                                                                                        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.391 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0]                                                                                ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 1.005      ; 1.087      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|href_last[2]  ; ov7670_capture:Inst_ov7670_capture|href_last[2]                                                                                ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.849      ; 3.448      ;
; 0.401 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.843      ; 3.445      ;
; 0.401 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.843      ; 3.445      ;
; 0.423 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]    ; ov7670_capture:Inst_ov7670_capture|d_latch[8]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.639      ;
; 0.424 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.322      ; 2.947      ;
; 0.425 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.288      ; 2.914      ;
; 0.425 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]    ; ov7670_capture:Inst_ov7670_capture|d_latch[13]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.641      ;
; 0.426 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]    ; ov7670_capture:Inst_ov7670_capture|d_latch[14]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.642      ;
; 0.427 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.318      ; 2.946      ;
; 0.427 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.312      ; 2.940      ;
; 0.434 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.979      ; 1.104      ;
; 0.439 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_hold                                                                                   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.984      ; 1.114      ;
; 0.444 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]    ; ov7670_capture:Inst_ov7670_capture|d_latch[9]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.660      ;
; 0.444 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]    ; ov7670_capture:Inst_ov7670_capture|d_latch[15]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.660      ;
; 0.446 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; ov7670_capture:Inst_ov7670_capture|d_latch[10]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.662      ;
; 0.451 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.295      ; 2.947      ;
; 0.453 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.345      ; 2.999      ;
; 0.455 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.343      ; 2.999      ;
; 0.461 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.345      ; 3.007      ;
; 0.465 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.337      ; 3.003      ;
; 0.468 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.337      ; 3.006      ;
; 0.468 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.338      ; 3.007      ;
; 0.471 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.328      ; 3.000      ;
; 0.473 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[0]                                                                                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.681      ; 1.325      ;
; 0.475 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.330      ; 3.006      ;
; 0.483 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.343      ; 3.027      ;
; 0.484 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.270      ; 2.955      ;
; 0.491 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.252      ; 1.944      ;
; 0.492 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.295      ; 2.988      ;
; 0.494 ; ov7670_capture:Inst_ov7670_capture|d_latch[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.210      ; 1.905      ;
; 0.503 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.279      ; 2.983      ;
; 0.504 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.345      ; 3.050      ;
; 0.509 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.301      ; 3.011      ;
; 0.512 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.307      ; 3.020      ;
; 0.512 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.248      ; 1.961      ;
; 0.518 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.288      ; 3.007      ;
; 0.523 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.344      ; 3.068      ;
; 0.526 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a15~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.320      ; 3.047      ;
; 0.529 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.279      ; 3.009      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.343      ; 3.077      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|busy          ; ov7670_capture:Inst_ov7670_capture|latched_capture                                                                             ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.044      ; 1.748      ;
; 0.534 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.343      ; 3.078      ;
; 0.536 ; ov7670_capture:Inst_ov7670_capture|href_last[0]  ; ov7670_capture:Inst_ov7670_capture|href_last[1]                                                                                ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 0.754      ;
; 0.539 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.339      ; 3.079      ;
; 0.539 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.270      ; 3.010      ;
; 0.539 ; ov7670_capture:Inst_ov7670_capture|d_latch[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.210      ; 1.950      ;
; 0.540 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a1~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.322      ; 3.063      ;
; 0.541 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.872      ; 3.614      ;
; 0.541 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.338      ; 3.080      ;
; 0.543 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.320      ; 3.064      ;
; 0.543 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.310      ; 3.054      ;
; 0.544 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.866      ; 3.611      ;
; 0.544 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.866      ; 3.611      ;
; 0.545 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.345      ; 3.091      ;
; 0.551 ; ov7670_capture:Inst_ov7670_capture|address[16]   ; ov7670_capture:Inst_ov7670_capture|we_reg                                                                                      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.042      ; 0.764      ;
; 0.553 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.885      ; 3.639      ;
; 0.553 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.333      ; 3.087      ;
; 0.553 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.325      ; 3.079      ;
; 0.554 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.301      ; 3.056      ;
; 0.555 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.337      ; 3.093      ;
; 0.555 ; ov7670_capture:Inst_ov7670_capture|d_latch[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.194      ; 1.950      ;
; 0.555 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]    ; ov7670_capture:Inst_ov7670_capture|d_latch[12]                                                                                 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.771      ;
; 0.556 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.879      ; 3.636      ;
; 0.556 ; ov7670_capture:Inst_ov7670_capture|address[13]   ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.879      ; 3.636      ;
; 0.561 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.339      ; 3.101      ;
; 0.563 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.344      ; 3.108      ;
; 0.564 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.342      ; 3.107      ;
; 0.568 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.848      ; 3.617      ;
; 0.569 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 2.330      ; 3.100      ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.337 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][6]    ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][6]    ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][18]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][18]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][16]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][16]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][16]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][16]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][13]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][13]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][13]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][13]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][13]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][12]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][12]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][12]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][12]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][10]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][10]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][10]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][10]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][10]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][10]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][7]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][7]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][7]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][7]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][5]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][5]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[1][5]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[1][5]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][5]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][5]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][4]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][4]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][4]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][4]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][0]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][0]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][0]     ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][0]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow2|register_file2:ii_corner_reg|reg[2][14]    ; subwindow_top:subwin_top_inst|subwindow:subwindow2|register_file2:ii_corner_reg|reg[2][14]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][19]    ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][19]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][12]    ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][12]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][10]    ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][10]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][9]     ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][9]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[0][8]     ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[0][8]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][6]     ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][6]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][1]     ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][1]     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][19]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][19]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][16]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][16]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][16]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][16]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][15]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][15]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|current_state.s_RESET                                           ; subwindow_top:subwin_top_inst|current_state.s_RESET                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]                         ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][19]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][19]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][17]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][17]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][17]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][17]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][17]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][17]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][17]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][17]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][16]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][16]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][16]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][16]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][16]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][16]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][16]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][16]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][15]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[2][15]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][15]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][15]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][15]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][15]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][15]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][15]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][11]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[3][11]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][11]    ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[0][11]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]                 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]                 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]                 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]                 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|fail_reg[5]                                                     ; subwindow_top:subwin_top_inst|fail_reg[5]                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|fail_reg[1]                                                     ; subwindow_top:subwin_top_inst|fail_reg[1]                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|fail_reg[2]                                                     ; subwindow_top:subwin_top_inst|fail_reg[2]                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|fail_reg[3]                                                     ; subwindow_top:subwin_top_inst|fail_reg[3]                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|fail_reg[7]                                                     ; subwindow_top:subwin_top_inst|fail_reg[7]                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][16]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][16]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][15]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][15]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][15]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][15]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[0]                  ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[0]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0]                     ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0]                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwin_y_base_offset[4]                                                                       ; subwin_y_base_offset[4]                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwin_y_base_offset[0]                                                                       ; subwin_y_base_offset[0]                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwin_y_base_offset[1]                                                                       ; subwin_y_base_offset[1]                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwin_y_base_offset[2]                                                                       ; subwin_y_base_offset[2]                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwin_y_base_offset[3]                                                                       ; subwin_y_base_offset[3]                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwin_y_base_offset[5]                                                                       ; subwin_y_base_offset[5]                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][23]  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][23]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][23]  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][23]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][23]  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][23]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][23]  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][23]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][17]  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][17]  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][17]  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][3]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][0]   ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[2][18] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[2][18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[1][18] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[1][18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[0][18] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[0][18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[3][18] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[3][18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[3][17] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[3][17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[0][17] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[0][17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[1][17] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[1][17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[2][17] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[2][17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[1][15] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[1][15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[2][15] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[2][15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[3][15] ; subwindow_top:subwin_top_inst|subwindow:subwindow12|register_file2:iix2_corner_reg|reg[3][15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; ii_gen:ii_gen_inst|done_reg                                                                                         ; ii_gen:ii_gen_inst|done_reg                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ii_gen:ii_gen_inst|state.s_RESET                                                                                    ; ii_gen:ii_gen_inst|state.s_RESET                                                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ii_gen:ii_gen_inst|x[0]                                                                                             ; ii_gen:ii_gen_inst|x[0]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|y[0]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ii_gen:ii_gen_inst|state.s_DONE                                                                                     ; ii_gen:ii_gen_inst|state.s_DONE                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; ii_gen:ii_gen_inst|y[4]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.966      ;
; 0.366 ; ii_gen:ii_gen_inst|y[3]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.967      ;
; 0.377 ; ii_gen:ii_gen_inst|y[2]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.978      ;
; 0.380 ; ii_gen:ii_gen_inst|y[1]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.981      ;
; 0.400 ; ii_gen:ii_gen_inst|y[5]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.001      ;
; 0.532 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 1.133      ;
; 0.548 ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; ii_gen:ii_gen_inst|reg0_accum_reset                                                                                 ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; ii_gen:ii_gen_inst|state.s_latch_RAM_read                                                                           ; ii_gen:ii_gen_inst|state.s_latch_RAM_write                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.568 ; ii_gen:ii_gen_inst|ii_data_accum[13]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[13]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.812      ;
; 0.579 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.822      ;
; 0.579 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.822      ;
; 0.580 ; ii_gen:ii_gen_inst|iix2_data_accum[4]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[4]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; ii_gen:ii_gen_inst|iix2_data_accum[19]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[19]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.822      ;
; 0.580 ; ii_gen:ii_gen_inst|iix2_data_accum[21]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[21]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.822      ;
; 0.582 ; ii_gen:ii_gen_inst|iix2_data_accum[1]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[1]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; ii_gen:ii_gen_inst|iix2_data_accum[2]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[2]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; ii_gen:ii_gen_inst|ii_data_accum[3]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[3]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; ii_gen:ii_gen_inst|iix2_data_accum[11]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[11]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; ii_gen:ii_gen_inst|iix2_data_accum[6]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[6]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; ii_gen:ii_gen_inst|iix2_data_accum[17]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[17]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; ii_gen:ii_gen_inst|iix2_data_accum[3]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[3]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; ii_gen:ii_gen_inst|iix2_data_accum[20]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[20]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; ii_gen:ii_gen_inst|ii_data_accum[10]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[10]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; ii_gen:ii_gen_inst|x[2]                                                                                             ; ii_gen:ii_gen_inst|x[2]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.830      ;
; 0.592 ; ii_gen:ii_gen_inst|x[3]                                                                                             ; ii_gen:ii_gen_inst|x[3]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.835      ;
; 0.599 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.842      ;
; 0.604 ; ii_gen:ii_gen_inst|x[4]                                                                                             ; ii_gen:ii_gen_inst|x[4]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.847      ;
; 0.608 ; ii_gen:ii_gen_inst|y[3]                                                                                             ; ii_gen:ii_gen_inst|y[3]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; ii_gen:ii_gen_inst|x[0]                                                                                             ; ii_gen:ii_gen_inst|x[1]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; ii_gen:ii_gen_inst|y[2]                                                                                             ; ii_gen:ii_gen_inst|y[2]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.614 ; ii_gen:ii_gen_inst|x[5]                                                                                             ; ii_gen:ii_gen_inst|x[5]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.857      ;
; 0.621 ; ii_gen:ii_gen_inst|y[5]                                                                                             ; ii_gen:ii_gen_inst|y[5]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
; 0.623 ; ii_gen:ii_gen_inst|y[4]                                                                                             ; ii_gen:ii_gen_inst|y[4]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.625 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[12]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[15]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.871      ;
; 0.628 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|y[1]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.871      ;
; 0.629 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[13]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[14]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.873      ;
; 0.631 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[16]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.632 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[10]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.633 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[8]                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.634 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[7]                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.877      ;
; 0.637 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.244      ;
; 0.637 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 1.229      ;
; 0.639 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.640 ; ii_gen:ii_gen_inst|ii_wraddress[10]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 1.232      ;
; 0.643 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[1]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.886      ;
; 0.645 ; ii_gen:ii_gen_inst|ii_wraddress[9]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.236      ;
; 0.648 ; ii_gen:ii_gen_inst|ii_wraddress[5]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.239      ;
; 0.650 ; ii_gen:ii_gen_inst|ii_wraddress[7]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.241      ;
; 0.653 ; ii_gen:ii_gen_inst|ii_wraddress[6]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.244      ;
; 0.660 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                         ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.267      ;
; 0.662 ; ii_gen:ii_gen_inst|ii_wraddress[11]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.253      ;
; 0.666 ; ii_gen:ii_gen_inst|ii_wraddress[8]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.257      ;
; 0.670 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 1.273      ;
; 0.671 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                         ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 1.274      ;
; 0.676 ; ii_gen:ii_gen_inst|ii_wraddress[2]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 1.268      ;
; 0.679 ; ii_gen:ii_gen_inst|ii_wraddress[3]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.391      ; 1.271      ;
; 0.699 ; ii_gen:ii_gen_inst|ii_wraddress[4]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.290      ;
; 0.700 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 1.307      ;
; 0.706 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_datain_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.772      ; 3.679      ;
; 0.709 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.766      ; 3.676      ;
; 0.709 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.766      ; 3.676      ;
; 0.735 ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.982      ;
; 0.737 ; ii_gen:ii_gen_inst|iix2_data_accum[5]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[5]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.741 ; ii_gen:ii_gen_inst|ii_data_accum[11]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[11]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.985      ;
; 0.743 ; ii_gen:ii_gen_inst|iix2_data_accum[9]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[9]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.985      ;
; 0.744 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.791      ; 3.736      ;
; 0.744 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.792      ; 3.737      ;
; 0.744 ; ii_gen:ii_gen_inst|ii_data_accum[1]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[1]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.745 ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data[0]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.992      ;
; 0.745 ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data_square[0]                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.992      ;
; 0.745 ; ii_gen:ii_gen_inst|ii_data_accum[7]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[7]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.989      ;
; 0.746 ; ii_gen:ii_gen_inst|ii_data_accum[6]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[6]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.990      ;
; 0.753 ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data[7]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.000      ;
; 0.760 ; ii_gen:ii_gen_inst|reg1_grey_data[3]~_Duplicate_2                                                                   ; ii_gen:ii_gen_inst|reg2_grey_data[3]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.007      ;
; 0.764 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.779      ; 3.744      ;
; 0.765 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.745      ; 3.711      ;
; 0.767 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.775      ; 3.743      ;
; 0.767 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.769      ; 3.737      ;
; 0.768 ; ii_gen:ii_gen_inst|x[1]                                                                                             ; ii_gen:ii_gen_inst|x[1]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.011      ;
; 0.769 ; ii_gen:ii_gen_inst|image_rdaddress_s[4]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.785      ; 3.755      ;
; 0.774 ; ii_gen:ii_gen_inst|x[4]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.402      ; 1.377      ;
; 0.775 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_datain_reg0                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.767      ; 3.743      ;
; 0.775 ; ii_gen:ii_gen_inst|ii_data_accum[4]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[4]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.019      ;
; 0.776 ; ii_gen:ii_gen_inst|ii_data_accum[8]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[8]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.020      ;
; 0.776 ; ii_gen:ii_gen_inst|ii_data_accum[12]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[12]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.020      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.608      ;
; 0.368 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 0.957      ;
; 0.383 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 0.972      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 0.985      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.427 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 1.016      ;
; 0.448 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.691      ;
; 0.507 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.749      ;
; 0.507 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.752      ;
; 0.510 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.753      ;
; 0.511 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.753      ;
; 0.517 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.759      ;
; 0.542 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.785      ;
; 0.542 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 1.131      ;
; 0.546 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 1.135      ;
; 0.553 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.794      ;
; 0.582 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.828      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.832      ;
; 0.592 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.836      ;
; 0.596 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.838      ;
; 0.599 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.841      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.847      ;
; 0.607 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.849      ;
; 0.621 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.863      ;
; 0.630 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.872      ;
; 0.749 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.992      ;
; 0.769 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.013      ;
; 0.780 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.023      ;
; 0.787 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.027      ;
; 0.818 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 1.407      ;
; 0.840 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 1.429      ;
; 0.887 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.129      ;
; 0.890 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.132      ;
; 0.892 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.134      ;
; 0.894 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.136      ;
; 0.895 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.137      ;
; 0.901 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.143      ;
; 0.905 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.147      ;
; 0.906 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.148      ;
; 0.940 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.181      ;
; 0.941 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.182      ;
; 0.942 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.183      ;
; 0.949 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.190      ;
; 0.949 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.190      ;
; 0.950 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.191      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; VGA:Inst_VGA|activeArea                          ; VGA:Inst_VGA|activeArea                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.585 ; debounce:Inst_debounce_resend|c[9]               ; debounce:Inst_debounce_resend|c[9]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; debounce:Inst_debounce_resend|c[11]              ; debounce:Inst_debounce_resend|c[11]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; debounce:Inst_debounce_resend|c[7]               ; debounce:Inst_debounce_resend|c[7]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; VGA:Inst_VGA|Hcnt[1]                             ; VGA:Inst_VGA|Hcnt[1]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; debounce:Inst_debounce_resend|c[15]              ; debounce:Inst_debounce_resend|c[15]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; debounce:Inst_debounce_resend|c[1]               ; debounce:Inst_debounce_resend|c[1]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; debounce:Inst_debounce_resend|c[17]              ; debounce:Inst_debounce_resend|c[17]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; debounce:Inst_debounce_resend|c[13]              ; debounce:Inst_debounce_resend|c[13]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; VGA:Inst_VGA|Hcnt[2]                             ; VGA:Inst_VGA|Hcnt[2]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; debounce:Inst_debounce_resend|c[18]              ; debounce:Inst_debounce_resend|c[18]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; debounce:Inst_debounce_resend|c[2]               ; debounce:Inst_debounce_resend|c[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; debounce:Inst_debounce_resend|c[23]              ; debounce:Inst_debounce_resend|c[23]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_resend|c[12]              ; debounce:Inst_debounce_resend|c[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_resend|c[10]              ; debounce:Inst_debounce_resend|c[10]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_resend|c[5]               ; debounce:Inst_debounce_resend|c[5]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; debounce:Inst_debounce_resend|c[3]               ; debounce:Inst_debounce_resend|c[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; VGA:Inst_VGA|Hcnt[3]                             ; VGA:Inst_VGA|Hcnt[3]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; debounce:Inst_debounce_resend|c[19]              ; debounce:Inst_debounce_resend|c[19]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; debounce:Inst_debounce_resend|c[14]              ; debounce:Inst_debounce_resend|c[14]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; debounce:Inst_debounce_resend|c[8]               ; debounce:Inst_debounce_resend|c[8]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; debounce:Inst_debounce_resend|c[16]              ; debounce:Inst_debounce_resend|c[16]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; debounce:Inst_debounce_resend|c[4]               ; debounce:Inst_debounce_resend|c[4]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; VGA:Inst_VGA|Vcnt[7]                             ; VGA:Inst_VGA|Vcnt[7]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; debounce:Inst_debounce_resend|c[22]              ; debounce:Inst_debounce_resend|c[22]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; debounce:Inst_debounce_resend|c[20]              ; debounce:Inst_debounce_resend|c[20]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.836      ;
; 0.598 ; VGA:Inst_VGA|Vcnt[6]                             ; VGA:Inst_VGA|Vcnt[6]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; VGA:Inst_VGA|Hcnt[6]                             ; VGA:Inst_VGA|Hcnt[6]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; VGA:Inst_VGA|Vcnt[1]                             ; VGA:Inst_VGA|Vcnt[1]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; VGA:Inst_VGA|Hcnt[6]                             ; VGA:Inst_VGA|Hsync                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Address_Generator:Inst_Address_Generator|val[3]  ; Address_Generator:Inst_Address_Generator|val[3]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Address_Generator:Inst_Address_Generator|val[5]  ; Address_Generator:Inst_Address_Generator|val[5]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.842      ;
; 0.604 ; Address_Generator:Inst_Address_Generator|val[8]  ; Address_Generator:Inst_Address_Generator|val[8]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; debounce:Inst_debounce_resend|c[21]              ; debounce:Inst_debounce_resend|c[21]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; debounce:Inst_debounce_resend|c[6]               ; debounce:Inst_debounce_resend|c[6]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; Address_Generator:Inst_Address_Generator|val[1]  ; Address_Generator:Inst_Address_Generator|val[1]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA:Inst_VGA|Vcnt[8]                             ; VGA:Inst_VGA|Vcnt[8]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Address_Generator:Inst_Address_Generator|val[11] ; Address_Generator:Inst_Address_Generator|val[11]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; Address_Generator:Inst_Address_Generator|val[13] ; Address_Generator:Inst_Address_Generator|val[13]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; VGA:Inst_VGA|Vcnt[5]                             ; VGA:Inst_VGA|Vcnt[5]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.852      ;
; 0.611 ; Address_Generator:Inst_Address_Generator|val[10] ; Address_Generator:Inst_Address_Generator|val[10]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; VGA:Inst_VGA|Hcnt[4]                             ; VGA:Inst_VGA|Hcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; Address_Generator:Inst_Address_Generator|val[12] ; Address_Generator:Inst_Address_Generator|val[12]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.854      ;
; 0.612 ; Address_Generator:Inst_Address_Generator|val[15] ; Address_Generator:Inst_Address_Generator|val[15]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.854      ;
; 0.612 ; VGA:Inst_VGA|Vcnt[4]                             ; VGA:Inst_VGA|Vcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.855      ;
; 0.612 ; VGA:Inst_VGA|Hcnt[0]                             ; VGA:Inst_VGA|Hcnt[0]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.855      ;
; 0.613 ; debounce:Inst_debounce_resend|c[0]               ; debounce:Inst_debounce_resend|c[0]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.855      ;
; 0.624 ; VGA:Inst_VGA|Hcnt[7]                             ; VGA:Inst_VGA|Hcnt[7]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.867      ;
; 0.628 ; Address_Generator:Inst_Address_Generator|val[0]  ; Address_Generator:Inst_Address_Generator|val[0]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.869      ;
; 0.675 ; VGA:Inst_VGA|Hcnt[4]                             ; VGA:Inst_VGA|Hsync                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.918      ;
; 0.712 ; VGA:Inst_VGA|Hcnt[5]                             ; VGA:Inst_VGA|activeArea                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.955      ;
; 0.727 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.061      ; 4.989      ;
; 0.754 ; Address_Generator:Inst_Address_Generator|val[16] ; Address_Generator:Inst_Address_Generator|val[16]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.996      ;
; 0.757 ; Address_Generator:Inst_Address_Generator|val[9]  ; Address_Generator:Inst_Address_Generator|val[9]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.999      ;
; 0.763 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.066      ; 5.030      ;
; 0.786 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.031      ; 5.018      ;
; 0.795 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~porta_address_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.022      ; 5.018      ;
; 0.796 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.066      ; 5.063      ;
; 0.797 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.013      ; 5.011      ;
; 0.805 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.050      ; 5.056      ;
; 0.832 ; Address_Generator:Inst_Address_Generator|val[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.066      ; 5.099      ;
; 0.837 ; VGA:Inst_VGA|Vcnt[9]                             ; VGA:Inst_VGA|Vcnt[9]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.080      ;
; 0.842 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.065      ; 5.108      ;
; 0.851 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a101~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.060      ; 5.112      ;
; 0.852 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.075      ; 5.128      ;
; 0.853 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.054      ; 5.108      ;
; 0.855 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.062      ; 5.118      ;
; 0.857 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a22~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.065      ; 5.123      ;
; 0.862 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a102~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.064      ; 5.127      ;
; 0.865 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.031      ; 5.097      ;
; 0.867 ; debounce:Inst_debounce_resend|c[11]              ; debounce:Inst_debounce_resend|c[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.114      ;
; 0.871 ; debounce:Inst_debounce_resend|c[9]               ; debounce:Inst_debounce_resend|c[10]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.113      ;
; 0.872 ; debounce:Inst_debounce_resend|c[7]               ; debounce:Inst_debounce_resend|c[8]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.114      ;
; 0.872 ; VGA:Inst_VGA|Hcnt[1]                             ; VGA:Inst_VGA|Hcnt[2]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.115      ;
; 0.873 ; debounce:Inst_debounce_resend|c[1]               ; debounce:Inst_debounce_resend|c[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; debounce:Inst_debounce_resend|c[15]              ; debounce:Inst_debounce_resend|c[16]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.115      ;
; 0.874 ; debounce:Inst_debounce_resend|c[17]              ; debounce:Inst_debounce_resend|c[18]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.116      ;
; 0.875 ; debounce:Inst_debounce_resend|c[13]              ; debounce:Inst_debounce_resend|c[14]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a48~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.074      ; 5.151      ;
; 0.876 ; VGA:Inst_VGA|Hcnt[2]                             ; VGA:Inst_VGA|Hcnt[3]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; debounce:Inst_debounce_resend|c[3]               ; debounce:Inst_debounce_resend|c[4]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; debounce:Inst_debounce_resend|c[5]               ; debounce:Inst_debounce_resend|c[6]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; debounce:Inst_debounce_resend|c[2]               ; debounce:Inst_debounce_resend|c[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; debounce:Inst_debounce_resend|c[18]              ; debounce:Inst_debounce_resend|c[19]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.070      ; 5.148      ;
; 0.877 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 4.080      ; 5.158      ;
; 0.877 ; VGA:Inst_VGA|Hcnt[3]                             ; VGA:Inst_VGA|Hcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; debounce:Inst_debounce_resend|c[19]              ; debounce:Inst_debounce_resend|c[20]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; debounce:Inst_debounce_resend|c[10]              ; debounce:Inst_debounce_resend|c[11]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; debounce:Inst_debounce_resend|c[12]              ; debounce:Inst_debounce_resend|c[13]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; VGA:Inst_VGA|Vcnt[7]                             ; VGA:Inst_VGA|Vcnt[8]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; debounce:Inst_debounce_resend|c[8]               ; debounce:Inst_debounce_resend|c[9]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.121      ;
; 0.879 ; debounce:Inst_debounce_resend|c[14]              ; debounce:Inst_debounce_resend|c[15]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.121      ;
; 0.879 ; VGA:Inst_VGA|Hcnt[0]                             ; VGA:Inst_VGA|Hcnt[1]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; debounce:Inst_debounce_resend|c[0]               ; debounce:Inst_debounce_resend|c[1]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.122      ;
; 0.880 ; debounce:Inst_debounce_resend|c[16]              ; debounce:Inst_debounce_resend|c[17]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.122      ;
; 0.880 ; debounce:Inst_debounce_resend|c[4]               ; debounce:Inst_debounce_resend|c[5]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.122      ;
; 0.882 ; debounce:Inst_debounce_resend|c[22]              ; debounce:Inst_debounce_resend|c[23]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.124      ;
; 0.882 ; debounce:Inst_debounce_resend|c[20]              ; debounce:Inst_debounce_resend|c[21]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.124      ;
; 0.884 ; debounce:Inst_debounce_resend|c[10]              ; debounce:Inst_debounce_resend|c[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.076      ; 1.131      ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                             ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[2]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[15]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[14]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[13]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[12]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[11]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[10]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[9]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[8]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[7]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[6]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[5]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[4]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.391 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[3]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 5.425      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.416      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.416      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[0]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 5.415      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[3]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[4]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[5]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[6]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.411      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[7]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[8]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[9]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[10]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[10]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[11]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[11]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[12]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[12]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[13]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[13]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[14]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[15]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[16]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[17]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[18]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[19]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 5.405      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[2]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[1]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 5.410      ;
; 4.503 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 5.416      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|done_reg                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 5.413      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[0]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[1]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.403      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.403      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg0_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 5.403      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[2]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[3]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[4]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[5]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[6]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[7]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[8]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[9]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 5.410      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[0]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 5.399      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[0]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[1]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[2]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[3]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[4]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[5]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[6]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[7]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[8]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[9]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[10]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[11]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[12]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 5.400      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[14]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.394      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[15]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.394      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[16]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.394      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[17]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.394      ;
; 4.504 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[18]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 5.394      ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                               ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 19.408 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 5.534      ;
; 19.408 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 5.534      ;
; 19.408 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 5.534      ;
; 19.408 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 5.534      ;
; 19.408 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 5.534      ;
; 19.823 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.093      ;
; 19.823 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.093      ;
; 19.823 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.093      ;
; 19.823 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.093      ;
; 19.823 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.093      ;
; 19.823 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.093      ;
; 19.823 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 5.093      ;
; 19.841 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 5.106      ;
; 19.841 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 5.106      ;
; 19.841 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 5.106      ;
; 19.841 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 5.106      ;
; 19.841 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 5.106      ;
; 20.005 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 4.927      ;
; 20.005 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 4.927      ;
; 20.005 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.057     ; 4.927      ;
; 20.020 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.927      ;
; 20.020 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.927      ;
; 20.020 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.927      ;
; 20.020 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.927      ;
; 20.020 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.927      ;
; 20.274 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.630      ;
; 20.287 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.660      ;
; 20.287 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.660      ;
; 20.287 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.660      ;
; 20.287 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.660      ;
; 20.287 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.660      ;
; 20.438 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.499      ;
; 20.438 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.499      ;
; 20.438 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.499      ;
; 20.531 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.416      ;
; 20.531 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.416      ;
; 20.531 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.416      ;
; 20.531 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.416      ;
; 20.531 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 4.416      ;
; 20.632 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.305      ;
; 20.632 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.305      ;
; 20.632 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.305      ;
; 20.641 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.254      ;
; 20.641 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.254      ;
; 20.641 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.254      ;
; 20.641 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.254      ;
; 20.641 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.254      ;
; 20.641 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.254      ;
; 20.641 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.254      ;
; 20.758 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.137      ;
; 20.758 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.137      ;
; 20.758 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.137      ;
; 20.758 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.137      ;
; 20.758 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.137      ;
; 20.758 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.137      ;
; 20.758 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.137      ;
; 20.852 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[14]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 4.023      ;
; 20.852 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[0]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 4.023      ;
; 20.852 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[4]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 4.023      ;
; 20.852 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[15]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.114     ; 4.023      ;
; 20.884 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.011      ;
; 20.884 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.011      ;
; 20.884 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.011      ;
; 20.884 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.011      ;
; 20.884 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.011      ;
; 20.884 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.011      ;
; 20.884 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.011      ;
; 20.889 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.048      ;
; 20.889 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.048      ;
; 20.889 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 4.048      ;
; 20.899 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.996      ;
; 20.899 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.996      ;
; 20.899 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.996      ;
; 20.899 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.996      ;
; 20.899 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.996      ;
; 20.899 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.996      ;
; 20.899 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.996      ;
; 21.040 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.855      ;
; 21.040 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.855      ;
; 21.040 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.855      ;
; 21.040 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.855      ;
; 21.040 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.855      ;
; 21.040 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.855      ;
; 21.040 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.855      ;
; 21.148 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 3.777      ;
; 21.151 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 3.786      ;
; 21.151 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 3.786      ;
; 21.151 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 3.786      ;
; 21.251 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[8]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 3.603      ;
; 21.251 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[6]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 3.603      ;
; 21.251 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[9]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.135     ; 3.603      ;
; 21.265 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.064     ; 3.660      ;
; 21.334 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.561      ;
; 21.334 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.561      ;
; 21.334 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.561      ;
; 21.334 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.561      ;
; 21.334 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.561      ;
; 21.334 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.561      ;
; 21.334 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.561      ;
; 21.351 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 3.544      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.929 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[0]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.171      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[9]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[8]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[7]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[6]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[5]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[4]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[3]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[2]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.337 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[1]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.583      ;
; 1.345 ; current_state.s_RESET                                                      ; \scale_counter:num[3]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.586      ;
; 1.351 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.607      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[8]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[7]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.422 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.497 ; current_state.s_RESET                                                      ; \scale_counter:num[1]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.735      ;
; 1.497 ; current_state.s_RESET                                                      ; \scale_counter:num[2]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.735      ;
; 1.497 ; current_state.s_RESET                                                      ; \scale_counter:num[0]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.735      ;
; 1.506 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.751      ;
; 1.555 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[0]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.791      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[2]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[13]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[12]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[11]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[10]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[9]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[8]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[7]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[6]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[5]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[4]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[3]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.604 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[1]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.859      ;
; 1.678 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.923      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_DONE                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_RESET                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_buff_setup                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_setup_info_rdaddress                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_check_box_out_count                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_BOTTOM                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_LEFT                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_RIGHT                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.729 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_TOP                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.966      ;
; 1.877 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[3]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.122      ;
; 1.877 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.122      ;
; 1.877 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[2]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.122      ;
; 1.877 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.122      ;
; 1.877 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.122      ;
; 1.902 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.158      ;
; 1.902 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.158      ;
; 1.902 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.158      ;
; 1.902 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.158      ;
; 1.902 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.158      ;
; 1.902 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.158      ;
; 1.902 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.158      ;
; 1.995 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|iix2_regLoad_DONE                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.261      ;
; 1.995 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:iix2_reg_index_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.261      ;
; 1.995 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:iix2_reg_index_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.261      ;
; 2.091 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.368      ;
; 2.091 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.368      ;
; 2.091 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.368      ;
; 2.091 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.368      ;
; 2.126 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.382      ;
; 2.126 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.382      ;
; 2.126 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.382      ;
; 2.126 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.382      ;
; 2.126 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.382      ;
; 2.126 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.382      ;
; 2.126 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.382      ;
; 2.142 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[5]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.142 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[1]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.142 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[2]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.142 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[3]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.142 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[7]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.375      ;
; 2.160 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.437      ;
; 2.160 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.437      ;
; 2.160 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.437      ;
; 2.160 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.437      ;
; 2.253 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.506      ;
; 2.320 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.573      ;
; 2.391 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[7]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.644      ;
; 2.521 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[8]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.774      ;
; 2.538 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.791      ;
; 2.578 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.831      ;
; 2.649 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.913      ;
; 2.649 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.913      ;
; 2.649 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.913      ;
; 2.649 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.913      ;
; 2.649 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.913      ;
; 2.649 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.913      ;
; 2.649 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.913      ;
; 2.724 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.988      ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a1     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a2     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a3     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a4     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a5     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a6     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a7     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a8     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a9     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a10    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a11    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a12    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a13    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a14    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a15    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a16    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a17    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a18    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a19    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 1.824      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a37 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a38 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a39 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a40 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a41 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a42 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a43 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a44 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a45 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a46 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a47 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.343 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a48 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.324      ; 1.835      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a1  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a2  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a3  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a4  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a5  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a6  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a7  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a8  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a9  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a10 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a11 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a12 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a13 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a14 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a15 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a16 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a17 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a18 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a19 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a20 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a21 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a22 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a23 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a24 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a25 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a26 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a27 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a28 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a29 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a30 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a31 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a32 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a33 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a34 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.349 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a35 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.328      ; 1.845      ;
; 1.863 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[0]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.095      ;
; 1.863 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[1]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.095      ;
; 1.863 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[2]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.095      ;
; 1.863 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[3]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.095      ;
; 1.863 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[5]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.095      ;
; 1.863 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[4]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.095      ;
; 2.294 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[0]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.526      ;
; 2.294 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[1]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.526      ;
; 2.294 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[2]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.526      ;
; 2.294 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[3]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.526      ;
; 2.294 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[5]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.526      ;
; 2.294 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[4]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.526      ;
; 4.435 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 5.084      ;
; 4.435 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 5.084      ;
; 4.453 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 5.050      ;
; 4.453 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 5.050      ;
; 4.462 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 5.097      ;
; 4.462 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 5.097      ;
; 4.463 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.493      ; 5.127      ;
; 4.463 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.493      ; 5.127      ;
; 4.463 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.469      ; 5.103      ;
; 4.463 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 5.117      ;
; 4.463 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 5.053      ;
; 4.463 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 5.053      ;
; 4.855 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 5.084      ;
; 4.855 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add2_extend[0]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 5.095      ;
; 4.855 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[1]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 5.095      ;
; 4.855 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add3_extend[13]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 5.077      ;
; 4.855 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 5.095      ;
; 4.855 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 5.095      ;
; 4.855 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add2_extend[3]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 5.094      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -1.067 ; -228.095      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.420  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.297 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 15.910 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 35.160 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; ov7670_pclk                                                      ; 0.063 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.147 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.152 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.173 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.181 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                     ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 6.629  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 21.802 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                     ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.485 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.678 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; ov7670_pclk                                                      ; -3.000 ; -540.231      ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.714  ; 0.000         ;
; clk_50                                                           ; 9.574  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.753  ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 12.128 ; 0.000         ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.613 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.067 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.435      ;
; -1.067 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.435      ;
; -1.065 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.362      ; 3.436      ;
; -1.043 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.411      ;
; -1.043 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.411      ;
; -1.041 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.362      ; 3.412      ;
; -1.011 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.386      ;
; -1.011 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.386      ;
; -1.009 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.369      ; 3.387      ;
; -0.997 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.413      ; 3.419      ;
; -0.997 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.413      ; 3.419      ;
; -0.995 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.416      ; 3.420      ;
; -0.987 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.362      ;
; -0.987 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.362      ;
; -0.985 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.369      ; 3.363      ;
; -0.983 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.403      ; 3.395      ;
; -0.983 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.403      ; 3.395      ;
; -0.981 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.396      ;
; -0.973 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.413      ; 3.395      ;
; -0.973 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.413      ; 3.395      ;
; -0.971 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.416      ; 3.396      ;
; -0.965 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.380      ;
; -0.965 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.380      ;
; -0.963 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.409      ; 3.381      ;
; -0.959 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.403      ; 3.371      ;
; -0.959 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.403      ; 3.371      ;
; -0.957 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.372      ;
; -0.934 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.427      ; 3.370      ;
; -0.934 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.427      ; 3.370      ;
; -0.933 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.410      ; 3.352      ;
; -0.933 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.410      ; 3.352      ;
; -0.932 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a31~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.430      ; 3.371      ;
; -0.931 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.413      ; 3.353      ;
; -0.926 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.341      ;
; -0.926 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.409      ; 3.344      ;
; -0.926 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.341      ;
; -0.922 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.337      ;
; -0.920 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.372      ; 3.301      ;
; -0.902 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.378      ; 3.289      ;
; -0.902 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.378      ; 3.289      ;
; -0.900 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.410      ; 3.319      ;
; -0.900 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.381      ; 3.290      ;
; -0.898 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.408      ; 3.315      ;
; -0.895 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.410      ; 3.314      ;
; -0.895 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.413      ; 3.317      ;
; -0.895 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.410      ; 3.314      ;
; -0.884 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.252      ;
; -0.884 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.362      ; 3.255      ;
; -0.884 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.252      ;
; -0.883 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.406      ; 3.298      ;
; -0.881 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.249      ;
; -0.881 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.362      ; 3.252      ;
; -0.881 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.249      ;
; -0.881 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.372      ; 3.262      ;
; -0.873 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.392      ; 3.274      ;
; -0.873 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.392      ; 3.274      ;
; -0.871 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.395      ; 3.275      ;
; -0.866 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.432      ; 3.307      ;
; -0.866 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.432      ; 3.307      ;
; -0.864 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.435      ; 3.308      ;
; -0.861 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.359      ; 3.229      ;
; -0.861 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.410      ; 3.280      ;
; -0.859 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.408      ; 3.276      ;
; -0.855 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.369      ; 3.233      ;
; -0.855 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.369      ; 3.233      ;
; -0.853 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.372      ; 3.234      ;
; -0.850 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.417      ; 3.276      ;
; -0.850 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.420      ; 3.279      ;
; -0.850 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.417      ; 3.276      ;
; -0.850 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.225      ;
; -0.849 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.403      ; 3.261      ;
; -0.842 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.432      ; 3.283      ;
; -0.842 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.432      ; 3.283      ;
; -0.840 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a67~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.435      ; 3.284      ;
; -0.840 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.215      ;
; -0.840 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.369      ; 3.218      ;
; -0.840 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.215      ;
; -0.837 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.212      ;
; -0.837 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.369      ; 3.215      ;
; -0.837 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.366      ; 3.212      ;
; -0.836 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.372      ; 3.217      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.414      ; 3.250      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.417      ; 3.253      ;
; -0.827 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a20~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.414      ; 3.250      ;
; -0.825 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.392      ; 3.226      ;
; -0.823 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a5~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.382      ; 3.214      ;
; -0.822 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.389      ; 3.220      ;
; -0.822 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.389      ; 3.220      ;
; -0.822 ; ov7670_capture:Inst_ov7670_capture|we_reg      ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.378      ; 3.209      ;
; -0.821 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.432      ; 3.262      ;
; -0.821 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.435      ; 3.265      ;
; -0.821 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a23~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.432      ; 3.262      ;
; -0.820 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.392      ; 3.221      ;
; -0.819 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.362      ; 3.190      ;
; -0.819 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.362      ; 3.190      ;
; -0.819 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.443      ; 3.271      ;
; -0.819 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.446      ; 3.274      ;
; -0.819 ; ov7670_capture:Inst_ov7670_capture|address[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.443      ; 3.271      ;
; -0.819 ; ov7670_capture:Inst_ov7670_capture|d_latch[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.533      ; 2.361      ;
; -0.817 ; ov7670_capture:Inst_ov7670_capture|address[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 1.365      ; 3.191      ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                           ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 5.420 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.466     ; 3.091      ;
; 5.476 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.435     ; 3.066      ;
; 5.514 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a45~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.455     ; 3.008      ;
; 5.518 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.417     ; 3.042      ;
; 5.522 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.470     ; 2.985      ;
; 5.537 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.449     ; 2.991      ;
; 5.540 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.428     ; 3.009      ;
; 5.576 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.420     ; 2.981      ;
; 5.579 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.392     ; 3.006      ;
; 5.591 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.442     ; 2.944      ;
; 5.600 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.442     ; 2.935      ;
; 5.606 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.444     ; 2.927      ;
; 5.620 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.390     ; 2.967      ;
; 5.651 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.446     ; 2.880      ;
; 5.652 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.464     ; 2.861      ;
; 5.658 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a5~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.397     ; 2.922      ;
; 5.661 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.425     ; 2.891      ;
; 5.661 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.392     ; 2.924      ;
; 5.663 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a39~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.452     ; 2.862      ;
; 5.666 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.395     ; 2.916      ;
; 5.672 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.406     ; 2.899      ;
; 5.713 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.427     ; 2.837      ;
; 5.716 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.385     ; 2.876      ;
; 5.717 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.432     ; 2.828      ;
; 5.717 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.380     ; 2.880      ;
; 5.718 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.420     ; 2.839      ;
; 5.724 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a1~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.428     ; 2.825      ;
; 5.752 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.439     ; 2.786      ;
; 5.763 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a6~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.378     ; 2.836      ;
; 5.767 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.402     ; 2.808      ;
; 5.772 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a38~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.423     ; 2.782      ;
; 5.788 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.449     ; 2.740      ;
; 5.798 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.401     ; 2.778      ;
; 5.810 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.447     ; 2.720      ;
; 5.819 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.441     ; 2.717      ;
; 5.822 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.418     ; 2.737      ;
; 5.836 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.452     ; 2.689      ;
; 5.840 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.387     ; 2.750      ;
; 5.842 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a22~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.461     ; 2.674      ;
; 5.844 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a25~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.413     ; 2.720      ;
; 5.857 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a104~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.407     ; 2.713      ;
; 5.868 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a62~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.418     ; 2.691      ;
; 5.872 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a75~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.454     ; 2.651      ;
; 5.878 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a48~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.435     ; 2.664      ;
; 5.885 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a28~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.452     ; 2.640      ;
; 5.906 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.407     ; 2.664      ;
; 5.908 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a42~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.421     ; 2.648      ;
; 5.916 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a60~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.437     ; 2.624      ;
; 5.917 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a16~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.455     ; 2.605      ;
; 5.932 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.474     ; 2.571      ;
; 5.940 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.413     ; 2.624      ;
; 5.947 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a82~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.450     ; 2.580      ;
; 5.949 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.435     ; 2.593      ;
; 5.952 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a50~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.423     ; 2.602      ;
; 5.958 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a49~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.423     ; 2.596      ;
; 5.964 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a64~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.433     ; 2.580      ;
; 5.965 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.447     ; 2.565      ;
; 5.966 ; ii_gen:ii_gen_inst|reg0_image_data[7]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_1 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 3.709      ;
; 5.966 ; ii_gen:ii_gen_inst|reg0_image_data[7]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[7]              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 3.709      ;
; 5.972 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.396     ; 2.609      ;
; 5.981 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a102~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.394     ; 2.602      ;
; 5.981 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.381     ; 2.615      ;
; 5.993 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.404     ; 2.580      ;
; 5.996 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a101~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[5]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.423     ; 2.558      ;
; 6.000 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a40~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.446     ; 2.531      ;
; 6.004 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.426     ; 2.547      ;
; 6.009 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a98~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.439     ; 2.529      ;
; 6.010 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a59~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.412     ; 2.555      ;
; 6.010 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a95~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[11]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.425     ; 2.542      ;
; 6.015 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.412     ; 2.550      ;
; 6.015 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a15~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.453     ; 2.509      ;
; 6.017 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a13~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.409     ; 2.551      ;
; 6.017 ; ii_gen:ii_gen_inst|reg0_image_data[11]                                                                                   ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_1 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.648      ;
; 6.017 ; ii_gen:ii_gen_inst|reg0_image_data[11]                                                                                   ; ii_gen:ii_gen_inst|reg1_grey_data[7]              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.648      ;
; 6.019 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a74~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.388     ; 2.570      ;
; 6.020 ; ii_gen:ii_gen_inst|reg0_image_data[8]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_1 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.670      ;
; 6.020 ; ii_gen:ii_gen_inst|reg0_image_data[8]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[7]              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.670      ;
; 6.022 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.439     ; 2.516      ;
; 6.024 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a57~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.411     ; 2.542      ;
; 6.031 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a87~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[3]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.432     ; 2.514      ;
; 6.033 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a30~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.418     ; 2.526      ;
; 6.036 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a116~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.425     ; 2.516      ;
; 6.039 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a86~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.411     ; 2.527      ;
; 6.053 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[7]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.440     ; 2.484      ;
; 6.060 ; ii_gen:ii_gen_inst|reg0_image_data[7]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_1 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 3.615      ;
; 6.060 ; ii_gen:ii_gen_inst|reg0_image_data[7]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[6]              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 3.615      ;
; 6.061 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a90~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.424     ; 2.492      ;
; 6.063 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[1]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.419     ; 2.495      ;
; 6.075 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[10]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.443     ; 2.459      ;
; 6.076 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a72~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[0]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.438     ; 2.463      ;
; 6.077 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a26~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.428     ; 2.472      ;
; 6.081 ; ii_gen:ii_gen_inst|reg0_image_data[6]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_1 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.584      ;
; 6.081 ; ii_gen:ii_gen_inst|reg0_image_data[6]                                                                                    ; ii_gen:ii_gen_inst|reg1_grey_data[7]              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.584      ;
; 6.082 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a52~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[4]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.418     ; 2.477      ;
; 6.084 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a21~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[9]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.433     ; 2.460      ;
; 6.091 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a2~portb_we_reg   ; ii_gen:ii_gen_inst|reg0_image_data[2]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.433     ; 2.453      ;
; 6.105 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a18~portb_we_reg  ; ii_gen:ii_gen_inst|reg0_image_data[6]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.409     ; 2.463      ;
; 6.111 ; ii_gen:ii_gen_inst|reg0_image_data[11]                                                                                   ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_1 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.554      ;
; 6.111 ; ii_gen:ii_gen_inst|reg0_image_data[11]                                                                                   ; ii_gen:ii_gen_inst|reg1_grey_data[6]              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.554      ;
; 6.114 ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a116~portb_we_reg ; ii_gen:ii_gen_inst|reg0_image_data[8]             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.389     ; 2.474      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                           ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 13.297 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.644     ;
; 13.315 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.626     ;
; 13.321 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.604     ;
; 13.339 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.586     ;
; 13.365 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.576     ;
; 13.377 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 11.553     ;
; 13.383 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.558     ;
; 13.389 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.536     ;
; 13.395 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 11.535     ;
; 13.397 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.678     ;
; 13.407 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.518     ;
; 13.414 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.455     ;
; 13.416 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.659     ;
; 13.424 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 11.507     ;
; 13.433 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.508     ;
; 13.442 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 11.489     ;
; 13.445 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 11.485     ;
; 13.448 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 11.492     ;
; 13.451 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.490     ;
; 13.457 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.468     ;
; 13.459 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[1][5]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.117      ; 11.635     ;
; 13.463 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.406     ;
; 13.463 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 11.467     ;
; 13.463 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[1][5]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.117      ; 11.631     ;
; 13.463 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 11.473     ;
; 13.465 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.610     ;
; 13.466 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 11.474     ;
; 13.468 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.607     ;
; 13.473 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.602     ;
; 13.475 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.450     ;
; 13.479 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 11.459     ;
; 13.481 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 11.455     ;
; 13.482 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.387     ;
; 13.484 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.591     ;
; 13.485 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.384     ;
; 13.487 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.588     ;
; 13.490 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 11.375     ;
; 13.490 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.379     ;
; 13.492 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 11.439     ;
; 13.492 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.583     ;
; 13.493 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[11][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.582     ;
; 13.494 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 11.371     ;
; 13.497 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[20]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 11.441     ;
; 13.501 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.440     ;
; 13.501 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[1][4]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.124      ; 11.600     ;
; 13.505 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[1][4]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.124      ; 11.596     ;
; 13.508 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[2][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.120      ; 11.589     ;
; 13.510 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 11.421     ;
; 13.510 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[11][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.359     ;
; 13.512 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[11][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.563     ;
; 13.512 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[2][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.120      ; 11.585     ;
; 13.513 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 11.417     ;
; 13.516 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 11.424     ;
; 13.519 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a3~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 11.422     ;
; 13.519 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 11.351     ;
; 13.520 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][0]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.555     ;
; 13.522 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][0]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.553     ;
; 13.523 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 11.347     ;
; 13.525 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.400     ;
; 13.525 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 11.366     ;
; 13.527 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[1][5]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.117      ; 11.567     ;
; 13.531 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.338     ;
; 13.531 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a8~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.047     ; 11.399     ;
; 13.531 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[1][5]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.117      ; 11.563     ;
; 13.531 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 11.405     ;
; 13.533 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.542     ;
; 13.534 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.335     ;
; 13.534 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a2~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 11.406     ;
; 13.536 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.539     ;
; 13.537 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][5]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.538     ;
; 13.537 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][0]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.332     ;
; 13.539 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][0]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.536     ;
; 13.539 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.330     ;
; 13.539 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][0]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.330     ;
; 13.540 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file:ii_reg|reg[1][5]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 11.359     ;
; 13.541 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][3]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.534     ;
; 13.541 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.534     ;
; 13.541 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][0]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.534     ;
; 13.543 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[14]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 11.382     ;
; 13.544 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a12~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow12|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 11.347     ;
; 13.547 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a6~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[19]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.039     ; 11.391     ;
; 13.549 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a10~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 11.387     ;
; 13.550 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file:ii_reg|reg[5][1]                                                        ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.168      ; 11.595     ;
; 13.552 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.523     ;
; 13.553 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.316     ;
; 13.554 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][5]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.315     ;
; 13.554 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a11~porta_address_reg0 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[21]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 11.390     ;
; 13.555 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.520     ;
; 13.556 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.102     ; 11.319     ;
; 13.556 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[10][5]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.519     ;
; 13.556 ; subwindow_top:subwin_top_inst|subwindow:subwindow15|register_file:ii_reg|reg[5][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow15|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.117      ; 11.538     ;
; 13.558 ; subwindow_top:subwin_top_inst|ram:weight1_rom|altsyncram:ram_block_rtl_0|altsyncram_ji41:auto_generated|ram_block1a0~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|strong_accumulator_result[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.112     ; 11.307     ;
; 13.558 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][3]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.311     ;
; 13.558 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.311     ;
; 13.559 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[11][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.108     ; 11.310     ;
; 13.560 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][3]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.515     ;
; 13.560 ; subwindow_top:subwin_top_inst|ram:weight0_rom|altsyncram:ram_block_rtl_0|altsyncram_ii41:auto_generated|ram_block1a1~porta_address_reg0  ; subwindow_top:subwin_top_inst|subwindow:subwindow5|strong_accumulator_result[17]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 11.371     ;
; 13.560 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[9][1]                                                       ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.515     ;
; 13.561 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[11][1]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.514     ;
; 13.561 ; subwindow_top:subwin_top_inst|subwindow:subwindow13|register_file:ii_reg|reg[11][3]                                                      ; subwindow_top:subwin_top_inst|subwindow:subwindow13|strong_accumulator_result[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; 0.098      ; 11.514     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                            ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.910 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.848      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.920 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.840      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.931 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.229     ; 3.827      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 15.939 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.230     ; 3.818      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.180 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.227     ; 3.580      ;
; 16.290 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 3.471      ;
; 16.291 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 3.470      ;
; 16.292 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 3.469      ;
; 16.298 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 3.463      ;
; 16.299 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 3.462      ;
; 16.299 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 3.462      ;
; 16.300 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 3.461      ;
; 16.449 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 3.314      ;
; 16.502 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 3.261      ;
; 16.802 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.224     ; 2.961      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.658 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.285      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.672 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.042     ; 2.273      ;
; 17.689 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.254      ;
; 17.689 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.044     ; 2.254      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 35.160 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.927      ;
; 35.160 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.927      ;
; 35.160 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.091      ; 6.930      ;
; 35.213 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.874      ;
; 35.213 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.874      ;
; 35.249 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.858      ;
; 35.249 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.858      ;
; 35.259 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.863      ;
; 35.259 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.863      ;
; 35.259 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.126      ; 6.866      ;
; 35.401 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.081      ; 6.679      ;
; 35.401 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.081      ; 6.679      ;
; 35.403 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.084      ; 6.680      ;
; 35.433 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.654      ;
; 35.433 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.654      ;
; 35.435 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.091      ; 6.655      ;
; 35.487 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.078      ; 6.590      ;
; 35.533 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.121      ; 6.587      ;
; 35.533 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.121      ; 6.587      ;
; 35.533 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.124      ; 6.590      ;
; 35.540 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.582      ;
; 35.540 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.582      ;
; 35.542 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.126      ; 6.583      ;
; 35.556 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.531      ;
; 35.556 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.531      ;
; 35.558 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.091      ; 6.532      ;
; 35.590 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.102      ; 6.511      ;
; 35.590 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.102      ; 6.511      ;
; 35.592 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.105      ; 6.512      ;
; 35.597 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.093      ; 6.495      ;
; 35.597 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.093      ; 6.495      ;
; 35.599 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a41~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.096      ; 6.496      ;
; 35.629 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a91~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.137      ; 6.507      ;
; 35.630 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.139      ; 6.508      ;
; 35.630 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.139      ; 6.508      ;
; 35.632 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.142      ; 6.509      ;
; 35.646 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.133      ; 6.486      ;
; 35.646 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.133      ; 6.486      ;
; 35.649 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a65~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.081      ; 6.431      ;
; 35.663 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.459      ;
; 35.663 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.459      ;
; 35.665 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.126      ; 6.460      ;
; 35.723 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.364      ;
; 35.723 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.364      ;
; 35.723 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a77~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.091      ; 6.367      ;
; 35.760 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.148      ; 6.387      ;
; 35.760 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.148      ; 6.387      ;
; 35.762 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a43~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.151      ; 6.388      ;
; 35.770 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.317      ;
; 35.770 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.317      ;
; 35.794 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a70~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.074      ; 6.279      ;
; 35.806 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.301      ;
; 35.806 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a44~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.301      ;
; 35.806 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.301      ;
; 35.806 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.301      ;
; 35.822 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.300      ;
; 35.822 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.123      ; 6.300      ;
; 35.822 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a78~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.126      ; 6.303      ;
; 35.830 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.146      ; 6.315      ;
; 35.830 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.146      ; 6.315      ;
; 35.832 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.149      ; 6.316      ;
; 35.844 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.121      ; 6.276      ;
; 35.844 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.121      ; 6.276      ;
; 35.846 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.124      ; 6.277      ;
; 35.855 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.125      ; 6.269      ;
; 35.855 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.125      ; 6.269      ;
; 35.870 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.129      ; 6.258      ;
; 35.883 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.092      ; 6.208      ;
; 35.889 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.129      ; 6.239      ;
; 35.890 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.119      ; 6.228      ;
; 35.904 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.183      ;
; 35.904 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.183      ;
; 35.940 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.167      ;
; 35.940 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.108      ; 6.167      ;
; 35.958 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.081      ; 6.122      ;
; 35.958 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.081      ; 6.122      ;
; 35.960 ; Address_Generator:Inst_Address_Generator|val[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.084      ; 6.123      ;
; 35.962 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.119      ; 6.156      ;
; 35.964 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a66~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.122      ; 6.157      ;
; 35.967 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.121      ; 6.153      ;
; 35.967 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.121      ; 6.153      ;
; 35.969 ; Address_Generator:Inst_Address_Generator|val[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a79~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.124      ; 6.154      ;
; 35.971 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.084      ; 6.112      ;
; 35.980 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a22~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.134      ; 6.153      ;
; 35.983 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.085      ; 6.101      ;
; 35.986 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.097      ; 6.110      ;
; 35.986 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.097      ; 6.110      ;
; 35.988 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.100      ; 6.111      ;
; 35.992 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a5~porta_we_reg         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.098      ; 6.105      ;
; 35.997 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a101~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.129      ; 6.131      ;
; 36.010 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.077      ;
; 36.010 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.088      ; 6.077      ;
; 36.012 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a104~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.102      ; 6.089      ;
; 36.014 ; Address_Generator:Inst_Address_Generator|val[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.129      ; 6.114      ;
; 36.019 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~porta_we_reg       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.119      ; 6.099      ;
; 36.022 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.142      ; 6.119      ;
; 36.022 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.142      ; 6.119      ;
; 36.023 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a6~porta_we_reg         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.112      ; 6.088      ;
; 36.024 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~porta_datain_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.145      ; 6.120      ;
; 36.029 ; Address_Generator:Inst_Address_Generator|val[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_we_reg        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 40.000       ; 2.114      ; 6.084      ;
+--------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.063 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.366      ; 1.533      ;
; 0.066 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.356      ; 1.526      ;
; 0.068 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.360      ; 1.532      ;
; 0.068 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.388      ; 1.560      ;
; 0.072 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.385      ; 1.561      ;
; 0.073 ; ov7670_capture:Inst_ov7670_capture|address[4]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.364      ; 1.541      ;
; 0.073 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.841      ; 1.018      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.388      ; 1.567      ;
; 0.075 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.380      ; 1.559      ;
; 0.080 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.331      ; 1.515      ;
; 0.080 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.373      ; 1.557      ;
; 0.085 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.838      ; 1.027      ;
; 0.092 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.382      ; 1.578      ;
; 0.093 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.338      ; 1.535      ;
; 0.093 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.380      ; 1.577      ;
; 0.103 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.385      ; 1.592      ;
; 0.103 ; ov7670_capture:Inst_ov7670_capture|d_latch[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.799      ; 1.006      ;
; 0.106 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.388      ; 1.598      ;
; 0.114 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.345      ; 1.563      ;
; 0.119 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.382      ; 1.605      ;
; 0.121 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.384      ; 1.609      ;
; 0.121 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.387      ; 1.612      ;
; 0.122 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.385      ; 1.611      ;
; 0.126 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.388      ; 1.618      ;
; 0.126 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a37~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.377      ; 1.607      ;
; 0.127 ; ov7670_capture:Inst_ov7670_capture|d_latch[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.799      ; 1.030      ;
; 0.128 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.634      ; 1.866      ;
; 0.130 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.631      ; 1.865      ;
; 0.130 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.631      ; 1.865      ;
; 0.131 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.387      ; 1.622      ;
; 0.131 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.385      ; 1.620      ;
; 0.132 ; ov7670_capture:Inst_ov7670_capture|address[5]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.338      ; 1.574      ;
; 0.132 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.377      ; 1.613      ;
; 0.133 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.380      ; 1.617      ;
; 0.133 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.384      ; 1.621      ;
; 0.135 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.373      ; 1.612      ;
; 0.135 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.351      ; 1.590      ;
; 0.136 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.316      ; 1.556      ;
; 0.137 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a46~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.370      ; 1.611      ;
; 0.138 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a45~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.351      ; 1.593      ;
; 0.140 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a15~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.357      ; 1.601      ;
; 0.141 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.324      ; 1.569      ;
; 0.142 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.347      ; 1.593      ;
; 0.142 ; ov7670_capture:Inst_ov7670_capture|address[5]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a1~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.366      ; 1.612      ;
; 0.142 ; ov7670_capture:Inst_ov7670_capture|d_latch[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.785      ; 1.031      ;
; 0.142 ; ov7670_capture:Inst_ov7670_capture|d_latch[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.806      ; 1.052      ;
; 0.143 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.345      ; 1.592      ;
; 0.143 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.357      ; 1.604      ;
; 0.145 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.384      ; 1.633      ;
; 0.146 ; ov7670_capture:Inst_ov7670_capture|d_latch[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a21~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.790      ; 1.040      ;
; 0.148 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_datain_reg0    ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.806      ; 1.058      ;
; 0.149 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.373      ; 1.626      ;
; 0.151 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a1~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.366      ; 1.621      ;
; 0.151 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.331      ; 1.586      ;
; 0.151 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a49~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.361      ; 1.616      ;
; 0.152 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a98~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.376      ; 1.632      ;
; 0.152 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a16~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.351      ; 1.607      ;
; 0.153 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a39~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.356      ; 1.613      ;
; 0.153 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a38~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.360      ; 1.617      ;
; 0.153 ; ov7670_capture:Inst_ov7670_capture|d_latch[14] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.792      ; 1.049      ;
; 0.154 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a19~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.370      ; 1.628      ;
; 0.155 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a38~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.360      ; 1.619      ;
; 0.157 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a40~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.342      ; 1.603      ;
; 0.163 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a25~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.351      ; 1.618      ;
; 0.164 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.355      ; 1.623      ;
; 0.164 ; ov7670_capture:Inst_ov7670_capture|address[5]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a93~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.324      ; 1.592      ;
; 0.164 ; ov7670_capture:Inst_ov7670_capture|address[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.382      ; 1.650      ;
; 0.165 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a29~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.341      ; 1.610      ;
; 0.165 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.377      ; 1.646      ;
; 0.166 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.373      ; 1.643      ;
; 0.166 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a60~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.375      ; 1.645      ;
; 0.166 ; ov7670_capture:Inst_ov7670_capture|d_latch[15] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.849      ; 1.119      ;
; 0.167 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.373      ; 1.644      ;
; 0.167 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.373      ; 1.644      ;
; 0.168 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|address_reg_b[0]                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.493      ; 1.745      ;
; 0.168 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.338      ; 1.610      ;
; 0.168 ; ov7670_capture:Inst_ov7670_capture|d_latch[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_datain_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.827      ; 1.099      ;
; 0.171 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.331      ; 1.606      ;
; 0.173 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a1~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.366      ; 1.643      ;
; 0.173 ; ov7670_capture:Inst_ov7670_capture|address[5]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.316      ; 1.593      ;
; 0.174 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a72~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.376      ; 1.654      ;
; 0.176 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.360      ; 1.640      ;
; 0.177 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a45~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.351      ; 1.632      ;
; 0.180 ; ov7670_capture:Inst_ov7670_capture|address[16] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|address_reg_b[3]                  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.493      ; 1.757      ;
; 0.180 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a12~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.367      ; 1.651      ;
; 0.182 ; ov7670_capture:Inst_ov7670_capture|address[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.331      ; 1.617      ;
; 0.182 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a74~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.325      ; 1.611      ;
; 0.182 ; ov7670_capture:Inst_ov7670_capture|address[8]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.357      ; 1.643      ;
; 0.182 ; ov7670_capture:Inst_ov7670_capture|d_latch[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a45~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.812      ; 1.098      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a110~portb_address_reg0 ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.341      ; 1.628      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a69~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.328      ; 1.615      ;
; 0.183 ; ov7670_capture:Inst_ov7670_capture|address[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a17~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.333      ; 1.620      ;
; 0.185 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a4~portb_address_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.345      ; 1.634      ;
; 0.185 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a73~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.357      ; 1.646      ;
; 0.186 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_datain_reg0   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.629      ; 1.919      ;
; 0.186 ; ov7670_capture:Inst_ov7670_capture|address[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.639      ; 1.929      ;
; 0.187 ; ov7670_capture:Inst_ov7670_capture|address[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.338      ; 1.629      ;
; 0.188 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_we_reg        ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.626      ; 1.918      ;
; 0.188 ; ov7670_capture:Inst_ov7670_capture|address[13] ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.626      ; 1.918      ;
; 0.188 ; ov7670_capture:Inst_ov7670_capture|address[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a13~portb_address_reg0  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 1.347      ; 1.639      ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.147 ; ii_gen:ii_gen_inst|y[4]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.480      ;
; 0.152 ; ii_gen:ii_gen_inst|y[3]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.485      ;
; 0.156 ; ii_gen:ii_gen_inst|y[1]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.489      ;
; 0.160 ; ii_gen:ii_gen_inst|y[2]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.493      ;
; 0.169 ; ii_gen:ii_gen_inst|y[5]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.502      ;
; 0.181 ; ii_gen:ii_gen_inst|done_reg                                                                                         ; ii_gen:ii_gen_inst|done_reg                                                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ii_gen:ii_gen_inst|state.s_RESET                                                                                    ; ii_gen:ii_gen_inst|state.s_RESET                                                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|y[0]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ii_gen:ii_gen_inst|state.s_DONE                                                                                     ; ii_gen:ii_gen_inst|state.s_DONE                                                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ii_gen:ii_gen_inst|x[0]                                                                                             ; ii_gen:ii_gen_inst|x[0]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.244 ; ii_gen:ii_gen_inst|image_rdaddress_s[4]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a61~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.615      ; 1.963      ;
; 0.245 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.578      ;
; 0.246 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.630      ; 1.980      ;
; 0.247 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.628      ; 1.979      ;
; 0.253 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.617      ; 1.974      ;
; 0.256 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 1.967      ;
; 0.258 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.611      ; 1.973      ;
; 0.260 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.636      ; 2.000      ;
; 0.262 ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; ii_gen:ii_gen_inst|reg0_accum_reset                                                                                 ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; ii_gen:ii_gen_inst|state.s_latch_RAM_read                                                                           ; ii_gen:ii_gen_inst|state.s_latch_RAM_write                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.267 ; ii_gen:ii_gen_inst|ii_data_accum[13]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[13]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.394      ;
; 0.269 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.582      ; 1.956      ;
; 0.271 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a90~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.643      ; 2.018      ;
; 0.273 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.614      ; 1.991      ;
; 0.274 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.635      ; 2.014      ;
; 0.283 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.636      ; 2.023      ;
; 0.283 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.608      ; 1.995      ;
; 0.285 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.633      ; 2.022      ;
; 0.286 ; ii_gen:ii_gen_inst|image_rdaddress_s[3]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.639      ; 2.029      ;
; 0.286 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.625      ; 2.015      ;
; 0.287 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.604      ; 1.995      ;
; 0.287 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; ii_gen:ii_gen_inst|iix2_data_accum[19]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[19]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.413      ;
; 0.289 ; ii_gen:ii_gen_inst|ii_data_accum[3]                                                                                 ; ii_gen:ii_gen_inst|reg3_add2_extend[3]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; ii_gen:ii_gen_inst|iix2_data_accum[1]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[1]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; ii_gen:ii_gen_inst|iix2_data_accum[4]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[4]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; ii_gen:ii_gen_inst|iix2_data_accum[21]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[21]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~portb_address_reg0                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.635      ; 2.029      ;
; 0.290 ; ii_gen:ii_gen_inst|image_rdaddress_s[3]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.636      ; 2.030      ;
; 0.290 ; ii_gen:ii_gen_inst|iix2_data_accum[2]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[2]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a32~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.601      ; 1.996      ;
; 0.291 ; ii_gen:ii_gen_inst|iix2_data_accum[3]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[3]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; ii_gen:ii_gen_inst|iix2_data_accum[6]                                                                               ; ii_gen:ii_gen_inst|reg3_add3_extend[6]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; ii_gen:ii_gen_inst|iix2_data_accum[17]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[17]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; ii_gen:ii_gen_inst|iix2_data_accum[20]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[20]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; ii_gen:ii_gen_inst|ii_data_accum[10]                                                                                ; ii_gen:ii_gen_inst|reg3_add2_extend[10]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; ii_gen:ii_gen_inst|iix2_data_accum[11]                                                                              ; ii_gen:ii_gen_inst|reg3_add3_extend[11]                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; ii_gen:ii_gen_inst|image_rdaddress_s[3]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a85~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.631      ; 2.028      ;
; 0.293 ; ii_gen:ii_gen_inst|x[2]                                                                                             ; ii_gen:ii_gen_inst|x[2]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.418      ;
; 0.295 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[12]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; ii_gen:ii_gen_inst|x[3]                                                                                             ; ii_gen:ii_gen_inst|x[3]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[15]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.640      ;
; 0.298 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a34~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.595      ; 1.997      ;
; 0.298 ; ii_gen:ii_gen_inst|image_rdaddress_s[3]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a97~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.624      ; 2.026      ;
; 0.298 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a50~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.608      ; 2.010      ;
; 0.299 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.632      ; 2.035      ;
; 0.299 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[13]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[14]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.301 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[16]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[10]                                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[7]                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; ii_gen:ii_gen_inst|iix2_data_accum[8]                                                                                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                         ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0~portb_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.648      ;
; 0.303 ; ii_gen:ii_gen_inst|x[0]                                                                                             ; ii_gen:ii_gen_inst|x[1]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; ii_gen:ii_gen_inst|x[4]                                                                                             ; ii_gen:ii_gen_inst|x[4]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_datain_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.607      ; 2.015      ;
; 0.305 ; ii_gen:ii_gen_inst|ii_wraddress[12]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.628      ;
; 0.305 ; ii_gen:ii_gen_inst|y[2]                                                                                             ; ii_gen:ii_gen_inst|y[2]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; ii_gen:ii_gen_inst|y[3]                                                                                             ; ii_gen:ii_gen_inst|y[3]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_we_reg                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.604      ; 2.014      ;
; 0.306 ; ii_gen:ii_gen_inst|image_rdaddress_s[13]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a106~portb_address_reg0                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.604      ; 2.014      ;
; 0.306 ; ii_gen:ii_gen_inst|ii_wraddress[10]                                                                                 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.629      ;
; 0.306 ; ii_gen:ii_gen_inst|x[5]                                                                                             ; ii_gen:ii_gen_inst|x[5]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.431      ;
; 0.309 ; ii_gen:ii_gen_inst|image_rdaddress_s[12]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.624      ; 2.037      ;
; 0.309 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a27~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.590      ; 2.003      ;
; 0.309 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.633      ; 2.046      ;
; 0.310 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.648      ;
; 0.310 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe3a[0]                         ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36~portb_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.650      ;
; 0.310 ; ii_gen:ii_gen_inst|ii_wraddress[9]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.633      ;
; 0.311 ; ii_gen:ii_gen_inst|image_rdaddress_s[8]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a40~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.590      ; 2.005      ;
; 0.311 ; ii_gen:ii_gen_inst|image_rdaddress_s[3]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a89~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.589      ; 2.004      ;
; 0.311 ; ii_gen:ii_gen_inst|y[0]                                                                                             ; ii_gen:ii_gen_inst|y[1]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.437      ;
; 0.312 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a75~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.606      ; 2.022      ;
; 0.312 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a8~portb_address_reg0                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.596      ; 2.012      ;
; 0.312 ; ii_gen:ii_gen_inst|image_rdaddress_s[0]                                                                             ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a96~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.636      ; 2.052      ;
; 0.313 ; ii_gen:ii_gen_inst|image_rdaddress_s[11]                                                                            ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a87~portb_address_reg0                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.584      ; 2.001      ;
; 0.313 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; ii_gen:ii_gen_inst|ii_wraddress[6]                                                                                  ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0~porta_datain_reg0      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.637      ;
; 0.314 ; ii_gen:ii_gen_inst|y[4]                                                                                             ; ii_gen:ii_gen_inst|y[4]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.440      ;
; 0.314 ; ii_gen:ii_gen_inst|y[5]                                                                                             ; ii_gen:ii_gen_inst|y[5]                                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.440      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                                              ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.152 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.480      ;
; 0.161 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.491      ;
; 0.177 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.505      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.220 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.344      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.576      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.373      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.577      ;
; 0.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.375      ;
; 0.251 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.376      ;
; 0.251 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.376      ;
; 0.255 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.380      ;
; 0.257 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.382      ;
; 0.260 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.383      ;
; 0.289 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[29]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.414      ;
; 0.290 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[25]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[24]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.295 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.423      ;
; 0.300 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.428      ;
; 0.307 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.432      ;
; 0.317 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.442      ;
; 0.363 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.487      ;
; 0.368 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.495      ;
; 0.377 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.500      ;
; 0.381 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|taken                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.505      ;
; 0.388 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.716      ;
; 0.411 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_6601:auto_generated|ram_block1a0~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.739      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.436 ; debounce:Inst_debounce_resend|o                                                            ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.643      ;
; 0.449 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.575      ;
; 0.451 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.576      ;
; 0.459 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[3]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[0] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[1]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[5]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[6] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[2] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[4]                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.587      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.173 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][6]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][6]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][6]   ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][6]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow2|register_file2:ii_corner_reg|reg[2][14]   ; subwindow_top:subwin_top_inst|subwindow:subwindow2|register_file2:ii_corner_reg|reg[2][14]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][18]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][13]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][13]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][13]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][13]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][13]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][12]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][12]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][12]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][10]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][10]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][10]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][10]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][10]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][10]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][19]   ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][19]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][12]   ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][12]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][10]   ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][10]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][9]    ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][9]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][6]    ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][6]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][1]    ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[2][1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][19]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][19]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][16]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][16]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][16]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][16]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][15]   ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][15]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][7]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][7]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][7]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][7]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][5]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[2][5]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[1][5]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[1][5]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][5]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][5]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][4]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][4]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][0]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[3][0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][0]    ; subwindow_top:subwin_top_inst|subwindow:subwindow9|register_file2:ii_corner_reg|reg[0][0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[0][8]    ; subwindow_top:subwin_top_inst|subwindow:subwindow6|register_file2:ii_corner_reg|reg[0][8]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.180 ; subwindow_top:subwin_top_inst|current_state.s_RESET                                          ; subwindow_top:subwin_top_inst|current_state.s_RESET                                          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwin_y_base_offset[4]                                                                      ; subwin_y_base_offset[4]                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwin_y_base_offset[0]                                                                      ; subwin_y_base_offset[0]                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwin_y_base_offset[1]                                                                      ; subwin_y_base_offset[1]                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwin_y_base_offset[2]                                                                      ; subwin_y_base_offset[2]                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwin_y_base_offset[3]                                                                      ; subwin_y_base_offset[3]                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwin_y_base_offset[5]                                                                      ; subwin_y_base_offset[5]                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][14]   ; subwindow_top:subwin_top_inst|subwindow:subwindow4|register_file2:ii_corner_reg|reg[1][14]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]                ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]                ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]                ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]                ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][16]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][16]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[0][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[3][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[1][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][15]  ; subwindow_top:subwin_top_inst|subwindow:subwindow10|register_file2:ii_corner_reg|reg[2][15]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file2:ii_corner_reg|reg[0][18]  ; subwindow_top:subwin_top_inst|subwindow:subwindow14|register_file2:ii_corner_reg|reg[0][18]  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[0]                 ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[0]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0]                    ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0]                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_x_base[6]                                                                             ; subwin_x_base[6]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_x_base[4]                                                                             ; subwin_x_base[4]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_y_base[2]                                                                             ; subwin_y_base[2]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_y_base[3]                                                                             ; subwin_y_base[3]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_y_base[4]                                                                             ; subwin_y_base[4]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_y_base[5]                                                                             ; subwin_y_base[5]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_y_base[6]                                                                             ; subwin_y_base[6]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwin_y_base[7]                                                                             ; subwin_y_base[7]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mem_state                                                                                    ; mem_state                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; current_state.s_CAPTURE                                                                      ; current_state.s_CAPTURE                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; current_state.s_CAPTURE_start                                                                ; current_state.s_CAPTURE_start                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; \scale_counter:num[1]                                                                        ; \scale_counter:num[1]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; \scale_counter:num[2]                                                                        ; \scale_counter:num[2]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; \scale_counter:num[0]                                                                        ; \scale_counter:num[0]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[10]                                                   ; subwindow_top:subwin_top_inst|fail_reg[10]                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[5]                                                    ; subwindow_top:subwin_top_inst|fail_reg[5]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[12]                                                   ; subwindow_top:subwin_top_inst|fail_reg[12]                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[1]                                                    ; subwindow_top:subwin_top_inst|fail_reg[1]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[2]                                                    ; subwindow_top:subwin_top_inst|fail_reg[2]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[3]                                                    ; subwindow_top:subwin_top_inst|fail_reg[3]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[7]                                                    ; subwindow_top:subwin_top_inst|fail_reg[7]                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[11]                                                   ; subwindow_top:subwin_top_inst|fail_reg[11]                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|fail_reg[13]                                                   ; subwindow_top:subwin_top_inst|fail_reg[13]                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][27] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][27] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][27] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][27] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][27] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][26] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][26] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][26] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][26] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][26] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][24] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][24] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][24] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][24] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][24] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][21] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][21] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][21] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][21] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][21] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][20] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[1][20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][20] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][20] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[3][20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][20] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[0][20] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][18] ; subwindow_top:subwin_top_inst|subwindow:subwindow5|register_file2:iix2_corner_reg|reg[2][18] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                                        ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; VGA:Inst_VGA|activeArea                          ; VGA:Inst_VGA|activeArea                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.272 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a100~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.314      ; 2.690      ;
; 0.284 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.320      ; 2.708      ;
; 0.291 ; debounce:Inst_debounce_resend|c[11]              ; debounce:Inst_debounce_resend|c[11]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; debounce:Inst_debounce_resend|c[9]               ; debounce:Inst_debounce_resend|c[9]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; VGA:Inst_VGA|Hcnt[1]                             ; VGA:Inst_VGA|Hcnt[1]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[15]              ; debounce:Inst_debounce_resend|c[15]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[13]              ; debounce:Inst_debounce_resend|c[13]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[12]              ; debounce:Inst_debounce_resend|c[12]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[7]               ; debounce:Inst_debounce_resend|c[7]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; debounce:Inst_debounce_resend|c[1]               ; debounce:Inst_debounce_resend|c[1]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; VGA:Inst_VGA|Hcnt[3]                             ; VGA:Inst_VGA|Hcnt[3]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; VGA:Inst_VGA|Hcnt[2]                             ; VGA:Inst_VGA|Hcnt[2]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[23]              ; debounce:Inst_debounce_resend|c[23]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[19]              ; debounce:Inst_debounce_resend|c[19]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[18]              ; debounce:Inst_debounce_resend|c[18]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[17]              ; debounce:Inst_debounce_resend|c[17]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[10]              ; debounce:Inst_debounce_resend|c[10]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[8]               ; debounce:Inst_debounce_resend|c[8]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[5]               ; debounce:Inst_debounce_resend|c[5]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[4]               ; debounce:Inst_debounce_resend|c[4]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[3]               ; debounce:Inst_debounce_resend|c[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; debounce:Inst_debounce_resend|c[2]               ; debounce:Inst_debounce_resend|c[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; debounce:Inst_debounce_resend|c[20]              ; debounce:Inst_debounce_resend|c[20]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:Inst_debounce_resend|c[16]              ; debounce:Inst_debounce_resend|c[16]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; debounce:Inst_debounce_resend|c[14]              ; debounce:Inst_debounce_resend|c[14]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; debounce:Inst_debounce_resend|c[22]              ; debounce:Inst_debounce_resend|c[22]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; VGA:Inst_VGA|Vcnt[7]                             ; VGA:Inst_VGA|Vcnt[7]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.423      ;
; 0.299 ; VGA:Inst_VGA|Vcnt[6]                             ; VGA:Inst_VGA|Vcnt[6]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA:Inst_VGA|Vcnt[1]                             ; VGA:Inst_VGA|Vcnt[1]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA:Inst_VGA|Hcnt[6]                             ; VGA:Inst_VGA|Hsync                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA:Inst_VGA|Hcnt[6]                             ; VGA:Inst_VGA|Hcnt[6]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Address_Generator:Inst_Address_Generator|val[5]  ; Address_Generator:Inst_Address_Generator|val[5]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; Address_Generator:Inst_Address_Generator|val[3]  ; Address_Generator:Inst_Address_Generator|val[3]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; VGA:Inst_VGA|Vcnt[8]                             ; VGA:Inst_VGA|Vcnt[8]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; debounce:Inst_debounce_resend|c[21]              ; debounce:Inst_debounce_resend|c[21]                                                                                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; debounce:Inst_debounce_resend|c[6]               ; debounce:Inst_debounce_resend|c[6]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Address_Generator:Inst_Address_Generator|val[1]  ; Address_Generator:Inst_Address_Generator|val[1]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Address_Generator:Inst_Address_Generator|val[8]  ; Address_Generator:Inst_Address_Generator|val[8]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.304 ; VGA:Inst_VGA|Vcnt[5]                             ; VGA:Inst_VGA|Vcnt[5]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; VGA:Inst_VGA|Hcnt[4]                             ; VGA:Inst_VGA|Hcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; Address_Generator:Inst_Address_Generator|val[11] ; Address_Generator:Inst_Address_Generator|val[11]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; VGA:Inst_VGA|Vcnt[4]                             ; VGA:Inst_VGA|Vcnt[4]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; Address_Generator:Inst_Address_Generator|val[13] ; Address_Generator:Inst_Address_Generator|val[13]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; VGA:Inst_VGA|Hcnt[0]                             ; VGA:Inst_VGA|Hcnt[0]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; debounce:Inst_debounce_resend|c[0]               ; debounce:Inst_debounce_resend|c[0]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; Address_Generator:Inst_Address_Generator|val[15] ; Address_Generator:Inst_Address_Generator|val[15]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; Address_Generator:Inst_Address_Generator|val[10] ; Address_Generator:Inst_Address_Generator|val[10]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; Address_Generator:Inst_Address_Generator|val[12] ; Address_Generator:Inst_Address_Generator|val[12]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; Address_Generator:Inst_Address_Generator|val[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.327      ; 2.740      ;
; 0.312 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a101~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.308      ; 2.724      ;
; 0.313 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a76~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.285      ; 2.702      ;
; 0.314 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.321      ; 2.739      ;
; 0.314 ; Address_Generator:Inst_Address_Generator|val[0]  ; Address_Generator:Inst_Address_Generator|val[0]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.438      ;
; 0.315 ; VGA:Inst_VGA|Hcnt[7]                             ; VGA:Inst_VGA|Hcnt[7]                                                                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.441      ;
; 0.316 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.325      ; 2.745      ;
; 0.317 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a22~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.313      ; 2.734      ;
; 0.320 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a14~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.302      ; 2.726      ;
; 0.320 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.320      ; 2.744      ;
; 0.322 ; Address_Generator:Inst_Address_Generator|val[5]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.327      ; 2.753      ;
; 0.323 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a71~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.320      ; 2.747      ;
; 0.323 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a48~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.321      ; 2.748      ;
; 0.325 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.305      ; 2.734      ;
; 0.325 ; VGA:Inst_VGA|Hcnt[4]                             ; VGA:Inst_VGA|Hsync                                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.451      ;
; 0.328 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.327      ; 2.759      ;
; 0.329 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a102~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.319      ; 2.752      ;
; 0.330 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a88~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.270      ; 2.704      ;
; 0.330 ; Address_Generator:Inst_Address_Generator|val[2]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a3~porta_address_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.277      ; 2.711      ;
; 0.331 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.327      ; 2.762      ;
; 0.332 ; Address_Generator:Inst_Address_Generator|val[6]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a83~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.316      ; 2.752      ;
; 0.333 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.341      ; 2.778      ;
; 0.343 ; Address_Generator:Inst_Address_Generator|val[0]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a105~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.320      ; 2.767      ;
; 0.353 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a99~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.305      ; 2.762      ;
; 0.361 ; Address_Generator:Inst_Address_Generator|val[4]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a107~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.327      ; 2.792      ;
; 0.363 ; Address_Generator:Inst_Address_Generator|val[3]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a10~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.285      ; 2.752      ;
; 0.365 ; Address_Generator:Inst_Address_Generator|val[9]  ; Address_Generator:Inst_Address_Generator|val[9]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.489      ;
; 0.366 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a64~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.276      ; 2.746      ;
; 0.369 ; Address_Generator:Inst_Address_Generator|val[16] ; Address_Generator:Inst_Address_Generator|val[16]                                                                               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.493      ;
; 0.372 ; VGA:Inst_VGA|Hcnt[5]                             ; VGA:Inst_VGA|activeArea                                                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.498      ;
; 0.375 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a11~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.351      ; 2.830      ;
; 0.376 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a24~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.331      ; 2.811      ;
; 0.379 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a94~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.299      ; 2.782      ;
; 0.380 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a13~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.294      ; 2.778      ;
; 0.380 ; Address_Generator:Inst_Address_Generator|val[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a36~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.338      ; 2.822      ;
; 0.381 ; Address_Generator:Inst_Address_Generator|val[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a84~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.336      ; 2.821      ;
; 0.384 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.332      ; 2.820      ;
; 0.385 ; Address_Generator:Inst_Address_Generator|val[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a82~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.308      ; 2.797      ;
; 0.386 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a9~porta_address_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.283      ; 2.773      ;
; 0.387 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a40~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.289      ; 2.780      ;
; 0.388 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a81~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.292      ; 2.784      ;
; 0.388 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a27~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.295      ; 2.787      ;
; 0.390 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a72~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.330      ; 2.824      ;
; 0.393 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a33~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.268      ; 2.765      ;
; 0.396 ; Address_Generator:Inst_Address_Generator|val[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a47~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.341      ; 2.841      ;
; 0.396 ; Address_Generator:Inst_Address_Generator|val[7]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a0~porta_address_reg0   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.340      ; 2.840      ;
; 0.398 ; Address_Generator:Inst_Address_Generator|val[4]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a118~porta_address_reg0 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.332      ; 2.834      ;
; 0.398 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a60~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.329      ; 2.831      ;
; 0.399 ; Address_Generator:Inst_Address_Generator|val[4]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a42~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.346      ; 2.849      ;
; 0.399 ; Address_Generator:Inst_Address_Generator|val[1]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a87~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.289      ; 2.792      ;
; 0.401 ; Address_Generator:Inst_Address_Generator|val[9]  ; image_frame_buffer:image_ram1|altsyncram:altsyncram_component|altsyncram_5h04:auto_generated|ram_block1a92~porta_address_reg0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 2.261      ; 2.766      ;
+-------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                             ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_1                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]                                                                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[2]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[15]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[14]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[13]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[12]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[11]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[10]                                                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[9]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[8]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[7]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[6]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[5]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[4]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.629 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[3]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 3.261      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[0]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_grey_data_square[0]                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.264      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[1]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[2]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[3]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[4]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[5]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[6]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.672 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_grey_data[7]~_Duplicate_2                                                                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|done_reg                                                                                         ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.262      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.261      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.261      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg2_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.252      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg1_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.252      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg0_accum_reset                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.252      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[3]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[4]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[5]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[6]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[7]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[8]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[9]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[10]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[10]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[11]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[11]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[12]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[12]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[13]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[13]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[14]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[15]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[16]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[17]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[18]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[19]                                                                                    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.253      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[2]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[1]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.258      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4                                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.261      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.262      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[3]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.262      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[4]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.262      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[5]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.262      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[0]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.262      ;
; 6.673 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|y[1]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.262      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add2_extend[0]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[1]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[2]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[3]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[4]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[5]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[6]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[7]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[8]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[9]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[0]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.247      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[1]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[2]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[3]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[4]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[5]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[6]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[7]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[8]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[9]                                                                              ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[10]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 3.246      ;
; 6.674 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add4[0]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.258      ;
; 6.675 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.244      ;
; 6.675 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add3_extend[13]                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.240      ;
; 6.675 ; ii_gen:ii_gen_inst|state.s_RESET ; ii_gen:ii_gen_inst|reg3_add5[0]                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.247      ;
+-------+----------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                               ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 21.802 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 3.152      ;
; 21.802 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 3.152      ;
; 21.802 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 3.152      ;
; 21.802 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 3.152      ;
; 21.802 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 3.152      ;
; 21.961 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 3.001      ;
; 21.961 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 3.001      ;
; 21.961 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 3.001      ;
; 21.961 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 3.001      ;
; 21.961 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 3.001      ;
; 22.070 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.890      ;
; 22.070 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.890      ;
; 22.070 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.890      ;
; 22.070 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.890      ;
; 22.070 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.890      ;
; 22.174 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.031     ; 2.772      ;
; 22.174 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.031     ; 2.772      ;
; 22.174 ; current_state.s_RESET                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.031     ; 2.772      ;
; 22.190 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.745      ;
; 22.190 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.745      ;
; 22.190 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.745      ;
; 22.190 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.745      ;
; 22.190 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.745      ;
; 22.190 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.745      ;
; 22.190 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.745      ;
; 22.216 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.744      ;
; 22.216 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.744      ;
; 22.216 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.744      ;
; 22.216 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.744      ;
; 22.216 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.017     ; 2.744      ;
; 22.333 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.621      ;
; 22.333 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.621      ;
; 22.333 ; current_state.s_ii_gen_subwin_RESET                                       ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.621      ;
; 22.358 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_RESET                   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 2.604      ;
; 22.358 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_ROM               ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 2.604      ;
; 22.358 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 2.604      ;
; 22.358 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_strongCompare           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 2.604      ;
; 22.358 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_flagDone                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.015     ; 2.604      ;
; 22.442 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 2.510      ;
; 22.442 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 2.510      ;
; 22.442 ; current_state.s_scale                                                     ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 2.510      ;
; 22.448 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.477      ;
; 22.588 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 2.364      ;
; 22.588 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 2.364      ;
; 22.588 ; current_state.s_newScale_RESET                                            ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.025     ; 2.364      ;
; 22.601 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[14]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 2.295      ;
; 22.601 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[0]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 2.295      ;
; 22.601 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[4]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 2.295      ;
; 22.601 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[15]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 2.295      ;
; 22.655 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.267      ;
; 22.655 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.267      ;
; 22.655 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.267      ;
; 22.655 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.267      ;
; 22.655 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.267      ;
; 22.655 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.267      ;
; 22.655 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.267      ;
; 22.713 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.209      ;
; 22.713 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.209      ;
; 22.713 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.209      ;
; 22.713 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.209      ;
; 22.713 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.209      ;
; 22.713 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.209      ;
; 22.713 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.209      ;
; 22.730 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_RAM_address       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.224      ;
; 22.730 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_iix2_reg          ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.224      ;
; 22.730 ; current_state.s_subwin_RESET                                              ; subwindow_top:subwin_top_inst|current_state.s_latch_ii_reg            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.023     ; 2.224      ;
; 22.783 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.139      ;
; 22.783 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.139      ;
; 22.783 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.139      ;
; 22.783 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.139      ;
; 22.783 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.139      ;
; 22.783 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.139      ;
; 22.783 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.139      ;
; 22.793 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.129      ;
; 22.793 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.129      ;
; 22.793 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.129      ;
; 22.793 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.129      ;
; 22.793 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.129      ;
; 22.793 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.129      ;
; 22.793 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.129      ;
; 22.854 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[8]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 2.030      ;
; 22.854 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[6]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 2.030      ;
; 22.854 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[9]                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 2.030      ;
; 22.869 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.053      ;
; 22.869 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.053      ;
; 22.869 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.053      ;
; 22.869 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.053      ;
; 22.869 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.053      ;
; 22.869 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.053      ;
; 22.869 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 2.053      ;
; 22.943 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.999      ;
; 22.970 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[10]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 1.939      ;
; 22.970 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[12]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 1.939      ;
; 22.970 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[11]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 1.939      ;
; 22.970 ; subwindow_top:subwin_top_inst|current_state.s_RESET                       ; subwindow_top:subwin_top_inst|fail_reg[13]                            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 1.939      ;
; 23.001 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.941      ;
; 23.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 1.896      ;
; 23.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 1.896      ;
; 23.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 1.896      ;
; 23.026 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.055     ; 1.896      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                         ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.485 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[0]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.610      ;
; 0.687 ; current_state.s_RESET                                                      ; \scale_counter:num[3]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.809      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[9]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[8]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[7]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[6]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[5]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[4]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[3]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[2]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[1]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.823      ;
; 0.695 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[0]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.831      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10]      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[8]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[7]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[6]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[5]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[3]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[2]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.742 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[1]       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.861      ;
; 0.784 ; current_state.s_RESET                                                      ; \scale_counter:num[1]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.903      ;
; 0.784 ; current_state.s_RESET                                                      ; \scale_counter:num[2]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.903      ;
; 0.784 ; current_state.s_RESET                                                      ; \scale_counter:num[0]                                                           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.903      ;
; 0.791 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.918      ;
; 0.807 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|counter:box_in_counter|\count_proc:num[0]                  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.923      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[2]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[13]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[12]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[11]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[10]                ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[9]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[8]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[7]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[6]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[5]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[4]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[3]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.844 ; faceBox:faceBox_inst|current_state.s_RESET                                 ; faceBox:faceBox_inst|counter:box_out_counter|\count_proc:num[1]                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.870 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.997      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_DONE                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_RESET                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_buff_setup                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_setup_info_rdaddress                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_check_box_out_count                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_BOTTOM                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_LEFT                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_RIGHT                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.907 ; current_state.s_RESET                                                      ; faceBox:faceBox_inst|current_state.s_TOP                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.027      ;
; 0.982 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[3]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.109      ;
; 0.982 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[4]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.109      ;
; 0.982 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[2]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.109      ;
; 0.982 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[1]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.109      ;
; 0.982 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:strongStage_counter|\count_proc:num[0]    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.109      ;
; 1.039 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.175      ;
; 1.039 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.175      ;
; 1.039 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.175      ;
; 1.039 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.175      ;
; 1.039 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.175      ;
; 1.039 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.175      ;
; 1.039 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.175      ;
; 1.061 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|iix2_regLoad_DONE                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.201      ;
; 1.061 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:iix2_reg_index_counter|\count_proc:num[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.201      ;
; 1.061 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:iix2_reg_index_counter|\count_proc:num[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.201      ;
; 1.083 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.219      ;
; 1.083 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.219      ;
; 1.083 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.219      ;
; 1.083 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.219      ;
; 1.083 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.219      ;
; 1.083 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.219      ;
; 1.083 ; subwindow_top:subwin_top_inst|current_state.s_strongCompare                ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.219      ;
; 1.087 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.236      ;
; 1.087 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.236      ;
; 1.087 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.236      ;
; 1.087 ; subwindow_top:subwin_top_inst|current_state.s_latch_strongAccum            ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.236      ;
; 1.140 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[5]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.259      ;
; 1.140 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[1]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.259      ;
; 1.140 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[2]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.259      ;
; 1.140 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[3]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.259      ;
; 1.140 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|fail_reg[7]                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.259      ;
; 1.183 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.317      ;
; 1.183 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[0]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.332      ;
; 1.183 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[1]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.332      ;
; 1.183 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[3]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.332      ;
; 1.183 ; subwindow_top:subwin_top_inst|current_state.s_RESET                        ; subwindow_top:subwin_top_inst|counter:ii_reg_index_counter|\count_proc:num[2]   ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.332      ;
; 1.214 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.348      ;
; 1.279 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[7]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.413      ;
; 1.369 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[8]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.503      ;
; 1.380 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[9]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.514      ;
; 1.381 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[4]  ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[0]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.515      ;
; 1.431 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.574      ;
; 1.431 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[2]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.574      ;
; 1.431 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[3]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.574      ;
; 1.431 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[4]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.574      ;
; 1.431 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[5]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.574      ;
; 1.431 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[6]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.574      ;
; 1.431 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[10] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[7]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.574      ;
; 1.462 ; subwindow_top:subwin_top_inst|counter:weakNode_counter|\count_proc:num[11] ; subwindow_top:subwin_top_inst|counter:weak_counter|\count_proc:num[1]           ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.605      ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a0     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a1     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a2     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a3     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a4     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a5     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a6     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a7     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a8     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a9     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a10    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a11    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a12    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a13    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a14    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a15    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a16    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a17    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a18    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.678 ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4    ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|altsyncram_i1b1:altsyncram2|ram_block5a19    ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 0.979      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a36 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a37 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a38 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a39 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a40 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a41 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a42 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a43 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a44 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a45 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a46 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a47 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.709 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a48 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.187      ; 0.986      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a0  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a1  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a2  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a3  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a4  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a5  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a6  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a7  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a8  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a9  ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a10 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a11 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a12 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a13 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a14 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a15 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a16 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a17 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a18 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a19 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a20 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a21 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a22 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a23 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a24 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a25 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a26 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a27 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a28 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a29 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a30 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a31 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a32 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a33 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a34 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.713 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|dffe6 ; ii_gen:ii_gen_inst|altshift_taps:reg0_ii_data_rtl_0|shift_taps_16n:auto_generated|altsyncram_d961:altsyncram4|ram_block7a35 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.995      ;
; 0.969 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[0]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.083      ;
; 0.969 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[1]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.083      ;
; 0.969 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[2]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.083      ;
; 0.969 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[3]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.083      ;
; 0.969 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[5]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.083      ;
; 0.969 ; ii_gen:ii_gen_inst|state.s_soft_reset                                                   ; ii_gen:ii_gen_inst|x[4]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.083      ;
; 1.223 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[0]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.337      ;
; 1.223 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[1]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.337      ;
; 1.223 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[2]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.337      ;
; 1.223 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[3]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.337      ;
; 1.223 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[5]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.337      ;
; 1.223 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|x[4]                                                                                                     ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.337      ;
; 2.529 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[3]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.810      ;
; 2.529 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[10]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 2.810      ;
; 2.530 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[5]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 2.846      ;
; 2.530 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[2]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 2.846      ;
; 2.538 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[11]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 2.889      ;
; 2.538 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[6]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.267      ; 2.889      ;
; 2.540 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[7]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.257      ; 2.881      ;
; 2.540 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[1]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.857      ;
; 2.540 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[0]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 2.857      ;
; 2.541 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[8]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 2.867      ;
; 2.543 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[9]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 2.815      ;
; 2.543 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg0_image_data[4]                                                                                       ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.188      ; 2.815      ;
; 2.738 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[0]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.863      ;
; 2.738 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|cntr_r8h:cntr3|counter_reg_bit[1]            ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.863      ;
; 2.738 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|altshift_taps:reg0_done_rtl_0|shift_taps_n5n:auto_generated|dffe4                                        ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.863      ;
; 2.739 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|done_reg                                                                                                 ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.865      ;
; 2.739 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add2_extend[0]                                                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.861      ;
; 2.739 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[1]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.861      ;
; 2.739 ; ii_gen:ii_gen_inst|state.s_RESET                                                        ; ii_gen:ii_gen_inst|reg3_add4[2]                                                                                             ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 2.861      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+-------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; -2.854   ; 0.063 ; 3.788    ; 0.485   ; -3.000              ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.030    ; 0.173 ; 18.831   ; 0.485   ; 12.112              ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.644    ; 0.147 ; 3.788    ; 0.678   ; 4.614               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 11.269   ; 0.152 ; N/A      ; N/A     ; 9.706               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 30.712   ; 0.181 ; N/A      ; N/A     ; 19.613              ;
;  clk_50                                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  ov7670_pclk                                                      ; -2.854   ; 0.063 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                   ; -745.186 ; 0.0   ; 0.0      ; 0.0     ; -995.966            ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                                           ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ov7670_pclk                                                      ; -745.186 ; 0.000 ; N/A      ; N/A     ; -995.966            ;
+-------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_config_finished ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_dll_locked      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_sync_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_xclk         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_sioc         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_pwdn         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_reset        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ii_gen_done         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; subwin_done         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; faceBox_done        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; measure_performance ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_siod         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------------------+
; Input Transition Times                                                        ;
+----------------------------+--------------+-----------------+-----------------+
; Pin                        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------------------+--------------+-----------------+-----------------+
; ov7670_siod                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; slide_sw_RESET             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; slide_sw_resend_reg_values ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; slide_sw_capture_mode      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_capture                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_dll_locked      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_r[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_g[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_b[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_blank_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_sync_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; vga_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_xclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_sioc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_pwdn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ii_gen_done         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; subwin_done         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; faceBox_done        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; measure_performance ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ov7670_siod         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_dll_locked      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_sync_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; vga_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_xclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_sioc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_pwdn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ii_gen_done         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; subwin_done         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; faceBox_done        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; measure_performance ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_siod         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_config_finished ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_dll_locked      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_r[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_g[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_b[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_blank_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_sync_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_xclk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_sioc         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_pwdn         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_reset        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ii_gen_done         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; subwin_done         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; faceBox_done        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; measure_performance ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ov7670_siod         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 35815        ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 2734         ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 8            ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 4135         ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk                                                      ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; ov7670_pclk                                                      ; false path   ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; ov7670_pclk                                                      ; 3758         ; 53       ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 35815        ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 2734         ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; 8            ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; 4135         ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; ov7670_pclk                                                      ; false path   ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; ov7670_pclk                                                      ; false path   ; 0        ; 0        ; 0        ;
; ov7670_pclk                                                      ; ov7670_pclk                                                      ; 3758         ; 53       ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 233        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 231        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                 ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; 233        ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; 231        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 385   ; 385  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                          ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Target                                                           ; Clock                                                            ; Type      ; Status      ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; clk_50                                                           ; clk_50                                                           ; Base      ; Constrained ;
; ov7670_pclk                                                      ; ov7670_pclk                                                      ; Base      ; Constrained ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; btn_capture                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_RESET             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_capture_mode      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_resend_reg_values ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; faceBox_done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ii_gen_done         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; measure_performance ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; subwin_done         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                         ;
+----------------------------+--------------------------------------------------------------------------------------+
; Input Port                 ; Comment                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------+
; btn_capture                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_RESET             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_capture_mode      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; slide_sw_resend_reg_values ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED_config_finished ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; faceBox_done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ii_gen_done         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; measure_performance ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; subwin_done         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Aug 13 19:31:56 2024
Info: Command: quartus_sta faceDetectSystem -c faceDetectSystem
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'faceDetectSystem.out.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.854            -745.186 ov7670_pclk 
    Info (332119):     0.644               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.030               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.269               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    30.712               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 ov7670_pclk 
    Info (332119):     0.355               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.360               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.384               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is 3.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.788               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    18.831               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.021               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.434               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -995.966 ov7670_pclk 
    Info (332119):     4.614               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.706               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.891               0.000 clk_50 
    Info (332119):    12.112               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.706               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.594            -653.814 ov7670_pclk 
    Info (332119):     1.555               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.207               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.077               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    31.445               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.075               0.000 ov7670_pclk 
    Info (332119):     0.337               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.354               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.354               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is 4.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.391               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.408               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.929               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.297               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -980.918 ov7670_pclk 
    Info (332119):     4.650               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.709               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.887               0.000 clk_50 
    Info (332119):    12.130               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.651               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.067
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.067            -228.095 ov7670_pclk 
    Info (332119):     5.420               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.297               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.910               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    35.160               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.063               0.000 ov7670_pclk 
    Info (332119):     0.147               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.152               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.173               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case recovery slack is 6.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.629               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    21.802               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.678               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -540.231 ov7670_pclk 
    Info (332119):     4.714               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.574               0.000 clk_50 
    Info (332119):     9.753               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.128               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.613               0.000 Inst_four_clocks_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5352 megabytes
    Info: Processing ended: Tue Aug 13 19:32:09 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


