# 2 input NAND GATE CMOS DESIGN
## LAYOUT
![image](https://github.com/user-attachments/assets/d17bbe55-522f-4009-85c9-bd81b7d27ec0)
200nm CMOS NAND Layout Design

### Verification
![image](https://github.com/user-attachments/assets/2af1f54b-2274-4610-9d5b-c935f8c717e3)

Made by [Swaroop Kumar Yadav](https://www.linkedin.com/in/swaroop2sky)
