{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508683907390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508683907402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 16:51:47 2017 " "Processing started: Sun Oct 22 16:51:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508683907402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683907402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683907402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508683908530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508683908530 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "systemFile.qsys " "Elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683927218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:14 Progress: Loading lab4LcdInterface/systemFile.qsys " "2017.10.22.16:52:14 Progress: Loading lab4LcdInterface/systemFile.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683934653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:15 Progress: Reading input file " "2017.10.22.16:52:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683935377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:15 Progress: Adding CPU \[altera_nios2_gen2 17.0\] " "2017.10.22.16:52:15 Progress: Adding CPU \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683935500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:17 Progress: Parameterizing module CPU " "2017.10.22.16:52:17 Progress: Parameterizing module CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683937100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:17 Progress: Adding LCD \[LCD 1.0\] " "2017.10.22.16:52:17 Progress: Adding LCD \[LCD 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683937132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:17 Progress: Parameterizing module LCD " "2017.10.22.16:52:17 Progress: Parameterizing module LCD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683937912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:17 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\] " "2017.10.22.16:52:17 Progress: Adding SDRAM_ctrl \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683937914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:17 Progress: Parameterizing module SDRAM_ctrl " "2017.10.22.16:52:17 Progress: Parameterizing module SDRAM_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683937983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:17 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.22.16:52:17 Progress: Adding TCDM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683937984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module TCDM " "2017.10.22.16:52:18 Progress: Parameterizing module TCDM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\] " "2017.10.22.16:52:18 Progress: Adding TCIM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module TCIM " "2017.10.22.16:52:18 Progress: Parameterizing module TCIM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Adding altpll_0 \[altpll 17.0\] " "2017.10.22.16:52:18 Progress: Adding altpll_0 \[altpll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module altpll_0 " "2017.10.22.16:52:18 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.10.22.16:52:18 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module clk_0 " "2017.10.22.16:52:18 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\] " "2017.10.22.16:52:18 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module jtag_uart " "2017.10.22.16:52:18 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\] " "2017.10.22.16:52:18 Progress: Adding performance_counter_0 \[altera_avalon_performance_counter 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module performance_counter_0 " "2017.10.22.16:52:18 Progress: Parameterizing module performance_counter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\] " "2017.10.22.16:52:18 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module sysid " "2017.10.22.16:52:18 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Adding timer_0 \[altera_avalon_timer 17.0\] " "2017.10.22.16:52:18 Progress: Adding timer_0 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing module timer_0 " "2017.10.22.16:52:18 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Building connections " "2017.10.22.16:52:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Parameterizing connections " "2017.10.22.16:52:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:18 Progress: Validating " "2017.10.22.16:52:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683938764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.22.16:52:19 Progress: Done reading input file " "2017.10.22.16:52:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683939916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "SystemFile.SDRAM_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683941280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SystemFile.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683941283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "SystemFile.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683941284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile.sysid: Time stamp will be automatically updated when this component is generated. " "SystemFile.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683941284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH " "SystemFile: Generating systemFile \"systemFile\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683943388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683947547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683947686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683949480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_data_master_0 and slave TCDM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683949480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has address signal 26 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683950062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master CPU.tightly_coupled_instruction_master_0 and slave TCIM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683950062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\" " "CPU: \"systemFile\" instantiated altera_nios2_gen2 \"CPU\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683954515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD: \"systemFile\" instantiated LCD \"LCD\" " "LCD: \"systemFile\" instantiated LCD \"LCD\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683954532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Starting RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683954560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0003_SDRAM_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0003_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_ctrl:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=systemFile_SDRAM_ctrl --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0003_SDRAM_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0003_SDRAM_ctrl_gen//systemFile_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683954560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl' " "SDRAM_ctrl: Done RTL generation for module 'systemFile_SDRAM_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\" " "SDRAM_ctrl: \"systemFile\" instantiated altera_avalon_new_sdram_controller \"SDRAM_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Starting RTL generation for module 'systemFile_TCDM' " "TCDM: Starting RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0004_TCDM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0004_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \] " "TCDM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCDM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0004_TCDM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0004_TCDM_gen//systemFile_TCDM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: Done RTL generation for module 'systemFile_TCDM' " "TCDM: Done RTL generation for module 'systemFile_TCDM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\" " "TCDM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCDM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Starting RTL generation for module 'systemFile_TCIM' " "TCIM: Starting RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0005_TCIM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0005_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \] " "TCIM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=systemFile_TCIM --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0005_TCIM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0005_TCIM_gen//systemFile_TCIM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683955967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: Done RTL generation for module 'systemFile_TCIM' " "TCIM: Done RTL generation for module 'systemFile_TCIM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683956404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\" " "TCIM: \"systemFile\" instantiated altera_avalon_onchip_memory2 \"TCIM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683956414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\" " "Altpll_0: \"systemFile\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683958122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683958138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0008_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0008_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=systemFile_jtag_uart --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0008_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0008_jtag_uart_gen//systemFile_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683958138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart' " "Jtag_uart: Done RTL generation for module 'systemFile_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683958626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"systemFile\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683958639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Starting RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683958658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0009_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0009_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \] " "Performance_counter_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=systemFile_performance_counter_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0009_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0009_performance_counter_0_gen//systemFile_performance_counter_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683958658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0' " "Performance_counter_0: Done RTL generation for module 'systemFile_performance_counter_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683959081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\" " "Performance_counter_0: \"systemFile\" instantiated altera_avalon_performance_counter \"performance_counter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683959090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"systemFile\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683959128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'systemFile_timer_0' " "Timer_0: Starting RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683959168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0011_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=systemFile_timer_0 --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0011_timer_0_gen//systemFile_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683959168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'systemFile_timer_0' " "Timer_0: Done RTL generation for module 'systemFile_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683959500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"systemFile\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683959515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683963135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683963445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683963794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683964061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683964329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683964621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683964829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683965128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683965397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683968118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683969109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"systemFile\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683969713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"systemFile\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683969725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"systemFile\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683969744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Starting RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683969791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0014_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=systemFile_CPU_cpu --dir=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/z003nc3v/AppData/Local/Temp/alt7461_1887878359621508502.dir/0014_cpu_gen//systemFile_CPU_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683969793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:51 (*) Starting Nios II generation " "Cpu: # 2017.10.22 16:52:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:51 (*)   Checking for plaintext license. " "Cpu: # 2017.10.22 16:52:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.22 16:52:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.22 16:52:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:52 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.22 16:52:52 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:52 (*)   Plaintext license not found. " "Cpu: # 2017.10.22 16:52:52 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:52 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2017.10.22 16:52:52 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.10.22 16:52:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.10.22 16:52:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.10.22 16:52:53 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2017.10.22 16:52:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.10.22 16:52:53 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)   Creating all objects for CPU " "Cpu: # 2017.10.22 16:52:53 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)     Testbench " "Cpu: # 2017.10.22 16:52:53 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)     Instruction decoding " "Cpu: # 2017.10.22 16:52:53 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)       Instruction fields " "Cpu: # 2017.10.22 16:52:53 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:53 (*)       Instruction decodes " "Cpu: # 2017.10.22 16:52:53 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)       Signals for RTL simulation waveforms " "Cpu: # 2017.10.22 16:52:54 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)       Instruction controls " "Cpu: # 2017.10.22 16:52:54 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)     Pipeline frontend " "Cpu: # 2017.10.22 16:52:54 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.22 16:52:54 (*)   Master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) overlaps with master instruction_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff) " "Cpu: # 2017.10.22 16:52:54 (*)   Master instruction_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_instruction_master_0 address range (0x2000000, 0x2000fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.22 16:52:54 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)     Pipeline backend " "Cpu: # 2017.10.22 16:52:54 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff) " "Cpu: # 2017.10.22 16:52:54 (*)   Master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) overlaps with master data_master address range (0x1000000, 0x3ffffff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff) " "Cpu: # 2017.10.22 16:52:54 (*)   Master data_master address range (0x1000000, 0x3ffffff) overlaps with master tightly_coupled_data_master_0 address range (0x2001000, 0x2001fff)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:54 (*)   Generating non-optimal tightly-coupled master logic due to overlap " "Cpu: # 2017.10.22 16:52:54 (*)   Generating non-optimal tightly-coupled master logic due to overlap" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:56 (*)   Generating RTL from CPU objects " "Cpu: # 2017.10.22 16:52:56 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:58 (*)   Creating encrypted RTL " "Cpu: # 2017.10.22 16:52:58 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.10.22 16:52:59 (*) Done Nios II generation " "Cpu: # 2017.10.22 16:52:59 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'systemFile_CPU_cpu' " "Cpu: Done RTL generation for module 'systemFile_CPU_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"CPU\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\" " "CPU_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"CPU_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LCD_LCD_AVALON_SLAVE_translator\" " "LCD_LCD_AVALON_SLAVE_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LCD_LCD_AVALON_SLAVE_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\" " "CPU_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"CPU_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LCD_LCD_AVALON_SLAVE_agent\" " "LCD_LCD_AVALON_SLAVE_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LCD_LCD_AVALON_SLAVE_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LCD_LCD_AVALON_SLAVE_agent_rsp_fifo\" " "LCD_LCD_AVALON_SLAVE_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"LCD_LCD_AVALON_SLAVE_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683979987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\" " "CPU_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"CPU_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\" " "SDRAM_ctrl_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_ctrl_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LCD_LCD_AVALON_SLAVE_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_LCD_AVALON_SLAVE_cmd_width_adapter\" " "LCD_LCD_AVALON_SLAVE_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"LCD_LCD_AVALON_SLAVE_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemFile/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683980475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683981003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683981345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683981359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683981368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemFile: Done \"systemFile\" with 44 modules, 77 files " "SystemFile: Done \"systemFile\" with 44 modules, 77 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683981371 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "systemFile.qsys " "Finished elaborating Qsys system entity \"systemFile.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683982482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lcddriver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LcdDriver-LCD " "Found design unit 1: LcdDriver-LCD" {  } { { "lcdDriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/lcdDriver.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983312 ""} { "Info" "ISGN_ENTITY_NAME" "1 LcdDriver " "Found entity 1: LcdDriver" {  } { { "lcdDriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/lcdDriver.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioural " "Found design unit 1: FIFO-behavioural" {  } { { "fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/fifo.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983327 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/fifo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelentity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelentity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevelEntity " "Found entity 1: topLevelEntity" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_default_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_incr_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983371 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983381 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983381 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983381 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983381 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683983391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_master_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983413 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683983455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioural " "Found design unit 1: FIFO-behavioural" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983459 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/lcddriver.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/systemfile/submodules/lcddriver.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LcdDriver-LCD " "Found design unit 1: LcdDriver-LCD" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983463 ""} { "Info" "ISGN_ENTITY_NAME" "1 LcdDriver " "Found entity 1: LcdDriver" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU " "Found entity 1: systemFile_CPU" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683983466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683983466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_ic_data_module " "Found entity 1: systemFile_CPU_cpu_ic_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_CPU_cpu_ic_tag_module " "Found entity 2: systemFile_CPU_cpu_ic_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_CPU_cpu_bht_module " "Found entity 3: systemFile_CPU_cpu_bht_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_CPU_cpu_register_bank_a_module " "Found entity 4: systemFile_CPU_cpu_register_bank_a_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_CPU_cpu_register_bank_b_module " "Found entity 5: systemFile_CPU_cpu_register_bank_b_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "6 systemFile_CPU_cpu_dc_tag_module " "Found entity 6: systemFile_CPU_cpu_dc_tag_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "7 systemFile_CPU_cpu_dc_data_module " "Found entity 7: systemFile_CPU_cpu_dc_data_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "8 systemFile_CPU_cpu_dc_victim_module " "Found entity 8: systemFile_CPU_cpu_dc_victim_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "9 systemFile_CPU_cpu_nios2_oci_debug " "Found entity 9: systemFile_CPU_cpu_nios2_oci_debug" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "10 systemFile_CPU_cpu_nios2_oci_break " "Found entity 10: systemFile_CPU_cpu_nios2_oci_break" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "11 systemFile_CPU_cpu_nios2_oci_xbrk " "Found entity 11: systemFile_CPU_cpu_nios2_oci_xbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "12 systemFile_CPU_cpu_nios2_oci_dbrk " "Found entity 12: systemFile_CPU_cpu_nios2_oci_dbrk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "13 systemFile_CPU_cpu_nios2_oci_itrace " "Found entity 13: systemFile_CPU_cpu_nios2_oci_itrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "14 systemFile_CPU_cpu_nios2_oci_td_mode " "Found entity 14: systemFile_CPU_cpu_nios2_oci_td_mode" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "15 systemFile_CPU_cpu_nios2_oci_dtrace " "Found entity 15: systemFile_CPU_cpu_nios2_oci_dtrace" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "16 systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "17 systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "18 systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "19 systemFile_CPU_cpu_nios2_oci_fifo " "Found entity 19: systemFile_CPU_cpu_nios2_oci_fifo" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "20 systemFile_CPU_cpu_nios2_oci_pib " "Found entity 20: systemFile_CPU_cpu_nios2_oci_pib" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "21 systemFile_CPU_cpu_nios2_oci_im " "Found entity 21: systemFile_CPU_cpu_nios2_oci_im" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "22 systemFile_CPU_cpu_nios2_performance_monitors " "Found entity 22: systemFile_CPU_cpu_nios2_performance_monitors" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "23 systemFile_CPU_cpu_nios2_avalon_reg " "Found entity 23: systemFile_CPU_cpu_nios2_avalon_reg" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "24 systemFile_CPU_cpu_ociram_sp_ram_module " "Found entity 24: systemFile_CPU_cpu_ociram_sp_ram_module" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "25 systemFile_CPU_cpu_nios2_ocimem " "Found entity 25: systemFile_CPU_cpu_nios2_ocimem" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "26 systemFile_CPU_cpu_nios2_oci " "Found entity 26: systemFile_CPU_cpu_nios2_oci" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""} { "Info" "ISGN_ENTITY_NAME" "27 systemFile_CPU_cpu " "Found entity 27: systemFile_CPU_cpu" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_sysclk " "Found entity 1: systemFile_CPU_cpu_debug_slave_sysclk" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_tck " "Found entity 1: systemFile_CPU_cpu_debug_slave_tck" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_debug_slave_wrapper " "Found entity 1: systemFile_CPU_cpu_debug_slave_wrapper" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_mult_cell " "Found entity 1: systemFile_CPU_cpu_mult_cell" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_CPU_cpu_test_bench " "Found entity 1: systemFile_CPU_cpu_test_bench" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_SDRAM_ctrl_input_efifo_module " "Found entity 1: systemFile_SDRAM_ctrl_input_efifo_module" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984551 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_SDRAM_ctrl " "Found entity 2: systemFile_SDRAM_ctrl" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcdm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcdm.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCDM " "Found entity 1: systemFile_TCDM" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_tcim.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_tcim.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_TCIM " "Found entity 1: systemFile_TCIM" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/systemfile/submodules/systemfile_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_altpll_0_dffpipe_l2c " "Found entity 1: systemFile_altpll_0_dffpipe_l2c" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984568 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_altpll_0_stdsync_sv6 " "Found entity 2: systemFile_altpll_0_stdsync_sv6" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984568 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_altpll_0_altpll_pka2 " "Found entity 3: systemFile_altpll_0_altpll_pka2" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984568 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_altpll_0 " "Found entity 4: systemFile_altpll_0" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_irq_mapper " "Found entity 1: systemFile_irq_mapper" {  } { { "db/ip/systemfile/submodules/systemfile_irq_mapper.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/systemfile/submodules/systemfile_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_jtag_uart_sim_scfifo_w " "Found entity 1: systemFile_jtag_uart_sim_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984581 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_jtag_uart_scfifo_w " "Found entity 2: systemFile_jtag_uart_scfifo_w" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984581 ""} { "Info" "ISGN_ENTITY_NAME" "3 systemFile_jtag_uart_sim_scfifo_r " "Found entity 3: systemFile_jtag_uart_sim_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984581 ""} { "Info" "ISGN_ENTITY_NAME" "4 systemFile_jtag_uart_scfifo_r " "Found entity 4: systemFile_jtag_uart_scfifo_r" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984581 ""} { "Info" "ISGN_ENTITY_NAME" "5 systemFile_jtag_uart " "Found entity 5: systemFile_jtag_uart" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0 " "Found entity 1: systemFile_mm_interconnect_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_cmd_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984653 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router " "Found entity 2: systemFile_mm_interconnect_0_router" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984665 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_001_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984671 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_001 " "Found entity 2: systemFile_mm_interconnect_0_router_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_002_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984687 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_002 " "Found entity 2: systemFile_mm_interconnect_0_router_002" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_003_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984703 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_003 " "Found entity 2: systemFile_mm_interconnect_0_router_003" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_004_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984714 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_004 " "Found entity 2: systemFile_mm_interconnect_0_router_004" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel systemfile_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel systemfile_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at systemfile_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508683984721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_router_008_default_decode " "Found entity 1: systemFile_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984724 ""} { "Info" "ISGN_ENTITY_NAME" "2 systemFile_mm_interconnect_0_router_008 " "Found entity 2: systemFile_mm_interconnect_0_router_008" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_demux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_0_rsp_mux_001 " "Found entity 1: systemFile_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_1 " "Found entity 1: systemFile_mm_interconnect_1" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_mm_interconnect_2 " "Found entity 1: systemFile_mm_interconnect_2" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_performance_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_performance_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_performance_counter_0 " "Found entity 1: systemFile_performance_counter_0" {  } { { "db/ip/systemfile/submodules/systemfile_performance_counter_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_performance_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_sysid " "Found entity 1: systemFile_sysid" {  } { { "db/ip/systemfile/submodules/systemfile_sysid.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/submodules/systemfile_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/submodules/systemfile_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile_timer_0 " "Found entity 1: systemFile_timer_0" {  } { { "db/ip/systemfile/submodules/systemfile_timer_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/systemfile/systemfile.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/systemfile/systemfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 systemFile " "Found entity 1: systemFile" {  } { { "db/ip/systemfile/systemfile.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683984776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683984776 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(318) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1508683984839 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(328) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1508683984839 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(338) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1508683984839 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "systemfile_sdram_ctrl.v(682) " "Verilog HDL or VHDL warning at systemfile_sdram_ctrl.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1508683984841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevelEntity " "Elaborating entity \"topLevelEntity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508683985070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile systemFile:inst " "Elaborating entity \"systemFile\" for hierarchy \"systemFile:inst\"" {  } { { "topLevelEntity.bdf" "inst" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 128 584 1080 576 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683985083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU systemFile:inst\|systemFile_CPU:cpu " "Elaborating entity \"systemFile_CPU\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\"" {  } { { "db/ip/systemfile/systemfile.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683985126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu " "Elaborating entity \"systemFile_CPU_cpu\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu.v" "cpu" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683985236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_test_bench systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench " "Elaborating entity \"systemFile_CPU_cpu_test_bench\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_test_bench:the_systemFile_CPU_cpu_test_bench\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_test_bench" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 6025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data " "Elaborating entity \"systemFile_CPU_cpu_ic_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683986365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683986365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_data_module:systemFile_CPU_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ic_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag " "Elaborating entity \"systemFile_CPU_cpu_ic_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ic_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683986612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683986612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_ic_tag_module:systemFile_CPU_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_bht_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht " "Elaborating entity \"systemFile_CPU_cpu_bht_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_bht" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683986812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683986812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_bht_module:systemFile_CPU_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_a_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a " "Elaborating entity \"systemFile_CPU_cpu_register_bank_a_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_a" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683986899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683987019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683987019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_a_module:systemFile_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_register_bank_b_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b " "Elaborating entity \"systemFile_CPU_cpu_register_bank_b_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_register_bank_b_module:systemFile_CPU_cpu_register_bank_b\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_register_bank_b" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_mult_cell systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell " "Elaborating entity \"systemFile_CPU_cpu_mult_cell\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_mult_cell" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 8880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683987318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683987318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683987992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683988045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683988094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683988122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_tag_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag " "Elaborating entity \"systemFile_CPU_cpu_dc_tag_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_tag" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683988981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jc1 " "Found entity 1: altsyncram_1jc1" {  } { { "db/altsyncram_1jc1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_1jc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683989155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683989155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jc1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated " "Elaborating entity \"altsyncram_1jc1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_tag_module:systemFile_CPU_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1jc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_data_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data " "Elaborating entity \"systemFile_CPU_cpu_dc_data_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_data" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683989402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683989402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_data_module:systemFile_CPU_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_dc_victim_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim " "Elaborating entity \"systemFile_CPU_cpu_dc_victim_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_dc_victim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 9480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683989659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683989659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_dc_victim_module:systemFile_CPU_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 10307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_debug systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_debug\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_debug" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_debug:the_systemFile_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_break systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_break\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_break:the_systemFile_CPU_cpu_nios2_oci_break\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_break" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683989995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_xbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_xbrk:the_systemFile_CPU_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_xbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dbrk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dbrk:the_systemFile_CPU_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dbrk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_itrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_itrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_dtrace systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_dtrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_td_mode systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_dtrace:the_systemFile_CPU_cpu_nios2_oci_dtrace\|systemFile_CPU_cpu_nios2_oci_td_mode:systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683990679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_fifo:the_systemFile_CPU_cpu_nios2_oci_fifo\|systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc:the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_pib systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_pib\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_pib:the_systemFile_CPU_cpu_nios2_oci_pib\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_pib" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_oci_im systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im " "Elaborating entity \"systemFile_CPU_cpu_nios2_oci_im\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_oci_im:the_systemFile_CPU_cpu_nios2_oci_im\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_im" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_avalon_reg systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"systemFile_CPU_cpu_nios2_avalon_reg\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_avalon_reg:the_systemFile_CPU_cpu_nios2_avalon_reg\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_avalon_reg" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_nios2_ocimem systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem " "Elaborating entity \"systemFile_CPU_cpu_nios2_ocimem\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_ocimem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_ociram_sp_ram_module systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram " "Elaborating entity \"systemFile_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "systemFile_CPU_cpu_ociram_sp_ram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683991625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683991625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_nios2_ocimem:the_systemFile_CPU_cpu_nios2_ocimem\|systemFile_CPU_cpu_ociram_sp_ram_module:systemFile_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_wrapper systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_wrapper\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_debug_slave_wrapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_tck systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_tck\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_tck:the_systemFile_CPU_cpu_debug_slave_tck\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_tck" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_CPU_cpu_debug_slave_sysclk systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"systemFile_CPU_cpu_debug_slave_sysclk\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|systemFile_CPU_cpu_debug_slave_sysclk:the_systemFile_CPU_cpu_debug_slave_sysclk\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "the_systemFile_CPU_cpu_debug_slave_sysclk" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\"" {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" "systemFile_CPU_cpu_debug_slave_phy" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683991880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci\|systemFile_CPU_cpu_debug_slave_wrapper:the_systemFile_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:systemFile_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdDriver systemFile:inst\|LcdDriver:lcd " "Elaborating entity \"LcdDriver\" for hierarchy \"systemFile:inst\|LcdDriver:lcd\"" {  } { { "db/ip/systemfile/systemfile.v" "lcd" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992537 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadData_DO lcddriver.vhdl(20) " "VHDL Signal Declaration warning at lcddriver.vhdl(20): used implicit default value for signal \"ReadData_DO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508683992539 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ReadDataValid_SO lcddriver.vhdl(21) " "VHDL Signal Declaration warning at lcddriver.vhdl(21): used implicit default value for signal \"ReadDataValid_SO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508683992540 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Read_Edge_D lcddriver.vhdl(90) " "Verilog HDL or VHDL warning at lcddriver.vhdl(90): object \"Read_Edge_D\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508683992541 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RxStatePres_D lcddriver.vhdl(132) " "VHDL Process Statement warning at lcddriver.vhdl(132): signal \"RxStatePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992543 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RxStatePres_D lcddriver.vhdl(133) " "VHDL Process Statement warning at lcddriver.vhdl(133): signal \"RxStatePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992543 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Write_Edge_D lcddriver.vhdl(142) " "VHDL Process Statement warning at lcddriver.vhdl(142): signal \"Write_Edge_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992544 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address_DI lcddriver.vhdl(144) " "VHDL Process Statement warning at lcddriver.vhdl(144): signal \"Address_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992544 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IsData_D lcddriver.vhdl(152) " "VHDL Process Statement warning at lcddriver.vhdl(152): signal \"IsData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992545 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RxStatePres_D lcddriver.vhdl(153) " "VHDL Process Statement warning at lcddriver.vhdl(153): signal \"RxStatePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992546 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ByteEnable_DI lcddriver.vhdl(156) " "VHDL Process Statement warning at lcddriver.vhdl(156): signal \"ByteEnable_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992546 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BeginBurstTransfer_DI lcddriver.vhdl(169) " "VHDL Process Statement warning at lcddriver.vhdl(169): signal \"BeginBurstTransfer_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992547 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BurstCount_DI lcddriver.vhdl(170) " "VHDL Process Statement warning at lcddriver.vhdl(170): signal \"BurstCount_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992547 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RxStatePres_D lcddriver.vhdl(176) " "VHDL Process Statement warning at lcddriver.vhdl(176): signal \"RxStatePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992547 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FifoFull_D lcddriver.vhdl(183) " "VHDL Process Statement warning at lcddriver.vhdl(183): signal \"FifoFull_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992548 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RxStatePres_D lcddriver.vhdl(185) " "VHDL Process Statement warning at lcddriver.vhdl(185): signal \"RxStatePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992548 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_DI lcddriver.vhdl(187) " "VHDL Process Statement warning at lcddriver.vhdl(187): signal \"WriteData_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992548 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BitEnable_D lcddriver.vhdl(187) " "VHDL Process Statement warning at lcddriver.vhdl(187): signal \"BitEnable_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992549 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FifoFull_D lcddriver.vhdl(194) " "VHDL Process Statement warning at lcddriver.vhdl(194): signal \"FifoFull_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992549 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FifoFull_D lcddriver.vhdl(209) " "VHDL Process Statement warning at lcddriver.vhdl(209): signal \"FifoFull_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992550 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteData_DI lcddriver.vhdl(214) " "VHDL Process Statement warning at lcddriver.vhdl(214): signal \"WriteData_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992550 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BitEnable_D lcddriver.vhdl(214) " "VHDL Process Statement warning at lcddriver.vhdl(214): signal \"BitEnable_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992550 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IsData_D lcddriver.vhdl(225) " "VHDL Process Statement warning at lcddriver.vhdl(225): signal \"IsData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992551 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WaitReq_SO lcddriver.vhdl(129) " "VHDL Process Statement warning at lcddriver.vhdl(129): inferring latch(es) for signal or variable \"WaitReq_SO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992556 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Push_S lcddriver.vhdl(129) " "VHDL Process Statement warning at lcddriver.vhdl(129): inferring latch(es) for signal or variable \"Push_S\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992556 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RxData_D lcddriver.vhdl(129) " "VHDL Process Statement warning at lcddriver.vhdl(129): inferring latch(es) for signal or variable \"RxData_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992557 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BurstCount_D lcddriver.vhdl(129) " "VHDL Process Statement warning at lcddriver.vhdl(129): inferring latch(es) for signal or variable \"BurstCount_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992558 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IsData_D lcddriver.vhdl(129) " "VHDL Process Statement warning at lcddriver.vhdl(129): inferring latch(es) for signal or variable \"IsData_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992559 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BitEnable_D lcddriver.vhdl(129) " "VHDL Process Statement warning at lcddriver.vhdl(129): inferring latch(es) for signal or variable \"BitEnable_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992559 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxStatePres_D lcddriver.vhdl(256) " "VHDL Process Statement warning at lcddriver.vhdl(256): signal \"TxStatePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992561 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxStatePres_D lcddriver.vhdl(257) " "VHDL Process Statement warning at lcddriver.vhdl(257): signal \"TxStatePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992561 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FifoEmpty_D lcddriver.vhdl(281) " "VHDL Process Statement warning at lcddriver.vhdl(281): signal \"FifoEmpty_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992563 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxData_D lcddriver.vhdl(292) " "VHDL Process Statement warning at lcddriver.vhdl(292): signal \"TxData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992564 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TxData_D lcddriver.vhdl(304) " "VHDL Process Statement warning at lcddriver.vhdl(304): signal \"TxData_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992564 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Pop_S lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"Pop_S\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DB_DIO lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"DB_DIO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rd_NSO lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"Rd_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Wr_NSO lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"Wr_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cs_NSO lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"Cs_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DC_NSO lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"DC_NSO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LcdReset_NRO lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"LcdReset_NRO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IM0_SO lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"IM0_SO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992568 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "idleCount_D lcddriver.vhdl(253) " "VHDL Process Statement warning at lcddriver.vhdl(253): inferring latch(es) for signal or variable \"idleCount_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992569 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[0\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[0\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992572 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[1\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[1\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992572 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[2\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[2\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[3\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[3\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[4\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[4\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[5\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[5\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[6\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[6\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[7\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[7\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[8\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[8\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[9\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[9\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992573 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[10\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[10\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[11\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[11\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[12\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[12\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[13\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[13\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[14\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[14\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[15\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[15\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[16\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[16\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[17\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[17\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[18\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[18\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[19\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[19\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992574 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[20\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[20\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992575 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[21\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[21\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992575 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[22\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[22\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992575 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[23\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[23\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992575 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[24\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[24\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992575 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[25\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[25\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992575 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[26\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[26\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992575 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[27\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[27\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992576 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[28\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[28\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992576 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[29\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[29\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992576 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicTx:idleCount_D\[30\] lcddriver.vhdl(253) " "Inferred latch for \"logicTx:idleCount_D\[30\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992576 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IM0_SO lcddriver.vhdl(253) " "Inferred latch for \"IM0_SO\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992576 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LcdReset_NRO lcddriver.vhdl(253) " "Inferred latch for \"LcdReset_NRO\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992576 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_NSO lcddriver.vhdl(253) " "Inferred latch for \"DC_NSO\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992577 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cs_NSO lcddriver.vhdl(253) " "Inferred latch for \"Cs_NSO\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992577 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wr_NSO lcddriver.vhdl(253) " "Inferred latch for \"Wr_NSO\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992577 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_NSO lcddriver.vhdl(253) " "Inferred latch for \"Rd_NSO\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992577 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[0\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[0\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992577 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[1\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[1\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992577 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[2\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[2\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992577 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[3\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[3\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992578 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[4\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[4\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992578 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[5\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[5\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992578 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[6\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[6\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992578 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[7\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[7\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992578 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[8\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[8\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992578 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[9\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[9\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992578 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[10\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[10\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[11\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[11\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[12\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[12\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[13\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[13\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[14\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[14\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DB_DIO\[15\] lcddriver.vhdl(253) " "Inferred latch for \"DB_DIO\[15\]\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Pop_S lcddriver.vhdl(253) " "Inferred latch for \"Pop_S\" at lcddriver.vhdl(253)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[0\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[0\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992579 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[1\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[1\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[2\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[2\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[3\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[3\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[4\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[4\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[5\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[5\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[6\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[6\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[7\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[7\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[8\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[8\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992580 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[9\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[9\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[10\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[10\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[11\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[11\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[12\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[12\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[13\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[13\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[14\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[14\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BitEnable_D\[15\] lcddriver.vhdl(129) " "Inferred latch for \"BitEnable_D\[15\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IsData_D lcddriver.vhdl(129) " "Inferred latch for \"IsData_D\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[0\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[0\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[1\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[1\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[2\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[2\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[3\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[3\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992581 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[4\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[4\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[5\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[5\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[6\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[6\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[7\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[7\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[8\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[8\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[9\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[9\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[10\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[10\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[11\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[11\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[12\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[12\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[13\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[13\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992582 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[14\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[14\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992583 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[15\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[15\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992583 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[16\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[16\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992583 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[17\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[17\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992583 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[18\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[18\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992583 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[19\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[19\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[20\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[20\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[21\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[21\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[22\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[22\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[23\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[23\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[24\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[24\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[25\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[25\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[26\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[26\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[27\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[27\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[28\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[28\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[29\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[29\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992584 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicRx:BurstCount_D\[30\] lcddriver.vhdl(129) " "Inferred latch for \"logicRx:BurstCount_D\[30\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992585 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[0\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[0\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992585 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[1\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[1\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992585 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[2\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[2\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992585 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[3\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[3\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992585 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[4\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[4\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992585 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[5\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[5\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992586 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[6\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[6\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992586 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[7\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[7\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992586 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[8\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[8\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992586 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[9\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[9\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992586 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[10\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[10\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992586 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[11\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[11\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992587 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[12\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[12\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992587 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[13\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[13\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992587 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[14\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[14\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992588 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RxData_D\[15\] lcddriver.vhdl(129) " "Inferred latch for \"RxData_D\[15\]\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992588 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Push_S lcddriver.vhdl(129) " "Inferred latch for \"Push_S\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992588 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WaitReq_SO lcddriver.vhdl(129) " "Inferred latch for \"WaitReq_SO\" at lcddriver.vhdl(129)" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992588 "|topLevelEntity|systemFile:inst|LcdDriver:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer " "Elaborating entity \"FIFO\" for hierarchy \"systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "dataBuffer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992630 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statePres_D fifo.vhdl(71) " "VHDL Process Statement warning at fifo.vhdl(71): signal \"statePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992632 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statePres_D fifo.vhdl(72) " "VHDL Process Statement warning at fifo.vhdl(72): signal \"statePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992632 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Push_Edge_D fifo.vhdl(86) " "VHDL Process Statement warning at fifo.vhdl(86): signal \"Push_Edge_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992632 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(87) " "VHDL Process Statement warning at fifo.vhdl(87): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992632 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(88) " "VHDL Process Statement warning at fifo.vhdl(88): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992632 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(89) " "VHDL Process Statement warning at fifo.vhdl(89): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992633 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(94) " "VHDL Process Statement warning at fifo.vhdl(94): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992633 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_DI fifo.vhdl(95) " "VHDL Process Statement warning at fifo.vhdl(95): signal \"Data_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992633 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(95) " "VHDL Process Statement warning at fifo.vhdl(95): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992633 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(99) " "VHDL Process Statement warning at fifo.vhdl(99): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992633 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pop_Edge_D fifo.vhdl(107) " "VHDL Process Statement warning at fifo.vhdl(107): signal \"Pop_Edge_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(108) " "VHDL Process Statement warning at fifo.vhdl(108): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(109) " "VHDL Process Statement warning at fifo.vhdl(109): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(110) " "VHDL Process Statement warning at fifo.vhdl(110): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(115) " "VHDL Process Statement warning at fifo.vhdl(115): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_DI fifo.vhdl(116) " "VHDL Process Statement warning at fifo.vhdl(116): signal \"Data_DI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992634 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "head_D fifo.vhdl(116) " "VHDL Process Statement warning at fifo.vhdl(116): signal \"head_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992635 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Pop_Edge_D fifo.vhdl(120) " "VHDL Process Statement warning at fifo.vhdl(120): signal \"Pop_Edge_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992635 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(121) " "VHDL Process Statement warning at fifo.vhdl(121): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992635 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_D fifo.vhdl(122) " "VHDL Process Statement warning at fifo.vhdl(122): signal \"data_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992635 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(122) " "VHDL Process Statement warning at fifo.vhdl(122): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992635 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(124) " "VHDL Process Statement warning at fifo.vhdl(124): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992635 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tail_D fifo.vhdl(125) " "VHDL Process Statement warning at fifo.vhdl(125): signal \"tail_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992636 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(130) " "VHDL Process Statement warning at fifo.vhdl(130): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992636 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(134) " "VHDL Process Statement warning at fifo.vhdl(134): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992636 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(136) " "VHDL Process Statement warning at fifo.vhdl(136): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992636 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statePres_D fifo.vhdl(139) " "VHDL Process Statement warning at fifo.vhdl(139): signal \"statePres_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992636 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "numEl_D fifo.vhdl(145) " "VHDL Process Statement warning at fifo.vhdl(145): signal \"numEl_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508683992637 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_DO fifo.vhdl(69) " "VHDL Process Statement warning at fifo.vhdl(69): inferring latch(es) for signal or variable \"Data_DO\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992640 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numEl_D fifo.vhdl(69) " "VHDL Process Statement warning at fifo.vhdl(69): inferring latch(es) for signal or variable \"numEl_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992640 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "head_D fifo.vhdl(69) " "VHDL Process Statement warning at fifo.vhdl(69): inferring latch(es) for signal or variable \"head_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992641 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tail_D fifo.vhdl(69) " "VHDL Process Statement warning at fifo.vhdl(69): inferring latch(es) for signal or variable \"tail_D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508683992642 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[0\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[0\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992663 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[1\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[1\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992664 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[2\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[2\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992664 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[3\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[3\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992665 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[4\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[4\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992666 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[5\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[5\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992666 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[6\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[6\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992667 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[7\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[7\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992667 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[8\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[8\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992668 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[9\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[9\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992668 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[10\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[10\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992669 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[11\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[11\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992669 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[12\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[12\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992669 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[13\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[13\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992670 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[14\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[14\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992670 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[15\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[15\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992670 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[16\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[16\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992671 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[17\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[17\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992671 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[18\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[18\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992671 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[19\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[19\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992672 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[20\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[20\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992672 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[21\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[21\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992673 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[22\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[22\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992673 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[23\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[23\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992673 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[24\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[24\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992673 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[25\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[25\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992674 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[26\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[26\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992674 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[27\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[27\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992674 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[28\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[28\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992675 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[29\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[29\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992675 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tail_D\[30\] fifo.vhdl(69) " "Inferred latch for \"tail_D\[30\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992676 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[0\] fifo.vhdl(69) " "Inferred latch for \"head_D\[0\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992676 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[1\] fifo.vhdl(69) " "Inferred latch for \"head_D\[1\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992676 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[2\] fifo.vhdl(69) " "Inferred latch for \"head_D\[2\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992677 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[3\] fifo.vhdl(69) " "Inferred latch for \"head_D\[3\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992677 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[4\] fifo.vhdl(69) " "Inferred latch for \"head_D\[4\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992678 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[5\] fifo.vhdl(69) " "Inferred latch for \"head_D\[5\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992678 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[6\] fifo.vhdl(69) " "Inferred latch for \"head_D\[6\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992678 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[7\] fifo.vhdl(69) " "Inferred latch for \"head_D\[7\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992679 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[8\] fifo.vhdl(69) " "Inferred latch for \"head_D\[8\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992679 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[9\] fifo.vhdl(69) " "Inferred latch for \"head_D\[9\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992680 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[10\] fifo.vhdl(69) " "Inferred latch for \"head_D\[10\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992680 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[11\] fifo.vhdl(69) " "Inferred latch for \"head_D\[11\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992680 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[12\] fifo.vhdl(69) " "Inferred latch for \"head_D\[12\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992681 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[13\] fifo.vhdl(69) " "Inferred latch for \"head_D\[13\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992681 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[14\] fifo.vhdl(69) " "Inferred latch for \"head_D\[14\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992682 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[15\] fifo.vhdl(69) " "Inferred latch for \"head_D\[15\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992682 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[16\] fifo.vhdl(69) " "Inferred latch for \"head_D\[16\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992682 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[17\] fifo.vhdl(69) " "Inferred latch for \"head_D\[17\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992683 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[18\] fifo.vhdl(69) " "Inferred latch for \"head_D\[18\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992683 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[19\] fifo.vhdl(69) " "Inferred latch for \"head_D\[19\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992684 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[20\] fifo.vhdl(69) " "Inferred latch for \"head_D\[20\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992684 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[21\] fifo.vhdl(69) " "Inferred latch for \"head_D\[21\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992684 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[22\] fifo.vhdl(69) " "Inferred latch for \"head_D\[22\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992685 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[23\] fifo.vhdl(69) " "Inferred latch for \"head_D\[23\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992685 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[24\] fifo.vhdl(69) " "Inferred latch for \"head_D\[24\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992686 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[25\] fifo.vhdl(69) " "Inferred latch for \"head_D\[25\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992686 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[26\] fifo.vhdl(69) " "Inferred latch for \"head_D\[26\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992687 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[27\] fifo.vhdl(69) " "Inferred latch for \"head_D\[27\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992687 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[28\] fifo.vhdl(69) " "Inferred latch for \"head_D\[28\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992688 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[29\] fifo.vhdl(69) " "Inferred latch for \"head_D\[29\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992688 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_D\[30\] fifo.vhdl(69) " "Inferred latch for \"head_D\[30\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992689 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[0\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[0\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992689 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[1\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[1\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992690 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[2\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[2\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992690 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[3\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[3\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992690 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[4\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[4\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992691 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[5\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[5\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992691 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[6\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[6\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992692 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[7\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[7\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992692 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[8\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[8\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992693 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[9\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[9\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992693 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[10\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[10\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992693 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[11\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[11\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992693 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[12\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[12\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992693 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[13\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[13\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992693 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[14\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[14\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992693 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[15\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[15\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992694 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[16\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[16\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992694 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[17\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[17\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992694 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[18\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[18\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992694 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[19\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[19\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992694 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[20\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[20\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992695 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[21\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[21\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992695 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[22\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[22\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992695 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[23\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[23\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992695 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[24\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[24\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992695 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[25\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[25\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992695 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[26\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[26\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[27\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[27\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[28\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[28\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[29\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[29\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numEl_D\[30\] fifo.vhdl(69) " "Inferred latch for \"numEl_D\[30\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[0\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[0\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[1\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[1\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[2\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[2\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[3\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[3\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992696 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[4\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[4\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992697 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[5\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[5\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992697 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[6\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[6\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992697 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[7\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[7\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992697 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[8\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[8\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992697 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[9\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[9\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992697 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[10\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[10\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992698 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[11\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[11\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992698 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[12\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[12\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992698 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[13\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[13\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992698 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[14\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[14\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992698 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_DO\[15\] fifo.vhdl(69) " "Inferred latch for \"Data_DO\[15\]\" at fifo.vhdl(69)" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683992699 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl " "Elaborating entity \"systemFile_SDRAM_ctrl\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\"" {  } { { "db/ip/systemfile/systemfile.v" "sdram_ctrl" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_SDRAM_ctrl_input_efifo_module systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module " "Elaborating entity \"systemFile_SDRAM_ctrl_input_efifo_module\" for hierarchy \"systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|systemFile_SDRAM_ctrl_input_efifo_module:the_systemFile_SDRAM_ctrl_input_efifo_module\"" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "the_systemFile_SDRAM_ctrl_input_efifo_module" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCDM systemFile:inst\|systemFile_TCDM:tcdm " "Elaborating entity \"systemFile_TCDM\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\"" {  } { { "db/ip/systemfile/systemfile.v" "tcdm" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683992956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCDM.hex " "Parameter \"init_file\" = \"systemFile_TCDM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993008 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcdm.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcdm.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508683993008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pag1 " "Found entity 1: altsyncram_pag1" {  } { { "db/altsyncram_pag1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683993086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683993086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pag1 systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated " "Elaborating entity \"altsyncram_pag1\" for hierarchy \"systemFile:inst\|systemFile_TCDM:tcdm\|altsyncram:the_altsyncram\|altsyncram_pag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_TCIM systemFile:inst\|systemFile_TCIM:tcim " "Elaborating entity \"systemFile_TCIM\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\"" {  } { { "db/ip/systemfile/systemfile.v" "tcim" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "the_altsyncram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram " "Instantiated megafunction \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemFile_TCIM.hex " "Parameter \"init_file\" = \"systemFile_TCIM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683993334 ""}  } { { "db/ip/systemfile/submodules/systemfile_tcim.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_tcim.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508683993334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pk22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pk22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pk22 " "Found entity 1: altsyncram_pk22" {  } { { "db/altsyncram_pk22.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_pk22.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683993468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683993468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pk22 systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated " "Elaborating entity \"altsyncram_pk22\" for hierarchy \"systemFile:inst\|systemFile_TCIM:tcim\|altsyncram:the_altsyncram\|altsyncram_pk22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0 systemFile:inst\|systemFile_altpll_0:altpll_0 " "Elaborating entity \"systemFile_altpll_0\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\"" {  } { { "db/ip/systemfile/systemfile.v" "altpll_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_stdsync_sv6 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"systemFile_altpll_0_stdsync_sv6\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "stdsync2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_dffpipe_l2c systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"systemFile_altpll_0_dffpipe_l2c\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_stdsync_sv6:stdsync2\|systemFile_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "dffpipe3" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683993989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_altpll_0_altpll_pka2 systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1 " "Elaborating entity \"systemFile_altpll_0_altpll_pka2\" for hierarchy \"systemFile:inst\|systemFile_altpll_0:altpll_0\|systemFile_altpll_0_altpll_pka2:sd1\"" {  } { { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "sd1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart systemFile:inst\|systemFile_jtag_uart:jtag_uart " "Elaborating entity \"systemFile_jtag_uart\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\"" {  } { { "db/ip/systemfile/systemfile.v" "jtag_uart" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_w systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w " "Elaborating entity \"systemFile_jtag_uart_scfifo_w\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_w" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "wfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683994459 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508683994459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683994530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683994530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683994601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683994601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683994637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683994637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683994755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683994755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683994844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683994844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508683994992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508683994992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_w:the_systemFile_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683994994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_jtag_uart_scfifo_r systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r " "Elaborating entity \"systemFile_jtag_uart_scfifo_r\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|systemFile_jtag_uart_scfifo_r:the_systemFile_jtag_uart_scfifo_r\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "the_systemFile_jtag_uart_scfifo_r" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "systemFile_jtag_uart_alt_jtag_atlantic" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683995718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683995718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683995718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508683995718 ""}  } { { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508683995718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"systemFile:inst\|systemFile_jtag_uart:jtag_uart\|alt_jtag_atlantic:systemFile_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_performance_counter_0 systemFile:inst\|systemFile_performance_counter_0:performance_counter_0 " "Elaborating entity \"systemFile_performance_counter_0\" for hierarchy \"systemFile:inst\|systemFile_performance_counter_0:performance_counter_0\"" {  } { { "db/ip/systemfile/systemfile.v" "performance_counter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683995905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_sysid systemFile:inst\|systemFile_sysid:sysid " "Elaborating entity \"systemFile_sysid\" for hierarchy \"systemFile:inst\|systemFile_sysid:sysid\"" {  } { { "db/ip/systemfile/systemfile.v" "sysid" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683996454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_timer_0 systemFile:inst\|systemFile_timer_0:timer_0 " "Elaborating entity \"systemFile_timer_0\" for hierarchy \"systemFile:inst\|systemFile_timer_0:timer_0\"" {  } { { "db/ip/systemfile/systemfile.v" "timer_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683996466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"systemFile_mm_interconnect_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683996488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_lcd_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_lcd_avalon_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:performance_counter_0_control_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "performance_counter_0_control_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tcim_s2_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "tcim_s2_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lcd_lcd_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_lcd_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lcd_lcd_avalon_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rsp_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rdata_fifo" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router " "Elaborating entity \"systemFile_mm_interconnect_0_router\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router:router\|systemFile_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"systemFile_mm_interconnect_0_router_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_001_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_001_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_001:router_001\|systemFile_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"systemFile_mm_interconnect_0_router_002\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_002" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_002_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_002_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_002:router_002\|systemFile_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"systemFile_mm_interconnect_0_router_003\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_003" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_003_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_003_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_003:router_003\|systemFile_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"systemFile_mm_interconnect_0_router_004\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_004" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_004_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_004_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_004:router_004\|systemFile_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683997999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_008 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"systemFile_mm_interconnect_0_router_008\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "router_008" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_router_008_default_decode systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\|systemFile_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"systemFile_mm_interconnect_0_router_008_default_decode\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_router_008:router_008\|systemFile_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "sdram_ctrl_s1_burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_cmd_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_cmd_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_demux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_demux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_rsp_mux_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"systemFile_mm_interconnect_0_rsp_mux_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_cmd_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_cmd_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "lcd_lcd_avalon_slave_rsp_width_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508683998708 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508683998710 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508683998711 "|topLevelEntity|systemFile:inst|systemFile_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_lcd_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "crosser" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|systemFile_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0.v" 4075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|systemFile_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|systemFile_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_1 systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"systemFile_mm_interconnect_1\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683998981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_tightly_coupled_data_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "cpu_tightly_coupled_data_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tcdm_s1_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" "tcdm_s1_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_1.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_mm_interconnect_2 systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"systemFile_mm_interconnect_2\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/systemfile/systemfile.v" "mm_interconnect_2" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"systemFile:inst\|systemFile_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_tightly_coupled_instruction_master_0_translator\"" {  } { { "db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" "cpu_tightly_coupled_instruction_master_0_translator" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_mm_interconnect_2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFile_irq_mapper systemFile:inst\|systemFile_irq_mapper:irq_mapper " "Elaborating entity \"systemFile_irq_mapper\" for hierarchy \"systemFile:inst\|systemFile_irq_mapper:irq_mapper\"" {  } { { "db/ip/systemfile/systemfile.v" "irq_mapper" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/systemfile/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller systemFile:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"systemFile:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/systemfile/systemfile.v" "rst_controller_001" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/systemfile.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508683999215 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_systemFile_CPU_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_systemFile_CPU_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "the_systemFile_CPU_cpu_nios2_oci_itrace" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1508684001410 "|topLevelEntity|systemFile:inst|systemFile_CPU:cpu|systemFile_CPU_cpu:cpu|systemFile_CPU_cpu_nios2_oci:the_systemFile_CPU_cpu_nios2_oci|systemFile_CPU_cpu_nios2_oci_itrace:the_systemFile_CPU_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508684003034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.22.16:53:31 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl " "2017.10.22.16:53:31 Progress: Loading sld89fabb54/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684011736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684016064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684016400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684019523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684019706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684019936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684020100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684020126 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684020140 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1508684020863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld89fabb54/alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684021804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684021804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684021958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684021958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684021962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684021962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684022055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684022055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684022266 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684022266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684022266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/sld89fabb54/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684022362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684022362 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem " "RAM logic \"systemFile:inst\|systemFile_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1508684029011 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1508684029011 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684035023 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684035023 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684035023 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1508684035023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508684035188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035188 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508684035188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684035264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684035264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508684035316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"systemFile:inst\|systemFile_CPU:cpu\|systemFile_CPU_cpu:cpu\|systemFile_CPU_cpu_mult_cell:the_systemFile_CPU_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684035317 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508684035317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508684035425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684035425 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1508684037300 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1508684037300 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1508684037397 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1508684037397 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1508684037397 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1508684037397 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1508684037398 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508684037454 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[15\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[15\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[14\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[14\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[13\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[13\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[12\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[12\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[11\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[11\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[10\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[10\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[9\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[9\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[8\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[8\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1508684037739 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1508684037739 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|Cs_NSO systemFile:inst\|LcdDriver:lcd\|Wr_NSO " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|Cs_NSO\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|Wr_NSO\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[8\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[9\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[9\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[10\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[10\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[11\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[11\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[12\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[12\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[13\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[13\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[14\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[14\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[15\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[0\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[1\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[1\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[2\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[2\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[3\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[3\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[4\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[4\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[5\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[5\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[6\] systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\] " "Duplicate LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[6\]\" merged with LATCH primitive \"systemFile:inst\|LcdDriver:lcd\|BitEnable_D\[7\]\"" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1508684037935 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1508684037935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DC_NSO " "Latch systemFile:inst\|LcdDriver:lcd\|DC_NSO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037954 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037954 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[16\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[17\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[18\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037955 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[19\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[20\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[21\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[22\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[23\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[24\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[25\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[26\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[27\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[28\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[29\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[30\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037956 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037956 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicTx:idleCount_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[15\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[14\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[13\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[12\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[11\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[10\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[9\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[8\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[7\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037957 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[6\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[5\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[4\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[3\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[2\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[1\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|DB_DIO\[0\]\$latch " "Latch systemFile:inst\|LcdDriver:lcd\|DB_DIO\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStateTx" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 253 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|WaitReq_SO " "Latch systemFile:inst\|LcdDriver:lcd\|WaitReq_SO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037958 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[16\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[17\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[18\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037960 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[19\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[20\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[21\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[22\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[23\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[24\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[25\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[26\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[27\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[28\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037961 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[29\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037962 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[30\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037962 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037962 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037962 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037962 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037962 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037962 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037963 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037963 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037963 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037963 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037963 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037963 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037963 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037963 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037964 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037964 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037964 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037964 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037964 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037964 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037964 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037964 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037965 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037965 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037965 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037965 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037966 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037966 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037993 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037993 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[16\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[17\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[18\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037994 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[19\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[20\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[21\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[22\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[23\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[24\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[25\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[26\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[27\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[28\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[29\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[30\] " "Latch systemFile:inst\|LcdDriver:lcd\|\\logicRx:BurstCount_D\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPush" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037995 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|IsData_D " "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|Write_Edge_D " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|Write_Edge_D" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037996 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[15\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[16\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[17\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[18\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[19\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[20\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[21\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[22\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[23\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037997 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[24\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[25\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[26\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[27\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[28\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[29\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[30\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|tail_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateFilling" {  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[14\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037998 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[13\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[12\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[11\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[10\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[9\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[8\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[7\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[6\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[5\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[4\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684037999 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684037999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[3\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684038000 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684038000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[2\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684038000 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684038000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[1\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684038000 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684038000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "systemFile:inst\|LcdDriver:lcd\|RxData_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|RxData_D\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier " "Ports D and ENA on the latch are fed by the same signal systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPrePushDataIdentifier" {  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1508684038000 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 129 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1508684038000 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 442 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_sdram_ctrl.v" 306 -1 0 } } { "db/ip/systemfile/submodules/altera_reset_synchronizer.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 352 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7706 -1 0 } } { "db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/systemfile/submodules/systemfile_jtag_uart.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 2618 -1 0 } } { "db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5943 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 7715 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 4070 -1 0 } } { "db/ip/systemfile/submodules/systemfile_cpu_cpu.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.v" 5856 -1 0 } } { "db/ip/systemfile/submodules/systemfile_altpll_0.v" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/systemfile_altpll_0.v" 267 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1508684038067 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1508684038067 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 264 264 440 280 "LCD_DATA\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508684045285 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1508684045285 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 456 264 440 472 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508684045287 "|topLevelEntity|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_READn VCC " "Pin \"LCD_READn\" is stuck at VCC" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 280 264 440 296 "LCD_READn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508684045287 "|topLevelEntity|LCD_READn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RESETn GND " "Pin \"LCD_RESETn\" is stuck at GND" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 248 264 440 264 "LCD_RESETn" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508684045287 "|topLevelEntity|LCD_RESETn"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_IM0 GND " "Pin \"LCD_IM0\" is stuck at GND" {  } { { "topLevelEntity.bdf" "" { Schematic "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/topLevelEntity.bdf" { { 328 264 440 344 "LCD_IM0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508684045287 "|topLevelEntity|LCD_IM0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508684045287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508684046525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "703 " "703 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508684062163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508684062890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg " "Generated suppressed messages file D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/output_files/mainRevision.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684064294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508684066977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508684066977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14950 " "Implemented 14950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508684068516 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508684068516 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1508684068516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14563 " "Implemented 14563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1508684068516 ""} { "Info" "ICUT_CUT_TM_RAMS" "313 " "Implemented 313 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1508684068516 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1508684068516 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1508684068516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508684068516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 479 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 479 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508684068709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 16:54:28 2017 " "Processing ended: Sun Oct 22 16:54:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508684068709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:41 " "Elapsed time: 00:02:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508684068709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:17 " "Total CPU time (on all processors): 00:04:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508684068709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508684068709 ""}
