// Seed: 1674469790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    .id_10(id_9)
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  assign id_8 = 1;
  wire id_15;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input wor id_5,
    id_8,
    input supply0 id_6
);
  always id_0 = id_6 >= id_5;
  wand id_9, id_10;
  wire id_11;
  tri0 id_12 = id_5;
  wire id_13;
  id_14 :
  assert property (@(-1'b0) 1) $display(1 - id_1, id_6);
  always id_8 <= id_9 & 1'b0;
  wire id_15;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_11,
      id_13,
      id_9,
      id_15,
      id_15,
      id_14,
      id_11
  );
  wire id_16;
  wire id_17;
endmodule
