TimeQuest Timing Analyzer report for main
Mon Oct 28 16:32:00 2013
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clock'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clock'
 47. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'clock'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; main                                             ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; main.sdc      ; OK     ; Mon Oct 28 16:31:57 2013 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 117.21 MHz ; 117.21 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.326 ; 0.000         ;
; clock                                                ; 11.829 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.024 ; -0.781        ;
; clock                                                ; 5.070  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.529  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.223 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.326 ; rx                        ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.421      ;
; 11.326 ; rx                        ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.421      ;
; 11.326 ; rx                        ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.421      ;
; 11.326 ; rx                        ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.421      ;
; 11.326 ; rx                        ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.421      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.509 ; rx                        ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.228      ;
; 11.551 ; rx                        ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.186      ;
; 11.551 ; rx                        ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.186      ;
; 11.551 ; rx                        ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.186      ;
; 11.551 ; rx                        ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.186      ;
; 11.569 ; rx                        ; uartcom:u|transfer_reg[2]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.172      ;
; 11.821 ; rx                        ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 5.926      ;
; 11.898 ; rx                        ; uartcom:u|led_start_reg    ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.823      ;
; 11.920 ; rx                        ; uartcom:u|transfer_reg[0]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 5.809      ;
; 11.921 ; rx                        ; uartcom:u|transfer_reg[1]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 5.808      ;
; 11.931 ; rx                        ; uartcom:u|transfer_reg[3]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 5.781      ;
; 11.931 ; rx                        ; uartcom:u|transfer_reg[4]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 5.781      ;
; 12.073 ; rx                        ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 5.674      ;
; 12.089 ; rx                        ; uartcom:u|transfer_reg[7]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 5.657      ;
; 12.228 ; rx                        ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 5.510      ;
; 12.387 ; rx                        ; uartcom:u|transfer_reg[5]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 5.355      ;
; 12.387 ; rx                        ; uartcom:u|transfer_reg[6]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 5.355      ;
; 91.468 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 8.025      ;
; 91.545 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.948      ;
; 91.627 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.866      ;
; 91.662 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.831      ;
; 91.739 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.754      ;
; 91.775 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 7.730      ;
; 91.783 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.710      ;
; 91.821 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.672      ;
; 91.852 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 7.653      ;
; 91.912 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.564      ;
; 91.934 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 7.571      ;
; 91.966 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.510      ;
; 91.977 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.516      ;
; 91.989 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.487      ;
; 92.043 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.433      ;
; 92.071 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.405      ;
; 92.088 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.405      ;
; 92.090 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 7.415      ;
; 92.125 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.351      ;
; 92.227 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.249      ;
; 92.281 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 7.195      ;
; 92.282 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 7.211      ;
; 92.290 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 7.212      ;
; 92.395 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 7.110      ;
; 92.452 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 7.050      ;
; 92.484 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 7.018      ;
; 92.532 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 6.944      ;
; 92.535 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 6.968      ;
; 92.553 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 6.940      ;
; 92.574 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.928      ;
; 92.582 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.920      ;
; 92.586 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 6.890      ;
; 92.597 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.484     ; 6.917      ;
; 92.631 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.871      ;
; 92.646 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.856      ;
; 92.654 ; uartcom:u|tx_reg          ; uartcom:u|tx_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.857      ;
; 92.715 ; uartcom:u|i_reg[2]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 6.788      ;
; 92.729 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 6.774      ;
; 92.734 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.513     ; 6.751      ;
; 92.747 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.505     ; 6.746      ;
; 92.749 ; uartcom:u|counter_reg[4]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.753      ;
; 92.759 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.484     ; 6.755      ;
; 92.764 ; uartcom:u|counter_reg[0]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.738      ;
; 92.768 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.734      ;
; 92.776 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.726      ;
; 92.788 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.513     ; 6.697      ;
; 92.791 ; uartcom:u|i_reg1[1]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.489     ; 6.718      ;
; 92.817 ; uartcom:u|counter_reg[6]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.685      ;
; 92.825 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.677      ;
; 92.842 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.483     ; 6.673      ;
; 92.853 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.657      ;
; 92.860 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 6.645      ;
; 92.878 ; uartcom:u|counter_reg[3]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.624      ;
; 92.881 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.484     ; 6.633      ;
; 92.889 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.484     ; 6.625      ;
; 92.896 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.513     ; 6.589      ;
; 92.909 ; uartcom:u|i_reg[2]        ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 6.594      ;
; 92.919 ; uartcom:u|i_reg1[3]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.489     ; 6.590      ;
; 92.923 ; uartcom:u|i_reg1[1]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.489     ; 6.586      ;
; 92.925 ; uartcom:u|i_reg[1]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 6.578      ;
; 92.930 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 6.580      ;
; 92.938 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.484     ; 6.576      ;
; 92.940 ; uartcom:u|i_reg1[1]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.489     ; 6.569      ;
; 92.943 ; uartcom:u|counter_reg[4]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.559      ;
; 92.950 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.513     ; 6.535      ;
; 92.958 ; uartcom:u|counter_reg[0]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 6.544      ;
; 92.979 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.512     ; 6.507      ;
; 92.980 ; uartcom:u|i_reg1[11]      ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.489     ; 6.529      ;
; 92.987 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.492     ; 6.519      ;
; 92.989 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.492     ; 6.517      ;
; 92.997 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.522     ; 6.479      ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                           ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.829 ; uartcom:u|tx_reg          ; tx          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.272     ; 5.809      ;
; 11.991 ; uartcom:u|led_start_reg   ; led_show[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.249     ; 5.670      ;
; 14.026 ; uartcom:u|transfer_reg[5] ; led_show[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.271     ; 3.613      ;
; 14.035 ; uartcom:u|transfer_reg[6] ; led_show[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.271     ; 3.604      ;
; 14.046 ; uartcom:u|transfer_reg[2] ; led_show[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.270     ; 3.594      ;
; 14.055 ; uartcom:u|transfer_reg[1] ; led_show[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.258     ; 3.597      ;
; 14.059 ; uartcom:u|transfer_reg[0] ; led_show[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.258     ; 3.593      ;
; 14.068 ; uartcom:u|transfer_reg[7] ; led_show[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.275     ; 3.567      ;
; 14.082 ; uartcom:u|transfer_reg[4] ; led_show[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.239     ; 3.589      ;
; 14.083 ; uartcom:u|transfer_reg[3] ; led_show[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.239     ; 3.588      ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.024 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|transfer_reg[0]     ; uartcom:u|transfer_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|transfer_reg[1]     ; uartcom:u|transfer_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|transfer_reg[2]     ; uartcom:u|transfer_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|transfer_reg[5]     ; uartcom:u|transfer_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|transfer_reg[6]     ; uartcom:u|transfer_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; uartcom:u|transfer_reg[7]     ; uartcom:u|transfer_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.023 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|led_start_reg       ; uartcom:u|led_start_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.022 ; uartcom:u|transfer_reg[3]     ; uartcom:u|transfer_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.022 ; uartcom:u|transfer_reg[4]     ; uartcom:u|transfer_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.669      ;
; -0.019 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.674      ;
; 0.174  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.866      ;
; 0.175  ; intercon:i|doutdec_reg[9]     ; intercon:i|doutdec_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.867      ;
; 0.179  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.871      ;
; 0.180  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.872      ;
; 0.182  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.875      ;
; 0.186  ; uartcom:u|d_reg[7]            ; intercon:i|doutdec_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.878      ;
; 0.187  ; uartcom:u|d_reg[6]            ; intercon:i|doutdec_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.879      ;
; 0.189  ; intercon:i|doutdec_reg[17]    ; intercon:i|doutdec_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.882      ;
; 0.200  ; intercon:i|state_reg[1]       ; intercon:i|start_out_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.893      ;
; 0.200  ; intercon:i|doutdec_reg[12]    ; intercon:i|doutdec_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.892      ;
; 0.203  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.895      ;
; 0.206  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.898      ;
; 0.207  ; uartcom:u|d_reg[5]            ; intercon:i|doutdec_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.899      ;
; 0.208  ; intercon:i|load_out_reg       ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.902      ;
; 0.209  ; uartcom:u|d_reg[4]            ; intercon:i|doutdec_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.901      ;
; 0.211  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.904      ;
; 0.212  ; intercon:i|state_reg[2]       ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.905      ;
; 0.215  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.908      ;
; 0.215  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.908      ;
; 0.217  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.910      ;
; 0.217  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.910      ;
; 0.217  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.910      ;
; 0.217  ; intercon:i|doutdec_reg[1]     ; intercon:i|doutdec_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.910      ;
; 0.218  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.911      ;
; 0.218  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.910      ;
; 0.219  ; intercon:i|doutdec_reg[0]     ; intercon:i|doutdec_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.912      ;
; 0.219  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.911      ;
; 0.220  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.913      ;
; 0.221  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.914      ;
; 0.221  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.914      ;
; 0.222  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.914      ;
; 0.222  ; intercon:i|doutdec_reg[20]    ; intercon:i|doutdec_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.914      ;
; 0.222  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.914      ;
; 0.222  ; intercon:i|load_out_reg       ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.916      ;
; 0.228  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.229  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.923      ;
; 0.230  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.923      ;
; 0.231  ; uartcom:u|i_reg1[31]          ; uartcom:u|i_reg1[31]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.232  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.925      ;
; 0.232  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.925      ;
; 0.232  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.925      ;
; 0.233  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.233  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.233  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.234  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.235  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.236  ; uartcom:u|cnt_reg1[0]         ; uartcom:u|cnt_reg1[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.929      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                           ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 5.070 ; uartcom:u|transfer_reg[3] ; led_show[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.246      ; 3.376      ;
; 5.070 ; uartcom:u|transfer_reg[4] ; led_show[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.246      ; 3.376      ;
; 5.078 ; uartcom:u|transfer_reg[7] ; led_show[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.212      ; 3.350      ;
; 5.083 ; uartcom:u|transfer_reg[0] ; led_show[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.229      ; 3.372      ;
; 5.093 ; uartcom:u|transfer_reg[1] ; led_show[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.229      ; 3.382      ;
; 5.097 ; uartcom:u|transfer_reg[2] ; led_show[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.217      ; 3.374      ;
; 5.116 ; uartcom:u|transfer_reg[6] ; led_show[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.216      ; 3.392      ;
; 5.125 ; uartcom:u|transfer_reg[5] ; led_show[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.216      ; 3.401      ;
; 6.846 ; uartcom:u|led_start_reg   ; led_show[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.237      ; 5.143      ;
; 7.022 ; uartcom:u|tx_reg          ; tx          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.215      ; 5.297      ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]       ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]       ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]       ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[5]   ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|start_out_reg     ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[1]      ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[1]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[2]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[3]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[4]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[5]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[6]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[7]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[8]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[0]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[10]         ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[11]         ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[12]         ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[13]         ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[14]         ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[15]         ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[1]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[2]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[3]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[4]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[5]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[6]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[7]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[8]          ;
; 49.223 ; 49.443       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[9]          ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]       ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]       ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[30]      ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]       ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]       ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[9]       ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0]   ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1]   ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2]   ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[3]   ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4]   ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6]   ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[0] ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[1] ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[2] ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]     ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[16]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[17]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[18]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[19]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[20]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[21]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[22]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[23]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[24]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[25]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[26]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[27]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[28]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[29]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[30]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[31]         ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg.start1   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[0]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[11]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[12]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[13]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[14]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[15]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[16]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[17]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[18]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[19]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[1]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[20]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[21]   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 6.147 ; 6.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -4.175 ; -4.588 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 5.919 ; 5.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 3.851 ; 3.742 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 3.855 ; 3.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 3.864 ; 3.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 3.827 ; 3.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 3.828 ; 3.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 3.884 ; 3.783 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 3.875 ; 3.774 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 3.842 ; 3.735 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 5.919 ; 5.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 6.081 ; 5.686 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 3.230 ; 3.130 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 3.252 ; 3.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 3.256 ; 3.153 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 3.266 ; 3.157 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 3.230 ; 3.130 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 3.232 ; 3.130 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 3.286 ; 3.185 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 3.276 ; 3.176 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 3.244 ; 3.138 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 5.322 ; 4.906 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 5.478 ; 5.082 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 126.82 MHz ; 126.82 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.178 ; 0.000         ;
; clock                                                ; 12.383 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.026 ; -0.826        ;
; clock                                                ; 4.823  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.541  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.282 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.178 ; rx                        ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.696      ;
; 12.178 ; rx                        ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.696      ;
; 12.178 ; rx                        ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.696      ;
; 12.178 ; rx                        ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.696      ;
; 12.178 ; rx                        ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.696      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.338 ; rx                        ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.526      ;
; 12.381 ; rx                        ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.483      ;
; 12.381 ; rx                        ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.483      ;
; 12.381 ; rx                        ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.483      ;
; 12.381 ; rx                        ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 5.483      ;
; 12.424 ; rx                        ; uartcom:u|transfer_reg[2]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.445      ;
; 12.631 ; rx                        ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.243      ;
; 12.706 ; rx                        ; uartcom:u|led_start_reg    ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 5.141      ;
; 12.731 ; rx                        ; uartcom:u|transfer_reg[0]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 5.125      ;
; 12.731 ; rx                        ; uartcom:u|transfer_reg[1]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 5.125      ;
; 12.739 ; rx                        ; uartcom:u|transfer_reg[3]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.099      ;
; 12.739 ; rx                        ; uartcom:u|transfer_reg[4]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.099      ;
; 12.865 ; rx                        ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.009      ;
; 12.893 ; rx                        ; uartcom:u|transfer_reg[7]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.980      ;
; 13.011 ; rx                        ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.854      ;
; 13.155 ; rx                        ; uartcom:u|transfer_reg[5]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.714      ;
; 13.156 ; rx                        ; uartcom:u|transfer_reg[6]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.713      ;
; 92.115 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.434      ;
; 92.150 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.399      ;
; 92.223 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.326      ;
; 92.294 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.255      ;
; 92.329 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.220      ;
; 92.367 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.182      ;
; 92.402 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.147      ;
; 92.406 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 7.156      ;
; 92.441 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 7.121      ;
; 92.514 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 7.048      ;
; 92.530 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 7.001      ;
; 92.546 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 7.003      ;
; 92.565 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.966      ;
; 92.576 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.955      ;
; 92.611 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.920      ;
; 92.638 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.893      ;
; 92.658 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 6.904      ;
; 92.666 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 6.883      ;
; 92.684 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.847      ;
; 92.782 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.749      ;
; 92.828 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.703      ;
; 92.845 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 6.704      ;
; 92.900 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.659      ;
; 92.957 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 6.605      ;
; 93.039 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.520      ;
; 93.079 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.480      ;
; 93.081 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.450      ;
; 93.109 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 6.440      ;
; 93.127 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.404      ;
; 93.149 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.410      ;
; 93.156 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.403      ;
; 93.167 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.439     ; 6.393      ;
; 93.190 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.369      ;
; 93.191 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.427     ; 6.381      ;
; 93.204 ; uartcom:u|tx_reg          ; uartcom:u|tx_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 6.363      ;
; 93.218 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.341      ;
; 93.288 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.450     ; 6.261      ;
; 93.302 ; uartcom:u|counter_reg[4]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.257      ;
; 93.311 ; uartcom:u|counter_reg[0]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.248      ;
; 93.315 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.458     ; 6.226      ;
; 93.315 ; uartcom:u|i_reg[2]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.439     ; 6.245      ;
; 93.328 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.231      ;
; 93.330 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.427     ; 6.242      ;
; 93.335 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.224      ;
; 93.346 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.439     ; 6.214      ;
; 93.361 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.458     ; 6.180      ;
; 93.369 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.190      ;
; 93.385 ; uartcom:u|counter_reg[6]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.174      ;
; 93.388 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.433     ; 6.178      ;
; 93.400 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 6.162      ;
; 93.419 ; uartcom:u|counter_reg[3]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.140      ;
; 93.423 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.433     ; 6.143      ;
; 93.435 ; uartcom:u|i_reg1[1]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.433     ; 6.131      ;
; 93.440 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.427     ; 6.132      ;
; 93.447 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.427     ; 6.125      ;
; 93.454 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.458     ; 6.087      ;
; 93.458 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 6.115      ;
; 93.481 ; uartcom:u|counter_reg[4]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.078      ;
; 93.481 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.427     ; 6.091      ;
; 93.490 ; uartcom:u|counter_reg[0]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 6.069      ;
; 93.494 ; uartcom:u|i_reg[2]        ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.439     ; 6.066      ;
; 93.496 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.433     ; 6.070      ;
; 93.500 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.458     ; 6.041      ;
; 93.504 ; uartcom:u|i_reg[1]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.439     ; 6.056      ;
; 93.524 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 6.007      ;
; 93.543 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 6.019      ;
; 93.545 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.437     ; 6.017      ;
; 93.551 ; uartcom:u|i_reg1[1]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.433     ; 6.015      ;
; 93.564 ; uartcom:u|counter_reg[6]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.440     ; 5.995      ;
; 93.564 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.458     ; 5.977      ;
; 93.570 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.468     ; 5.961      ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                            ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.383 ; uartcom:u|tx_reg          ; tx          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.343     ; 5.184      ;
; 12.527 ; uartcom:u|led_start_reg   ; led_show[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.318     ; 5.065      ;
; 14.297 ; uartcom:u|transfer_reg[5] ; led_show[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.342     ; 3.271      ;
; 14.307 ; uartcom:u|transfer_reg[6] ; led_show[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.342     ; 3.261      ;
; 14.315 ; uartcom:u|transfer_reg[2] ; led_show[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.341     ; 3.254      ;
; 14.327 ; uartcom:u|transfer_reg[1] ; led_show[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.328     ; 3.255      ;
; 14.329 ; uartcom:u|transfer_reg[0] ; led_show[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.328     ; 3.253      ;
; 14.336 ; uartcom:u|transfer_reg[7] ; led_show[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.346     ; 3.228      ;
; 14.354 ; uartcom:u|transfer_reg[4] ; led_show[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.309     ; 3.247      ;
; 14.356 ; uartcom:u|transfer_reg[3] ; led_show[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.309     ; 3.245      ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.026 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|transfer_reg[5]     ; uartcom:u|transfer_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|transfer_reg[6]     ; uartcom:u|transfer_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; uartcom:u|transfer_reg[7]     ; uartcom:u|transfer_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.025 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|transfer_reg[0]     ; uartcom:u|transfer_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|transfer_reg[1]     ; uartcom:u|transfer_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|transfer_reg[2]     ; uartcom:u|transfer_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.024 ; uartcom:u|transfer_reg[3]     ; uartcom:u|transfer_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|transfer_reg[4]     ; uartcom:u|transfer_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; uartcom:u|led_start_reg       ; uartcom:u|led_start_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.014 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.608      ;
; 0.169  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.791      ;
; 0.177  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.800      ;
; 0.178  ; intercon:i|doutdec_reg[9]     ; intercon:i|doutdec_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.800      ;
; 0.181  ; intercon:i|doutdec_reg[17]    ; intercon:i|doutdec_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.804      ;
; 0.184  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.806      ;
; 0.184  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.806      ;
; 0.195  ; uartcom:u|d_reg[7]            ; intercon:i|doutdec_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.816      ;
; 0.196  ; uartcom:u|d_reg[6]            ; intercon:i|doutdec_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.817      ;
; 0.199  ; intercon:i|doutdec_reg[12]    ; intercon:i|doutdec_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.821      ;
; 0.200  ; intercon:i|state_reg[1]       ; intercon:i|start_out_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.822      ;
; 0.203  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.825      ;
; 0.206  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.828      ;
; 0.207  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.830      ;
; 0.207  ; intercon:i|load_out_reg       ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.830      ;
; 0.208  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.830      ;
; 0.208  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.830      ;
; 0.209  ; intercon:i|doutdec_reg[1]     ; intercon:i|doutdec_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.831      ;
; 0.209  ; intercon:i|state_reg[2]       ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.832      ;
; 0.209  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.832      ;
; 0.210  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.833      ;
; 0.210  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.832      ;
; 0.210  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.832      ;
; 0.210  ; uartcom:u|d_reg[5]            ; intercon:i|doutdec_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.831      ;
; 0.210  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.832      ;
; 0.211  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.212  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.835      ;
; 0.212  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.834      ;
; 0.212  ; intercon:i|doutdec_reg[0]     ; intercon:i|doutdec_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.834      ;
; 0.213  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.835      ;
; 0.213  ; uartcom:u|d_reg[4]            ; intercon:i|doutdec_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.834      ;
; 0.213  ; intercon:i|doutdec_reg[20]    ; intercon:i|doutdec_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.835      ;
; 0.214  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.836      ;
; 0.214  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.836      ;
; 0.219  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.220  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.221  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.221  ; uartcom:u|i_reg1[31]          ; uartcom:u|i_reg1[31]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.221  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.222  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.223  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.223  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.224  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.225  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; intercon:i|load_out_reg       ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.848      ;
; 0.226  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.226  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.226  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.226  ; uartcom:u|cnt_reg1[0]         ; uartcom:u|cnt_reg1[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.849      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                            ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 4.823 ; uartcom:u|transfer_reg[3] ; led_show[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.121      ; 3.004      ;
; 4.826 ; uartcom:u|transfer_reg[4] ; led_show[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.121      ; 3.007      ;
; 4.836 ; uartcom:u|transfer_reg[7] ; led_show[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.086      ; 2.982      ;
; 4.840 ; uartcom:u|transfer_reg[0] ; led_show[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.103      ; 3.003      ;
; 4.849 ; uartcom:u|transfer_reg[1] ; led_show[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.103      ; 3.012      ;
; 4.855 ; uartcom:u|transfer_reg[2] ; led_show[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.090      ; 3.005      ;
; 4.871 ; uartcom:u|transfer_reg[6] ; led_show[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.090      ; 3.021      ;
; 4.880 ; uartcom:u|transfer_reg[5] ; led_show[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.090      ; 3.030      ;
; 6.308 ; uartcom:u|led_start_reg   ; led_show[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.112      ; 4.480      ;
; 6.470 ; uartcom:u|tx_reg          ; tx          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.089      ; 4.619      ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.765  ; 9.765        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]     ;
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]     ;
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[0]      ;
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[1]      ;
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|s_reg             ;
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[0]      ;
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[2]      ;
; 49.282 ; 49.500       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|tx_reg             ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[30]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[9]       ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[0]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[11]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[12]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[13]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[14]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[15]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[16]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[17]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[18]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[19]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[1]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[20]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[21]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[22]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[23]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[24]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[25]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[26]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[27]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[28]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[29]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[2]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[30]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[31]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[3]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[4]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[5]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[6]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[7]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[8]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[9]    ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[3]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[5]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6]   ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[0] ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[1] ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[2] ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|load_out_reg      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|start_out_reg     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[1]      ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[0]        ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[1]        ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[2]        ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[3]        ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[4]        ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[0]         ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[1]         ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[2]         ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[3]         ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[4]         ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]     ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[0]          ;
; 49.283 ; 49.501       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[1]          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.420 ; 5.762 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.639 ; -3.925 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 5.383 ; 4.914 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 3.581 ; 3.448 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 3.583 ; 3.457 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 3.595 ; 3.463 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 3.554 ; 3.430 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 3.556 ; 3.433 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 3.613 ; 3.489 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 3.603 ; 3.480 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 3.574 ; 3.445 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 5.383 ; 4.914 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 5.527 ; 5.084 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 3.006 ; 2.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 3.032 ; 2.900 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 3.033 ; 2.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 3.046 ; 2.915 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 3.006 ; 2.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 3.009 ; 2.886 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 3.063 ; 2.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 3.053 ; 2.931 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 3.024 ; 2.896 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 4.835 ; 4.368 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 4.973 ; 4.530 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.010 ; 0.000         ;
; clock                                                ; 14.307 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056 ; -1.834        ;
; clock                                                ; 3.580  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.247  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.521 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.010 ; rx                        ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 3.703      ;
; 14.010 ; rx                        ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 3.703      ;
; 14.010 ; rx                        ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 3.703      ;
; 14.010 ; rx                        ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 3.703      ;
; 14.010 ; rx                        ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 3.703      ;
; 14.030 ; rx                        ; uartcom:u|transfer_reg[2]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 3.681      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.103 ; rx                        ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.604      ;
; 14.124 ; rx                        ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.583      ;
; 14.124 ; rx                        ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.583      ;
; 14.124 ; rx                        ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.583      ;
; 14.124 ; rx                        ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.583      ;
; 14.201 ; rx                        ; uartcom:u|led_start_reg    ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.483      ;
; 14.204 ; rx                        ; uartcom:u|transfer_reg[0]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 3.492      ;
; 14.205 ; rx                        ; uartcom:u|transfer_reg[1]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 3.491      ;
; 14.208 ; rx                        ; uartcom:u|transfer_reg[3]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 3.471      ;
; 14.208 ; rx                        ; uartcom:u|transfer_reg[4]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 3.471      ;
; 14.241 ; rx                        ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 3.472      ;
; 14.339 ; rx                        ; uartcom:u|transfer_reg[7]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 3.373      ;
; 14.362 ; rx                        ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 3.351      ;
; 14.429 ; rx                        ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 3.278      ;
; 14.477 ; rx                        ; uartcom:u|transfer_reg[5]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 3.229      ;
; 14.478 ; rx                        ; uartcom:u|transfer_reg[6]  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 3.228      ;
; 95.677 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 4.034      ;
; 95.711 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 4.000      ;
; 95.713 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.998      ;
; 95.729 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.982      ;
; 95.763 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.948      ;
; 95.765 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.946      ;
; 95.772 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.261     ; 3.954      ;
; 95.795 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.916      ;
; 95.806 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.261     ; 3.920      ;
; 95.808 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.261     ; 3.918      ;
; 95.847 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.864      ;
; 95.890 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.804      ;
; 95.890 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.261     ; 3.836      ;
; 95.909 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.785      ;
; 95.924 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.770      ;
; 95.926 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.768      ;
; 95.929 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.782      ;
; 95.943 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.751      ;
; 95.945 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.749      ;
; 95.981 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.730      ;
; 96.008 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.686      ;
; 96.024 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.261     ; 3.702      ;
; 96.027 ; uartcom:u|cnt_reg[2]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.667      ;
; 96.054 ; uartcom:u|tx_reg          ; uartcom:u|tx_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.259     ; 3.674      ;
; 96.110 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.607      ;
; 96.142 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.552      ;
; 96.161 ; uartcom:u|state_reg.read1 ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.533      ;
; 96.162 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.555      ;
; 96.188 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.529      ;
; 96.202 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.509      ;
; 96.205 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.527      ;
; 96.240 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.477      ;
; 96.254 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.276     ; 3.457      ;
; 96.265 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.452      ;
; 96.265 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.452      ;
; 96.274 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.443      ;
; 96.283 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.449      ;
; 96.297 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.261     ; 3.429      ;
; 96.299 ; uartcom:u|i_reg[2]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.418      ;
; 96.313 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.404      ;
; 96.317 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.400      ;
; 96.317 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.400      ;
; 96.323 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.287     ; 3.377      ;
; 96.326 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.391      ;
; 96.332 ; uartcom:u|counter_reg[4]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.385      ;
; 96.342 ; uartcom:u|counter_reg[7]  ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.287     ; 3.358      ;
; 96.351 ; uartcom:u|i_reg[2]        ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.366      ;
; 96.354 ; uartcom:u|counter_reg[0]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.363      ;
; 96.360 ; uartcom:u|counter_reg[1]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.372      ;
; 96.360 ; uartcom:u|counter_reg[2]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.372      ;
; 96.365 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.352      ;
; 96.369 ; uartcom:u|counter_reg[8]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.363      ;
; 96.377 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.260     ; 3.350      ;
; 96.384 ; uartcom:u|counter_reg[4]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.333      ;
; 96.388 ; uartcom:u|counter_reg[6]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.329      ;
; 96.394 ; uartcom:u|i_reg[2]        ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.338      ;
; 96.401 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.287     ; 3.299      ;
; 96.406 ; uartcom:u|counter_reg[0]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.311      ;
; 96.408 ; uartcom:u|i_reg[3]        ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.324      ;
; 96.409 ; uartcom:u|counter_reg[3]  ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.308      ;
; 96.411 ; uartcom:u|cnt_reg[1]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.260     ; 3.316      ;
; 96.413 ; uartcom:u|cnt_reg[4]      ; uartcom:u|transfer_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.260     ; 3.314      ;
; 96.415 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.279      ;
; 96.420 ; uartcom:u|i_reg[1]        ; uartcom:u|transfer_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.297      ;
; 96.420 ; uartcom:u|counter_reg[5]  ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.287     ; 3.280      ;
; 96.427 ; uartcom:u|counter_reg[4]  ; uartcom:u|transfer_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.255     ; 3.305      ;
; 96.431 ; uartcom:u|i_reg1[1]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.260     ; 3.296      ;
; 96.434 ; uartcom:u|cnt_reg[3]      ; uartcom:u|transfer_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 3.260      ;
; 96.435 ; uartcom:u|i_reg1[1]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.260     ; 3.292      ;
; 96.440 ; uartcom:u|counter_reg[6]  ; uartcom:u|transfer_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.270     ; 3.277      ;
; 96.442 ; uartcom:u|cnt_reg[0]      ; uartcom:u|transfer_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.266     ; 3.279      ;
+--------+---------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                            ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.307 ; uartcom:u|tx_reg          ; tx          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.023     ; 3.580      ;
; 14.412 ; uartcom:u|led_start_reg   ; led_show[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; 0.005      ; 3.503      ;
; 15.883 ; uartcom:u|transfer_reg[5] ; led_show[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.018     ; 2.009      ;
; 15.893 ; uartcom:u|transfer_reg[6] ; led_show[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.018     ; 1.999      ;
; 15.907 ; uartcom:u|transfer_reg[2] ; led_show[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.023     ; 1.980      ;
; 15.917 ; uartcom:u|transfer_reg[1] ; led_show[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.008     ; 1.985      ;
; 15.922 ; uartcom:u|transfer_reg[0] ; led_show[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.008     ; 1.980      ;
; 15.923 ; uartcom:u|transfer_reg[7] ; led_show[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.024     ; 1.963      ;
; 15.934 ; uartcom:u|transfer_reg[4] ; led_show[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; 0.011      ; 1.987      ;
; 15.940 ; uartcom:u|transfer_reg[3] ; led_show[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; 0.011      ; 1.981      ;
+--------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.056 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|state_reg.start1    ; uartcom:u|state_reg.start1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|data_ch_reg        ; intercon:i|data_ch_reg        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|transfer_reg[0]     ; uartcom:u|transfer_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|transfer_reg[1]     ; uartcom:u|transfer_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|transfer_reg[2]     ; uartcom:u|transfer_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|transfer_reg[5]     ; uartcom:u|transfer_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|transfer_reg[6]     ; uartcom:u|transfer_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|transfer_reg[7]     ; uartcom:u|transfer_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|led_start_reg       ; uartcom:u|led_start_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.054 ; uartcom:u|transfer_reg[3]     ; uartcom:u|transfer_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.054 ; uartcom:u|transfer_reg[4]     ; uartcom:u|transfer_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.307      ;
; -0.049 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.314      ;
; 0.024  ; intercon:i|doutdec_reg[9]     ; intercon:i|doutdec_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.386      ;
; 0.024  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.387      ;
; 0.025  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.388      ;
; 0.026  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.389      ;
; 0.031  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.394      ;
; 0.031  ; uartcom:u|d_reg[6]            ; intercon:i|doutdec_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.393      ;
; 0.032  ; intercon:i|doutdec_reg[17]    ; intercon:i|doutdec_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.395      ;
; 0.032  ; intercon:i|doutdec_reg[12]    ; intercon:i|doutdec_reg[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.395      ;
; 0.032  ; uartcom:u|d_reg[7]            ; intercon:i|doutdec_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.394      ;
; 0.036  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.398      ;
; 0.036  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.398      ;
; 0.038  ; uartcom:u|d_reg[5]            ; intercon:i|doutdec_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.400      ;
; 0.040  ; uartcom:u|d_reg[4]            ; intercon:i|doutdec_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.402      ;
; 0.040  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.403      ;
; 0.046  ; intercon:i|state_reg[1]       ; intercon:i|start_out_reg      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.409      ;
; 0.046  ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.409      ;
; 0.047  ; intercon:i|state_reg[2]       ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.410      ;
; 0.047  ; intercon:i|load_out_reg       ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.410      ;
; 0.049  ; intercon:i|load_out_reg       ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.412      ;
; 0.055  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.418      ;
; 0.055  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.418      ;
; 0.055  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.418      ;
; 0.056  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.419      ;
; 0.056  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.419      ;
; 0.056  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.419      ;
; 0.056  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.419      ;
; 0.057  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.420      ;
; 0.057  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.420      ;
; 0.057  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.420      ;
; 0.057  ; intercon:i|doutdec_reg[1]     ; intercon:i|doutdec_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.058  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.421      ;
; 0.058  ; intercon:i|doutdec_reg[0]     ; intercon:i|doutdec_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.059  ; intercon:i|doutdec_reg[20]    ; intercon:i|doutdec_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.422      ;
; 0.059  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.422      ;
; 0.061  ; uartcom:u|i_reg1[31]          ; uartcom:u|i_reg1[31]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.424      ;
; 0.061  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.423      ;
; 0.062  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.062  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.063  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.064  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.064  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.064  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.064  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.428      ;
; 0.065  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.428      ;
; 0.065  ; uartcom:u|cnt_reg1[0]         ; uartcom:u|cnt_reg1[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.428      ;
; 0.065  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                            ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 3.580 ; uartcom:u|transfer_reg[3] ; led_show[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.268      ; 1.908      ;
; 3.586 ; uartcom:u|transfer_reg[4] ; led_show[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.268      ; 1.914      ;
; 3.594 ; uartcom:u|transfer_reg[7] ; led_show[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.235      ; 1.889      ;
; 3.595 ; uartcom:u|transfer_reg[0] ; led_show[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.251      ; 1.906      ;
; 3.601 ; uartcom:u|transfer_reg[1] ; led_show[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.251      ; 1.912      ;
; 3.611 ; uartcom:u|transfer_reg[2] ; led_show[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.236      ; 1.907      ;
; 3.625 ; uartcom:u|transfer_reg[6] ; led_show[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.241      ; 1.926      ;
; 3.635 ; uartcom:u|transfer_reg[5] ; led_show[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.241      ; 1.936      ;
; 4.867 ; uartcom:u|led_start_reg   ; led_show[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.263      ; 3.190      ;
; 4.982 ; uartcom:u|tx_reg          ; tx          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.236      ; 3.278      ;
+-------+---------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[0] ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[16]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[17]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[18]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[19]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[20]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[21]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[22]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[23]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[24]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[25]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[26]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[27]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[28]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[29]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[30]         ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[31]         ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]       ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]       ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[11]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[12]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[13]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[14]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[15]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[16]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[17]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[18]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[19]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[20]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[21]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[22]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[23]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[24]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[25]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[26]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[27]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[28]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[29]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[2]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[30]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[31]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[1] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[2] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[0]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[1]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[2]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[3]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[4]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[5]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[6]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[7]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg[0]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg[1]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg[2]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg[3]           ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg.start1   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[0]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[1]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[3]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[4]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[5]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[6]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[7]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[8]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[9]    ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]       ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]       ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]       ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]     ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]     ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]     ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg       ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]       ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]      ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]      ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]      ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]      ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]      ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]      ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]       ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[30]      ;
; 49.524 ; 49.740       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 3.117 ; 3.930 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -2.141 ; -2.948 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 3.498 ; 3.241 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 1.988 ; 1.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 1.993 ; 1.977 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 2.003 ; 1.987 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 1.970 ; 1.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 1.976 ; 1.959 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 2.027 ; 2.010 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 2.017 ; 2.001 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 1.987 ; 1.969 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 3.498 ; 3.241 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 3.603 ; 3.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 1.658 ; 1.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 1.674 ; 1.655 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 1.678 ; 1.661 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 1.689 ; 1.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 1.658 ; 1.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 1.664 ; 1.646 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 1.713 ; 1.695 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 1.703 ; 1.685 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 1.673 ; 1.654 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 3.186 ; 2.927 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 3.286 ; 3.042 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; 11.326 ; -0.056 ; N/A      ; N/A     ; 9.247               ;
;  clock                                                ; 11.829 ; 3.580  ; N/A      ; N/A     ; 9.247               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.326 ; -0.056 ; N/A      ; N/A     ; 49.223              ;
; Design-wide TNS                                       ; 0.0    ; -1.834 ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; -1.834 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 6.147 ; 6.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -2.141 ; -2.948 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 5.919 ; 5.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 3.851 ; 3.742 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 3.855 ; 3.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 3.864 ; 3.755 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 3.827 ; 3.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 3.828 ; 3.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 3.884 ; 3.783 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 3.875 ; 3.774 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 3.842 ; 3.735 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 5.919 ; 5.503 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 6.081 ; 5.686 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; led_show[*]  ; clock      ; 1.658 ; 1.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[1] ; clock      ; 1.674 ; 1.655 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[2] ; clock      ; 1.678 ; 1.661 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[3] ; clock      ; 1.689 ; 1.671 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[4] ; clock      ; 1.658 ; 1.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[5] ; clock      ; 1.664 ; 1.646 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[6] ; clock      ; 1.713 ; 1.695 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[7] ; clock      ; 1.703 ; 1.685 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[8] ; clock      ; 1.673 ; 1.654 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  led_show[9] ; clock      ; 3.186 ; 2.927 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 3.286 ; 3.042 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_show[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; led_show[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; led_show[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; led_show[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; led_show[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led_show[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led_show[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 10       ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5640     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 10       ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5640     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Mon Oct 28 16:31:57 2013
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'main.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 11.326
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.326         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    11.829         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.024
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.024        -0.781 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     5.070         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.529
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.529         0.000 clock 
    Info:    49.223         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 12.178
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    12.178         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    12.383         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.026
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.026        -0.826 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.823         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.541         0.000 clock 
    Info:    49.282         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 14.010
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.010         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    14.307         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.056
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.056        -1.834 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     3.580         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.247
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.247         0.000 clock 
    Info:    49.521         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 312 megabytes
    Info: Processing ended: Mon Oct 28 16:32:00 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


