ISim log file
Running: D:\Users\Leon\Work\Japan\COMET\Electronics\trunk\FPGA\test\ISERDES_TB_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_TB_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /iserdes_tb/uut/Led_B/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /iserdes_tb/uut/Led_B/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# run 1.00us
INFO: Simulator is stopped.
# run 1.00us
INFO: Simulator is stopped.
# run 1.00us
INFO: Simulator is stopped.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /iserdes_tb/uut/Led_B/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# run 1.00us
INFO: Simulator is stopped.
# run 1.00us
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# restart
# run 2.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /iserdes_tb/uut/Led_B/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
# run 2.00us
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# step
INFO: Simulator is stopped.
# run 1.00us
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# run all
INFO: Simulator is stopped.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /iserdes_tb/uut/Led_B/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
ERROR: In process ISERDES_8bit.vhd:ThreshData 
 Target Size 9 and source size 8 for array dimension 0 does not match. 

INFO: Simulator is stopped.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps, Instance /iserdes_tb/uut/Led_B/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 598288174 ps : File "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_TB.vhd" Line 245
