Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 17:21:21 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 main/distance_calc/j_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_mults_out_reg[2][21]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 2.705ns (32.376%)  route 5.650ns (67.624%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1936, estimated)     1.805     5.313    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  main/distance_calc/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  main/distance_calc/j_reg[1]/Q
                         net (fo=84, estimated)       1.672     7.441    main/distance_calc/intermediate_subs_out_reg_0_3_0_5/ADDRA0
    SLICE_X2Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.591 r  main/distance_calc/intermediate_subs_out_reg_0_3_0_5/RAMA/O
                         net (fo=10, estimated)       0.986     8.577    main/distance_calc/intermediate_subs_out_reg_0_3_0_5_n_1
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.328     8.905 r  main/distance_calc/intermediate_mults_out[0][23]_i_17/O
                         net (fo=3, estimated)        0.498     9.403    main/distance_calc/intermediate_mults_out[0][23]_i_17_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     9.527 r  main/distance_calc/intermediate_mults_out[0][19]_i_17/O
                         net (fo=2, estimated)        0.953    10.480    main/distance_calc/intermediate_mults_out[0][19]_i_17_n_0
    SLICE_X3Y95          LUT3 (Prop_lut3_I2_O)        0.152    10.632 r  main/distance_calc/intermediate_mults_out[0][19]_i_15/O
                         net (fo=2, estimated)        0.720    11.352    main/distance_calc/intermediate_mults_out[0][19]_i_15_n_0
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.326    11.678 r  main/distance_calc/intermediate_mults_out[0][19]_i_12/O
                         net (fo=1, routed)           0.000    11.678    main/distance_calc/intermediate_mults_out[0][19]_i_12_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.210 r  main/distance_calc/intermediate_mults_out_reg[0][19]_i_3/CO[3]
                         net (fo=1, estimated)        0.000    12.210    main/distance_calc/intermediate_mults_out_reg[0][19]_i_3_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.544 r  main/distance_calc/intermediate_mults_out_reg[0][23]_i_3/O[1]
                         net (fo=4, estimated)        0.821    13.365    main/distance_calc/p_2_out[21]
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.303    13.668 r  main/distance_calc/intermediate_mults_out[2][21]_i_1/O
                         net (fo=1, routed)           0.000    13.668    main/distance_calc/intermediate_mults_out[85]
    SLICE_X9Y102         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1936, estimated)     1.613    14.948    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  main/distance_calc/intermediate_mults_out_reg[2][21]/C
                         clock pessimism              0.262    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X9Y102         FDRE (Setup_fdre_C_D)        0.031    15.205    main/distance_calc/intermediate_mults_out_reg[2][21]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  1.537    




