
*** Running vivado
    with args -log cv32e40p_core_memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cv32e40p_core_memory.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cv32e40p_core_memory.tcl -notrace
Command: synth_design -top cv32e40p_core_memory -part xc7a100tftg256-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 966.480 ; gain = 235.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_core_memory' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv:4]
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BOOT_ADDR bound to: 384 - type: integer 
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter FPU bound to: 0 - type: integer 
	Parameter PULP_ZFINX bound to: 0 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter DM_HALT_ADDR bound to: 437323776 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_core' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core.sv:34]
	Parameter BOOT_ADDR bound to: 384 - type: integer 
	Parameter MTVEC_ADDR bound to: 0 - type: integer 
	Parameter DM_HALT_ADDR bound to: 437323776 - type: integer 
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter DM_EXCEPTION_ADDR bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter FPU bound to: 0 - type: integer 
	Parameter PULP_ZFINX bound to: 0 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_sleep_unit' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_sleep_unit.sv:57]
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element p_elw_busy_q_reg was removed.  [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_sleep_unit.sv:144]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_sleep_unit' (1#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_sleep_unit.sv:57]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_if_stage' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv:28]
	Parameter BOOT_ADDR bound to: 384 - type: integer 
	Parameter DM_HALT_ADDR bound to: 437323776 - type: integer 
	Parameter DM_EXCEPTION_ADDR bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter FPU bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv:131]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv:143]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv:158]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_prefetch_buffer' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_buffer.sv:27]
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter FIFO_ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_prefetch_controller' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_controller.sv:40]
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter FIFO_ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_prefetch_controller' (2#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_controller.sv:40]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_fifo' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_fifo.sv:15]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_fifo.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_fifo' (3#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_fifo.sv:15]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_obi_interface' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_obi_interface.sv:38]
	Parameter TRANS_STABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_obi_interface' (4#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_obi_interface.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_prefetch_buffer' (5#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_buffer.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_aligner' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_aligner.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_aligner.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_aligner' (6#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_aligner.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_compressed_decoder' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:27]
	Parameter FPU bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:54]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:57]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:114]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:155]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:224]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_compressed_decoder' (7#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_if_stage' (8#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_id_stage' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:31]
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter APU bound to: 0 - type: integer 
	Parameter FPU bound to: 0 - type: integer 
	Parameter PULP_ZFINX bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter REG_S1_MSB bound to: 19 - type: integer 
	Parameter REG_S1_LSB bound to: 15 - type: integer 
	Parameter REG_S2_MSB bound to: 24 - type: integer 
	Parameter REG_S2_LSB bound to: 20 - type: integer 
	Parameter REG_S4_MSB bound to: 31 - type: integer 
	Parameter REG_S4_LSB bound to: 27 - type: integer 
	Parameter REG_D_MSB bound to: 11 - type: integer 
	Parameter REG_D_LSB bound to: 7 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:528]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:578]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:613]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:640]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:749]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:755]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:764]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:770]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:780]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_register_file' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_register_file_ff.sv:30]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FPU bound to: 0 - type: integer 
	Parameter PULP_ZFINX bound to: 0 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
	Parameter NUM_FP_WORDS bound to: 32 - type: integer 
	Parameter NUM_TOT_WORDS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_register_file' (9#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_register_file_ff.sv:30]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_decoder' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:28]
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter FPU bound to: 0 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:284]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:333]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:407]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:445]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:574]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:1109]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:2243]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:2266]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:2340]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_decoder' (10#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_controller' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:31]
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter PULP_XPULP bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:328]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:540]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:658]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:904]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:1026]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:1100]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_controller' (11#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_int_controller' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_int_controller.sv:24]
	Parameter PULP_SECURE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_int_controller' (12#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_int_controller.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_id_stage' (13#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_ex_stage' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_ex_stage.sv:33]
	Parameter FPU bound to: 0 - type: integer 
	Parameter APU_NARGS_CPU bound to: 3 - type: integer 
	Parameter APU_WOP_CPU bound to: 6 - type: integer 
	Parameter APU_NDSFLAGS_CPU bound to: 15 - type: integer 
	Parameter APU_NUSFLAGS_CPU bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_alu' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:151]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:336]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:407]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:495]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:532]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:551]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:554]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:589]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:592]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:612]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:632]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:653]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_popcnt' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_popcnt.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_popcnt' (14#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_popcnt.sv:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:754]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_ff_one' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_ff_one.sv:25]
	Parameter LEN bound to: 32 - type: integer 
	Parameter NUM_LEVELS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_ff_one' (15#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_ff_one.sv:25]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:879]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_alu_div' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu_div.sv:26]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_LOG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_alu_div' (16#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu_div.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:949]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_alu' (17#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_mult' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv:138]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv:299]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_mult' (18#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_ex_stage' (19#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_ex_stage.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_load_store_unit' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_load_store_unit.sv:27]
	Parameter PULP_OBI bound to: 0 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_load_store_unit.sv:384]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_load_store_unit.sv:473]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_obi_interface__parameterized0' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_obi_interface.sv:38]
	Parameter TRANS_STABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_obi_interface__parameterized0' (19#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_obi_interface.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_load_store_unit' (20#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_load_store_unit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_cs_registers' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:30]
	Parameter MTVEC_ADDR bound to: 0 - type: integer 
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter N_HWLP bound to: 2 - type: integer 
	Parameter N_HWLP_BITS bound to: 1 - type: integer 
	Parameter APU bound to: 0 - type: integer 
	Parameter A_EXTENSION bound to: 0 - type: integer 
	Parameter FPU bound to: 0 - type: integer 
	Parameter PULP_SECURE bound to: 0 - type: integer 
	Parameter USE_PMP bound to: 0 - type: integer 
	Parameter N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter NUM_MHPMCOUNTERS bound to: 1 - type: integer 
	Parameter PULP_XPULP bound to: 0 - type: integer 
	Parameter PULP_CLUSTER bound to: 0 - type: integer 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter NUM_HPM_EVENTS bound to: 16 - type: integer 
	Parameter MTVEC_MODE bound to: 2'b01 
	Parameter MAX_N_PMP_ENTRIES bound to: 16 - type: integer 
	Parameter MAX_N_PMP_CFG bound to: 4 - type: integer 
	Parameter N_PMP_CFG bound to: 4 - type: integer 
	Parameter MSTATUS_UIE_BIT bound to: 0 - type: integer 
	Parameter MSTATUS_SIE_BIT bound to: 1 - type: integer 
	Parameter MSTATUS_MIE_BIT bound to: 3 - type: integer 
	Parameter MSTATUS_UPIE_BIT bound to: 4 - type: integer 
	Parameter MSTATUS_SPIE_BIT bound to: 5 - type: integer 
	Parameter MSTATUS_MPIE_BIT bound to: 7 - type: integer 
	Parameter MSTATUS_SPP_BIT bound to: 8 - type: integer 
	Parameter MSTATUS_MPP_BIT_HIGH bound to: 12 - type: integer 
	Parameter MSTATUS_MPP_BIT_LOW bound to: 11 - type: integer 
	Parameter MSTATUS_MPRV_BIT bound to: 17 - type: integer 
	Parameter MXL bound to: 2'b01 
	Parameter MISA_VALUE bound to: 32'b01000000000000000001000100000100 
	Parameter MHPMCOUNTER_WIDTH bound to: 64 - type: integer 
	Parameter PULP_PERF_COUNTERS bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:970]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1058]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1061]
WARNING: [Synth 8-6014] Unused sequential element frm_q_reg was removed.  [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1216]
WARNING: [Synth 8-6014] Unused sequential element fflags_q_reg was removed.  [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1217]
WARNING: [Synth 8-3936] Found unconnected internal register 'mcountinhibit_n_reg' and it is trimmed from '32' to '4' bits. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1432]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmevent_n_reg[3]' and it is trimmed from '32' to '16' bits. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1433]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_cs_registers' (21#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_core' (22#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core.sv:34]
WARNING: [Synth 8-689] width (17) of port connection 'instr_addr_o' does not match port width (32) of module 'cv32e40p_core' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv:80]
INFO: [Synth 8-6157] synthesizing module 'cv32e40p_memory' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:4]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_W bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/uart_tx.sv:3]
	Parameter BAUD_DIV bound to: 32'sb00000000000000000000001101100100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (23#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/uart_tx.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:225]
INFO: [Synth 8-6157] synthesizing module 'fpga_tdp_ram' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/fpga_tdp_ram.sv:5]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
	Parameter MEMORY_SIZE bound to: 4194304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: core/custom/hello.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 4194304 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: core/custom/hello.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 131072 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 4 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 4 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 17 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 1 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 1 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[0].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[2].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[3].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (24#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (25#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8779]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'fpga_tdp_ram' (26#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/fpga_tdp_ram.sv:5]
WARNING: [Synth 8-689] width (32) of port connection 'addr_b_i' does not match port width (17) of module 'fpga_tdp_ram' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:259]
WARNING: [Synth 8-7023] instance 'fpga_tdp_ram_i' of module 'fpga_tdp_ram' has 14 connections declared, but only 13 given [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:246]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-5788] Register uart_fifo_reg in module cv32e40p_memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'uart_fifo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "uart_fifo_reg" dissolved into registers
WARNING: [Synth 8-3848] Net irq_software_o in module/entity cv32e40p_memory does not have driver. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:28]
WARNING: [Synth 8-3848] Net irq_timer_o in module/entity cv32e40p_memory does not have driver. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:29]
WARNING: [Synth 8-3848] Net irq_external_o in module/entity cv32e40p_memory does not have driver. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:30]
WARNING: [Synth 8-3848] Net irq_fast_o in module/entity cv32e40p_memory does not have driver. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_memory' (27#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:4]
WARNING: [Synth 8-7023] instance 'cv32e40p_memory_i' of module 'cv32e40p_memory' has 26 connections declared, but only 24 given [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv:117]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg 
WARNING: [Synth 8-3848] Net uart_tx_o in module/entity cv32e40p_core_memory does not have driver. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40p_core_memory' (28#1) [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv:4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design fpga_tdp_ram has unconnected port rst_ni
WARNING: [Synth 8-3331] design fpga_tdp_ram has unconnected port addr_a_i[1]
WARNING: [Synth 8-3331] design fpga_tdp_ram has unconnected port addr_a_i[0]
WARNING: [Synth 8-3331] design fpga_tdp_ram has unconnected port addr_b_i[1]
WARNING: [Synth 8-3331] design fpga_tdp_ram has unconnected port addr_b_i[0]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_software_o
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_timer_o
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_external_o
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[15]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[14]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[13]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[12]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[11]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[10]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[9]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[8]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[7]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[6]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[5]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[4]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[3]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[2]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[1]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_fast_o[0]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_id_i[4]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_id_i[3]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_id_i[2]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_id_i[1]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_id_i[0]
WARNING: [Synth 8-3331] design cv32e40p_memory has unconnected port irq_ack_i
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port fflags_i[4]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port fflags_i[3]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port fflags_i[2]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port fflags_i[1]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port fflags_i[0]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port fflags_we_i
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port csr_irq_sec_i
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port csr_restore_uret_i
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][31]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][30]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][29]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][28]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][27]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][26]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][25]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][24]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][23]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][22]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][21]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][20]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][19]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][18]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][17]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][16]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][15]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][14]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][13]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][12]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][11]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][10]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][9]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][8]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][7]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][6]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][5]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][4]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][3]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][2]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][1]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[1][0]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][31]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][30]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][29]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][28]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][27]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][26]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][25]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][24]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][23]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][22]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][21]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][20]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][19]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][18]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][17]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][16]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][15]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][14]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][13]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][12]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][11]
WARNING: [Synth 8-3331] design cv32e40p_cs_registers has unconnected port hwlp_start_i[0][10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.395 ; gain = 392.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.395 ; gain = 392.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1123.395 ; gain = 392.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1123.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc]
WARNING: [Vivado 12-584] No ports matched 'exit_value_o'. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc:169]
WARNING: [Vivado 12-584] No ports matched 'exit_value_o'. [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc:183]
Finished Parsing XDC File [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/constraints/cv32e40p_core.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cv32e40p_core_memory_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cv32e40p_core_memory_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cv32e40p_core_memory_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cv32e40p_core_memory_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1228.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1228.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.996 ; gain = 497.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.996 ; gain = 497.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.996 ; gain = 497.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regc_used_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op_a_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_int_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_signed_mode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_transfer_target_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'debug_fsm_cs_reg' in module 'cv32e40p_controller'
INFO: [Synth 8-5546] ROM "instr_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'apu_operands_ex_o_reg[1][31:0]' into 'apu_operands_ex_o_reg[2][31:0]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:1453]
INFO: [Synth 8-4471] merging register 'apu_operands_ex_o_reg[0][31:0]' into 'apu_operands_ex_o_reg[2][31:0]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:1453]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:578]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_alu_div.sv:107]
INFO: [Synth 8-802] inferred FSM for state register 'State_SP_reg' in module 'cv32e40p_alu_div'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv:299]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv:299]
INFO: [Synth 8-802] inferred FSM for state register 'mulh_CS_reg' in module 'cv32e40p_mult'
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[upie]' into 'mstatus_q_reg[uie]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1127]
INFO: [Synth 8-4471] merging register 'mstatus_q_reg[mprv]' into 'mstatus_q_reg[uie]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1127]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[ebreaks]' into 'dcsr_q_reg[ebreaku]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1127]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stopcount]' into 'dcsr_q_reg[ebreaku]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1127]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[stoptime]' into 'dcsr_q_reg[ebreaku]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1127]
INFO: [Synth 8-4471] merging register 'dcsr_q_reg[mprven]' into 'dcsr_q_reg[ebreaku]' [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv:1127]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv:101]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               HAVERESET |                              001 |                              001
                 RUNNING |                              010 |                              010
                  HALTED |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'debug_fsm_cs_reg' in module 'cv32e40p_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                  DIVIDE |                              010 |                               01
                  FINISH |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_SP_reg' using encoding 'one-hot' in module 'cv32e40p_alu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_MULT |                              000 |                              000
                   STEP0 |                              001 |                              001
                   STEP1 |                              010 |                              010
                   STEP2 |                              011 |                              011
                  FINISH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mulh_CS_reg' using encoding 'sequential' in module 'cv32e40p_mult'
WARNING: [Synth 8-6841] Block RAM (gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (17) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1228.996 ; gain = 497.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 22    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 67    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 77    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 116   
	   4 Input     32 Bit        Muxes := 21    
	   3 Input     32 Bit        Muxes := 10    
	   8 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 7     
	  32 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 37    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	  10 Input      6 Bit        Muxes := 1     
	  43 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 43    
	   4 Input      5 Bit        Muxes := 5     
	  16 Input      5 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 36    
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 16    
	  20 Input      3 Bit        Muxes := 2     
	  43 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 66    
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	  43 Input      2 Bit        Muxes := 2     
	  20 Input      2 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 3     
	  22 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 257   
	   3 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 13    
	  20 Input      1 Bit        Muxes := 20    
	  41 Input      1 Bit        Muxes := 1     
	  43 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cv32e40p_sleep_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cv32e40p_prefetch_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cv32e40p_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module cv32e40p_obi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40p_prefetch_buffer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cv32e40p_aligner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module cv32e40p_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module cv32e40p_if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40p_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 93    
Module cv32e40p_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      6 Bit        Muxes := 1     
	  43 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	  43 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 1     
	  43 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	  20 Input      2 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 6     
	  20 Input      1 Bit        Muxes := 20    
	  41 Input      1 Bit        Muxes := 1     
	  43 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 1     
Module cv32e40p_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      5 Bit        Muxes := 3     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 12    
	   9 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 24    
	   9 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
	  16 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module cv32e40p_int_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  33 Input      5 Bit        Muxes := 1     
Module cv32e40p_id_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 29    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module cv32e40p_popcnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 16    
Module cv32e40p_ff_one 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40p_alu_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module cv32e40p_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 2     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 36    
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 25    
	   6 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cv32e40p_mult 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     17 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 7     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40p_ex_stage 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40p_load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40p_cs_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 1     
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  36 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 7     
Module cv32e40p_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	            4096K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module fpga_tdp_ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module cv32e40p_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ctrl_transfer_target_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv:226]
DSP Report: Generating DSP mult_i/short_mul, operation Mode is: A*B.
DSP Report: operator mult_i/short_mul is absorbed into DSP mult_i/short_mul.
DSP Report: Generating DSP mult_i/short_mac, operation Mode is: PCIN+A:B+C.
DSP Report: operator mult_i/short_mac is absorbed into DSP mult_i/short_mac.
DSP Report: Generating DSP mult_i/dot_short_mul[1], operation Mode is: A*B.
DSP Report: operator mult_i/dot_short_mul[1] is absorbed into DSP mult_i/dot_short_mul[1].
DSP Report: Generating DSP mult_i/dot_short_result, operation Mode is: C+A*B.
DSP Report: operator mult_i/dot_short_result is absorbed into DSP mult_i/dot_short_result.
DSP Report: operator mult_i/dot_short_mul[0] is absorbed into DSP mult_i/dot_short_result.
DSP Report: Generating DSP mult_i/, operation Mode is: A*B.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
DSP Report: Generating DSP mult_i/, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
DSP Report: Generating DSP mult_i/, operation Mode is: A*B.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
DSP Report: Generating DSP mult_i/, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
DSP Report: operator mult_i/ is absorbed into DSP mult_i/.
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__7' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__8' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__9' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__10' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__11'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__11' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__12'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__12' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__13'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__13' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__14' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__7'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__7' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__8' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__9' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__10' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__11'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__11' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__12'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__12' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__13'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__13' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__14' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__7'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__7' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__8' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__9' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__10' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__11'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__11' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__12'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__12' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__13'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__13' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__14' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__7'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__7' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__8' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__9' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__10' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__11'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__11' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__12'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__12' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__13'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__13' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__0' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__1' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__2' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__3' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__4' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__5' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_mux_sel__6' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__0' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__1' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__2' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__3' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__4' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__5' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_mux_sel__6' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__0' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__1' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__2' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__3' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__4' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__5' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_mux_sel__6' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__0' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__1' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__2' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__3' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__4' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__5' (FDE) to 'cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/i_0/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_mux_sel__6'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/mult_sel_subword_ex_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_addr_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/hwlp_update_pc_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[7] )
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/data_sign_ext_ex_o_reg[1]' (FDCE) to 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/atop_ex_o_reg[5]' (FDCE) to 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/atop_ex_o_reg[4]' (FDCE) to 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/atop_ex_o_reg[3]' (FDCE) to 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/atop_ex_o_reg[2]' (FDCE) to 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/atop_ex_o_reg[1]' (FDCE) to 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/atop_ex_o_reg[0]' (FDCE) to 'core_i/id_stage_i/data_reg_offset_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core_i/cs_registers_i/mstatus_q_reg[mpp][1]' (FDP) to 'core_i/cs_registers_i/mstatus_q_reg[mpp][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/if_stage_i/\aligner_i/state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[xdebugver][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[xdebugver][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[xdebugver][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[xdebugver][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[22] )
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_waddr_ex_o_reg[5]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_waddr_ex_o_reg[4]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_waddr_ex_o_reg[3]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_waddr_ex_o_reg[2]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_waddr_ex_o_reg[1]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_waddr_ex_o_reg[0]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][31]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][30]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][29]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][28]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][27]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][26]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][25]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][24]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][23]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][22]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][21]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][20]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][19]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][18]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][17]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][16]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][15]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][14]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][13]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][12]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][11]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][10]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][9]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'core_i/id_stage_i/apu_operands_ex_o_reg[2][8]' (FDCE) to 'core_i/id_stage_i/mult_dot_signed_ex_o_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_a_ex_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\mstatus_q_reg[uie] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/cs_registers_i/\dcsr_q_reg[zero0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_b_ex_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_b_ex_o_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_b_ex_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_b_ex_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_b_ex_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_b_ex_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_c_ex_o_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core_i/id_stage_i/\mult_dot_op_b_ex_o_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:09 ; elapsed = 00:02:10 . Memory (MB): peak = 1371.375 ; gain = 640.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+----------------+---------------+----------------+
|Module Name      | RTL Object     | Depth x Width | Implemented As | 
+-----------------+----------------+---------------+----------------+
|cv32e40p_decoder | illegal_insn_o | 256x1         | LUT            | 
|cv32e40p_decoder | illegal_insn_o | 256x1         | LUT            | 
+-----------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 128 K x 32(READ_FIRST) | W | R | 128 K x 32(READ_FIRST) | W | R | Port A and B     | 0      | 128    | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cv32e40p_mult     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_ex_stage | PCIN+A:B+C     | 14     | 18     | 33     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|cv32e40p_mult     | A*B            | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_mult     | C+A*B          | 17     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|cv32e40p_ex_stage | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_ex_stage | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_ex_stage | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40p_ex_stage | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:19 . Memory (MB): peak = 1371.375 ; gain = 640.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 1371.375 ; gain = 640.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg | 128 K x 32(READ_FIRST) | W | R | 128 K x 32(READ_FIRST) | W | R | Port A and B     | 0      | 128    | 
+-----------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv:1436]
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cv32e40p_memory_i/fpga_tdp_ram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:34 ; elapsed = 00:02:36 . Memory (MB): peak = 1442.418 ; gain = 711.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_7 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_90 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_86 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_6 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_89 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_85 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_5 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_88 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_84 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_4 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_73 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_72 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_87 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_83 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1447.207 ; gain = 715.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1447.207 ; gain = 715.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1447.207 ; gain = 715.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1447.207 ; gain = 715.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1447.426 ; gain = 716.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1447.426 ; gain = 716.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   155|
|3     |DSP48E1    |     4|
|4     |DSP48E1_1  |     1|
|5     |LUT1       |    29|
|6     |LUT2       |   474|
|7     |LUT3       |  1414|
|8     |LUT4       |   546|
|9     |LUT5       |  1183|
|10    |LUT6       |  2410|
|11    |MUXF7      |   330|
|12    |MUXF8      |    30|
|13    |RAMB36E1   |    64|
|14    |RAMB36E1_1 |    64|
|15    |FDCE       |  2212|
|16    |FDPE       |    11|
|17    |FDRE       |   130|
|18    |IBUF       |     2|
|19    |OBUF       |     3|
|20    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------+------+
|      |Instance                      |Module                       |Cells |
+------+------------------------------+-----------------------------+------+
|1     |top                           |                             |  9064|
|2     |  core_i                      |cv32e40p_core                |  8299|
|3     |    cs_registers_i            |cv32e40p_cs_registers        |   651|
|4     |    ex_stage_i                |cv32e40p_ex_stage            |   534|
|5     |      alu_i                   |cv32e40p_alu                 |   336|
|6     |        alu_div_i             |cv32e40p_alu_div             |   285|
|7     |        popcnt_i              |cv32e40p_popcnt              |    51|
|8     |      mult_i                  |cv32e40p_mult                |   136|
|9     |    id_stage_i                |cv32e40p_id_stage            |  5439|
|10    |      controller_i            |cv32e40p_controller          |   377|
|11    |      decoder_i               |cv32e40p_decoder             |     1|
|12    |      int_controller_i        |cv32e40p_int_controller      |   724|
|13    |      register_file_i         |cv32e40p_register_file       |  3405|
|14    |    if_stage_i                |cv32e40p_if_stage            |  1127|
|15    |      aligner_i               |cv32e40p_aligner             |   155|
|16    |      prefetch_buffer_i       |cv32e40p_prefetch_buffer     |   542|
|17    |        fifo_i                |cv32e40p_fifo                |   289|
|18    |        instruction_obi_i     |cv32e40p_obi_interface       |    61|
|19    |        prefetch_controller_i |cv32e40p_prefetch_controller |   192|
|20    |    load_store_unit_i         |cv32e40p_load_store_unit     |   542|
|21    |    sleep_unit_i              |cv32e40p_sleep_unit          |     6|
|22    |  cv32e40p_memory_i           |cv32e40p_memory              |   758|
|23    |    fpga_tdp_ram_i            |fpga_tdp_ram                 |   370|
|24    |      xpm_memory_tdpram_inst  |xpm_memory_tdpram            |   362|
|25    |        xpm_memory_base_inst  |xpm_memory_base              |   362|
|26    |    uart_tx_i                 |uart_tx                      |   147|
+------+------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1447.426 ; gain = 716.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 718 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:30 ; elapsed = 00:02:38 . Memory (MB): peak = 1447.426 ; gain = 610.539
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:02:41 . Memory (MB): peak = 1447.426 ; gain = 716.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1447.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1447.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
529 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:02:48 . Memory (MB): peak = 1447.426 ; gain = 1022.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1447.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mpakasa/Desktop/cv32e40p_project/cv32e40p-vivado/cv32e40p-vivado.runs/synth_1/cv32e40p_core_memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cv32e40p_core_memory_utilization_synth.rpt -pb cv32e40p_core_memory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 14 09:53:59 2026...
