INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Wed Apr 19 12:06:26 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.04 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.17 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.26 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name merge_sort_iterative merge_sort_iterative 
INFO: [HLS 200-1510] Running: set_directive_top -name merge_sort_iterative merge_sort_iterative 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/heapsort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/heapsort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/heapsort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_iterative -name=merge_sort_iterative 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/merge_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/merge_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_iterative -name=merge_sort_iterative 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (sort_seperate_bucket/merge_sort.c:93:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (sort_seperate_bucket/merge_sort.c:91:66)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (sort_seperate_bucket/merge_sort.c:102:26)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (sort_seperate_bucket/merge_sort.c:93:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 3 sort_seperate_bucket/merge_sort.c 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file sort_seperate_bucket/merge_sort.c
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_iterative -name=merge_sort_iterative 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_2.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort_2.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort_2.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_iterative -name=merge_sort_iterative 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort_2.c:29:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort_separate_bucket_parallel.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort_separate_bucket_parallel.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_iterative -name=merge_sort_iterative 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/sort_top.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/sort_top.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top merge_sort_iterative -name=merge_sort_iterative 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.63 seconds. CPU system time: 3.59 seconds. Elapsed time: 6.22 seconds; current allocated memory: 1.076 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/heapsort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_2.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.89 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.89 sec.
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=merge_sort_iterative -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=merge_sort_iterative -reflow-float-conversion -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.97 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.98 sec.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=merge_sort_iterative 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=merge_sort_iterative -mllvm -hls-db-dir -mllvm /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 2.67 sec.
INFO: [HLS 214-178] Inlining function 'merge' into 'merge_sort_iterative' (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'input': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO: [HLS 214-248] Applying array_partition to 'output': Block partitioning with factor 100 on dimension 1. (sort_seperate_bucket/merge_sort.c:86:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.93 seconds. CPU system time: 0.99 seconds. Elapsed time: 6.93 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.077 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top merge_sort_iterative -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.0.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.083 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc to /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_3' (sort_seperate_bucket/merge_sort.c:67) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_3' (sort_seperate_bucket/merge_sort.c:106) in function 'merge_sort_iterative' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_4' (sort_seperate_bucket/merge_sort.c:112) in function 'merge_sort_iterative' automatically.
Command         transform done; 0.8 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.114 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_2' (sort_seperate_bucket/merge_sort.c:91:26) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_1' (sort_seperate_bucket/merge_sort.c:91:35) in function 'merge_sort_iterative' more than one sub loop.
WARNING: [HLS 200-941] Cannot merge loops in region 'xlx_merge_loop.for.body4.0': loop 'VITIS_LOOP_69_1' (sort_seperate_bucket/merge_sort.c:70) has an unknown trip count.
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:71:23)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:78:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort_seperate_bucket/merge_sort.c:82:19)
Command         transform done; 1.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.179 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.46 sec.
Command     elaborate done; 15.61 sec.
Execute     ap_eval exec zip -j /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'merge_sort_iterative' ...
Execute       ap_set_top_model merge_sort_iterative 
Execute       get_model_list merge_sort_iterative -filter all-wo-channel -topdown 
Execute       preproc_iomode -model merge_sort_iterative 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       preproc_iomode -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       get_model_list merge_sort_iterative -filter all-wo-channel 
INFO-FLOW: Model list for configure: merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 merge_sort_iterative
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
INFO-FLOW: Configuring Module : merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       apply_spec_resource_limit merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
INFO-FLOW: Configuring Module : merge_sort_iterative ...
Execute       set_default_model merge_sort_iterative 
Execute       apply_spec_resource_limit merge_sort_iterative 
INFO-FLOW: Model list for preprocess: merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 merge_sort_iterative
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
INFO-FLOW: Preprocessing Module: merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 ...
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       cdfg_preprocess -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
INFO-FLOW: Preprocessing Module: merge_sort_iterative ...
Execute       set_default_model merge_sort_iterative 
Execute       cdfg_preprocess -model merge_sort_iterative 
Execute       rtl_gen_preprocess merge_sort_iterative 
INFO-FLOW: Model list for synthesis: merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 merge_sort_iterative
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       schedule -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
WARNING: [HLS 200-880] The II Violation in module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('j_write_ln69', sort_seperate_bucket/merge_sort.c:69) of variable 'j', sort_seperate_bucket/merge_sort.c:70 on local variable 'j' and 'load' operation ('j', sort_seperate_bucket/merge_sort.c:69) on local variable 'j'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 38, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.193 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.02 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       bind -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.194 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.02 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       schedule -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.200 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       bind -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.200 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       schedule -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 70, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.207 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.65 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       bind -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.207 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       schedule -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.212 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.29 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       bind -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.212 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       schedule -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.71 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.
Execute       set_default_model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       bind -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.72 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort_iterative 
Execute       schedule -model merge_sort_iterative 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.221 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort_iterative.
Execute       set_default_model merge_sort_iterative 
Execute       bind -model merge_sort_iterative 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.04 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.222 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.bind.adb -f 
INFO-FLOW: Finish binding merge_sort_iterative.
Execute       get_model_list merge_sort_iterative -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       rtl_gen_preprocess merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       rtl_gen_preprocess merge_sort_iterative 
INFO-FLOW: Model list for RTL generation: merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 merge_sort_iterative
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -top_prefix merge_sort_iterative_ -sub_prefix merge_sort_iterative_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_53_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32s_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_69_1'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.226 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.04 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -top_prefix merge_sort_iterative_ -sub_prefix merge_sort_iterative_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2' pipeline 'VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_77_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.237 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.56 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -top_prefix merge_sort_iterative_ -sub_prefix merge_sort_iterative_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3' pipeline 'VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_85_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_64_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.245 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.56 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -top_prefix merge_sort_iterative_ -sub_prefix merge_sort_iterative_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_106_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.252 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -top_prefix merge_sort_iterative_ -sub_prefix merge_sort_iterative_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4' pipeline 'VITIS_LOOP_112_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative_Pipeline_VITIS_LOOP_112_4'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.262 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       gen_rtl merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_iterative_merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
Execute       syn_report -csynth -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.74 sec.
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.adb 
Execute       db_write -model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_iterative' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort_iterative -top_prefix  -sub_prefix merge_sort_iterative_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/input_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'merge_sort_iterative/output_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'merge_sort_iterative' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_sort_iterative' is 6300 from HDL expression: (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_iterative'.
INFO: [RTMG 210-278] Implementing memory 'merge_sort_iterative_temp_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.284 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort_iterative -istop -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/merge_sort_iterative 
Execute       gen_rtl merge_sort_iterative -istop -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/merge_sort_iterative 
Execute       syn_report -csynth -model merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_iterative_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.33 sec.
Execute       db_write -model merge_sort_iterative -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.adb 
Execute       db_write -model merge_sort_iterative -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort_iterative -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative 
Execute       export_constraint_db -f -tool general -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.constraint.tcl 
Execute       syn_report -designview -model merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.design.xml 
Command       syn_report done; 0.23 sec.
Execute       syn_report -csynthDesign -model merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model merge_sort_iterative -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.protoinst 
Execute       sc_get_clocks merge_sort_iterative 
Execute       sc_get_portdomain merge_sort_iterative 
INFO-FLOW: Model list for RTL component generation: merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 merge_sort_iterative
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_VITIS_LOOP_69_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
INFO-FLOW: Found component merge_sort_iterative_urem_32s_15ns_32_36_1.
INFO-FLOW: Append model merge_sort_iterative_urem_32s_15ns_32_36_1
INFO-FLOW: Found component merge_sort_iterative_urem_32ns_15ns_32_36_1.
INFO-FLOW: Append model merge_sort_iterative_urem_32ns_15ns_32_36_1
INFO-FLOW: Found component merge_sort_iterative_mul_32ns_34ns_53_1_1.
INFO-FLOW: Append model merge_sort_iterative_mul_32ns_34ns_53_1_1
INFO-FLOW: Found component merge_sort_iterative_mux_1007_32_1_1.
INFO-FLOW: Append model merge_sort_iterative_mux_1007_32_1_1
INFO-FLOW: Found component merge_sort_iterative_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_VITIS_LOOP_77_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.compgen.tcl 
INFO-FLOW: Found component merge_sort_iterative_mul_64ns_66ns_85_1_1.
INFO-FLOW: Append model merge_sort_iterative_mul_64ns_66ns_85_1_1
INFO-FLOW: Found component merge_sort_iterative_urem_64ns_15ns_64_68_1.
INFO-FLOW: Append model merge_sort_iterative_urem_64ns_15ns_64_68_1
INFO-FLOW: Found component merge_sort_iterative_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_VITIS_LOOP_81_3] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.compgen.tcl 
INFO-FLOW: Found component merge_sort_iterative_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_VITIS_LOOP_106_3] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
INFO-FLOW: Found component merge_sort_iterative_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative_Pipeline_VITIS_LOOP_112_4] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.compgen.tcl 
INFO-FLOW: Found component merge_sort_iterative_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [merge_sort_iterative] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.compgen.tcl 
INFO-FLOW: Found component merge_sort_iterative_temp_RAM_AUTO_1R1W.
INFO-FLOW: Append model merge_sort_iterative_temp_RAM_AUTO_1R1W
INFO-FLOW: Append model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: Append model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2
INFO-FLOW: Append model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3
INFO-FLOW: Append model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3
INFO-FLOW: Append model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4
INFO-FLOW: Append model merge_sort_iterative
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: merge_sort_iterative_urem_32s_15ns_32_36_1 merge_sort_iterative_urem_32ns_15ns_32_36_1 merge_sort_iterative_mul_32ns_34ns_53_1_1 merge_sort_iterative_mux_1007_32_1_1 merge_sort_iterative_flow_control_loop_pipe_sequential_init merge_sort_iterative_mul_64ns_66ns_85_1_1 merge_sort_iterative_urem_64ns_15ns_64_68_1 merge_sort_iterative_flow_control_loop_pipe_sequential_init merge_sort_iterative_flow_control_loop_pipe_sequential_init merge_sort_iterative_flow_control_loop_pipe_sequential_init merge_sort_iterative_flow_control_loop_pipe_sequential_init merge_sort_iterative_temp_RAM_AUTO_1R1W merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 merge_sort_iterative
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model merge_sort_iterative_urem_32s_15ns_32_36_1
INFO-FLOW: To file: write model merge_sort_iterative_urem_32ns_15ns_32_36_1
INFO-FLOW: To file: write model merge_sort_iterative_mul_32ns_34ns_53_1_1
INFO-FLOW: To file: write model merge_sort_iterative_mux_1007_32_1_1
INFO-FLOW: To file: write model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_iterative_mul_64ns_66ns_85_1_1
INFO-FLOW: To file: write model merge_sort_iterative_urem_64ns_15ns_64_68_1
INFO-FLOW: To file: write model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_iterative_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model merge_sort_iterative_temp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_VITIS_LOOP_69_1
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_VITIS_LOOP_77_2
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_VITIS_LOOP_81_3
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_VITIS_LOOP_106_3
INFO-FLOW: To file: write model merge_sort_iterative_Pipeline_VITIS_LOOP_112_4
INFO-FLOW: To file: write model merge_sort_iterative
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vhdl' dstVlogDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vlog' tclDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db' modelList='merge_sort_iterative_urem_32s_15ns_32_36_1
merge_sort_iterative_urem_32ns_15ns_32_36_1
merge_sort_iterative_mul_32ns_34ns_53_1_1
merge_sort_iterative_mux_1007_32_1_1
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_mul_64ns_66ns_85_1_1
merge_sort_iterative_urem_64ns_15ns_64_68_1
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_temp_RAM_AUTO_1R1W
merge_sort_iterative_Pipeline_VITIS_LOOP_69_1
merge_sort_iterative_Pipeline_VITIS_LOOP_77_2
merge_sort_iterative_Pipeline_VITIS_LOOP_81_3
merge_sort_iterative_Pipeline_VITIS_LOOP_106_3
merge_sort_iterative_Pipeline_VITIS_LOOP_112_4
merge_sort_iterative
' expOnly='0'
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.291 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='merge_sort_iterative_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='merge_sort_iterative_urem_32s_15ns_32_36_1
merge_sort_iterative_urem_32ns_15ns_32_36_1
merge_sort_iterative_mul_32ns_34ns_53_1_1
merge_sort_iterative_mux_1007_32_1_1
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_mul_64ns_66ns_85_1_1
merge_sort_iterative_urem_64ns_15ns_64_68_1
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_flow_control_loop_pipe_sequential_init
merge_sort_iterative_temp_RAM_AUTO_1R1W
merge_sort_iterative_Pipeline_VITIS_LOOP_69_1
merge_sort_iterative_Pipeline_VITIS_LOOP_77_2
merge_sort_iterative_Pipeline_VITIS_LOOP_81_3
merge_sort_iterative_Pipeline_VITIS_LOOP_106_3
merge_sort_iterative_Pipeline_VITIS_LOOP_112_4
merge_sort_iterative
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.rtl_wrap.cfg.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.compgen.dataonly.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_69_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_77_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_81_3.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_106_3.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative_Pipeline_VITIS_LOOP_112_4.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_iterative.constraint.tcl 
Execute       sc_get_clocks merge_sort_iterative 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST merge_sort_iterative MODULE2INSTS {merge_sort_iterative merge_sort_iterative merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_112_4_fu_530 merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_69_1_fu_934 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_106_3_fu_1154 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_77_2_fu_1359 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_81_3_fu_1567} INST2MODULE {merge_sort_iterative merge_sort_iterative grp_merge_sort_iterative_Pipeline_VITIS_LOOP_112_4_fu_530 merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_69_1_fu_934 merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_106_3_fu_1154 merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_77_2_fu_1359 merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_81_3_fu_1567 merge_sort_iterative_Pipeline_VITIS_LOOP_81_3} INSTDATA {merge_sort_iterative {DEPTH 1 CHILDREN {grp_merge_sort_iterative_Pipeline_VITIS_LOOP_112_4_fu_530 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_69_1_fu_934 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_106_3_fu_1154 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_77_2_fu_1359 grp_merge_sort_iterative_Pipeline_VITIS_LOOP_81_3_fu_1567}} grp_merge_sort_iterative_Pipeline_VITIS_LOOP_112_4_fu_530 {DEPTH 2 CHILDREN {}} grp_merge_sort_iterative_Pipeline_VITIS_LOOP_69_1_fu_934 {DEPTH 2 CHILDREN {}} grp_merge_sort_iterative_Pipeline_VITIS_LOOP_106_3_fu_1154 {DEPTH 2 CHILDREN {}} grp_merge_sort_iterative_Pipeline_VITIS_LOOP_77_2_fu_1359 {DEPTH 2 CHILDREN {}} grp_merge_sort_iterative_Pipeline_VITIS_LOOP_81_3_fu_1567 {DEPTH 2 CHILDREN {}}} MODULEDATA {merge_sort_iterative_Pipeline_VITIS_LOOP_69_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_53_1_1_U4 SOURCE sort_seperate_bucket/merge_sort.c:70 VARIABLE mul_ln70 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_53_1_1_U3 SOURCE sort_seperate_bucket/merge_sort.c:70 VARIABLE mul_ln70_1 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_3201_p2 SOURCE sort_seperate_bucket/merge_sort.c:71 VARIABLE add_ln71 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_3648_p2 SOURCE sort_seperate_bucket/merge_sort.c:73 VARIABLE j_4 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_3653_p2 SOURCE sort_seperate_bucket/merge_sort.c:71 VARIABLE i_2 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_2955_p2 SOURCE sort_seperate_bucket/merge_sort.c:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_VITIS_LOOP_77_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_1613_p2 SOURCE sort_seperate_bucket/merge_sort.c:78 VARIABLE add_ln78 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_85_1_1_U125 SOURCE sort_seperate_bucket/merge_sort.c:78 VARIABLE mul_ln78 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 13 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_1960_p2 SOURCE sort_seperate_bucket/merge_sort.c:78 VARIABLE add_ln78_1 LOOP VITIS_LOOP_77_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_VITIS_LOOP_81_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_1610_p2 SOURCE sort_seperate_bucket/merge_sort.c:82 VARIABLE add_ln82 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_85_1_1_U234 SOURCE sort_seperate_bucket/merge_sort.c:82 VARIABLE mul_ln82 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 13 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_1962_p2 SOURCE sort_seperate_bucket/merge_sort.c:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_VITIS_LOOP_106_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_1893_p2 SOURCE sort_seperate_bucket/merge_sort.c:106 VARIABLE add_ln106 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_1907_p2 SOURCE sort_seperate_bucket/merge_sort.c:107 VARIABLE add_ln107 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_1_fu_2043_p2 SOURCE sort_seperate_bucket/merge_sort.c:106 VARIABLE add_ln106_1 LOOP VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative_Pipeline_VITIS_LOOP_112_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_3280_p2 SOURCE sort_seperate_bucket/merge_sort.c:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_3429_p2 SOURCE sort_seperate_bucket/merge_sort.c:113 VARIABLE add_ln113 LOOP VITIS_LOOP_112_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_3396_p2 SOURCE sort_seperate_bucket/merge_sort.c:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_112_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} merge_sort_iterative {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME temp_U SOURCE sort_seperate_bucket/merge_sort.c:87 VARIABLE temp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_fu_1790_p2 SOURCE sort_seperate_bucket/merge_sort.c:91 VARIABLE sub LOOP VITIS_LOOP_90_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_2_fu_1818_p2 SOURCE sort_seperate_bucket/merge_sort.c:95 VARIABLE add_ln95_2 LOOP VITIS_LOOP_90_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_1838_p2 SOURCE sort_seperate_bucket/merge_sort.c:94 VARIABLE add_ln94 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_1844_p2 SOURCE sort_seperate_bucket/merge_sort.c:95 VARIABLE add_ln95 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_1_fu_1850_p2 SOURCE sort_seperate_bucket/merge_sort.c:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1942_p2 SOURCE sort_seperate_bucket/merge_sort.c:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_1947_p2 SOURCE sort_seperate_bucket/merge_sort.c:91 VARIABLE add_ln91_1 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_2_fu_1952_p2 SOURCE sort_seperate_bucket/merge_sort.c:91 VARIABLE add_ln91_2 LOOP VITIS_LOOP_91_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 32 BRAM 16 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 31.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 31.08 seconds; current allocated memory: 1.335 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for merge_sort_iterative.
INFO: [VLOG 209-307] Generating Verilog RTL for merge_sort_iterative.
Execute       syn_report -model merge_sort_iterative -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.56 MHz
Command     autosyn done; 50.92 sec.
Command   csynth_design done; 66.61 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61.51 seconds. CPU system time: 4.99 seconds. Elapsed time: 66.61 seconds; current allocated memory: 265.719 MB.
Command ap_source done; 80.11 sec.
Execute cleanup_all 
Command cleanup_all done; 0.11 sec.
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Wed Apr 19 13:42:57 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.19 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.28 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name merge_sort_iterative merge_sort_iterative 
INFO: [HLS 200-1510] Running: set_directive_top -name merge_sort_iterative merge_sort_iterative 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Wed Apr 19 13:44:10 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.1 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.23 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.32 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name merge_sort_iterative merge_sort_iterative 
INFO: [HLS 200-1510] Running: set_directive_top -name merge_sort_iterative merge_sort_iterative 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 28.25 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.52 seconds. CPU system time: 3.38 seconds. Elapsed time: 28.25 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 41.81 sec.
Execute cleanup_all 
