{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526519798794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526519798801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 22:16:38 2018 " "Processing started: Wed May 16 22:16:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526519798801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519798801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegBank -c RegBank " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegBank -c RegBank" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519798801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526519799877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526519799878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.v 1 1 " "Found 1 design units, including 1 entities, in source file regbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Found entity 1: RegBank" {  } { { "RegBank.v" "" { Text "C:/Users/thoma/Documents/RegBank/RegBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519818103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519818103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519818112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519818112 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "Display.v(13) " "Verilog HDL Event Control warning at Display.v(13): event expression contains \"\|\" or \"\|\|\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 13 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1526519818121 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Display.v(17) " "Verilog HDL Expression warning at Display.v(17): truncated literal to match 7 bits" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1526519818122 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Display.v(37) " "Verilog HDL Expression warning at Display.v(37): truncated literal to match 7 bits" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1526519818122 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Display.v(53) " "Verilog HDL Expression warning at Display.v(53): truncated literal to match 7 bits" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1526519818123 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Display.v(75) " "Verilog HDL Event Control warning at Display.v(75): Event Control contains a complex event expression" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 75 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1526519818123 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Display.v(79) " "Verilog HDL Expression warning at Display.v(79): truncated literal to match 7 bits" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1526519818123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 2 2 " "Found 2 design units, including 2 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tradutor " "Found entity 1: Tradutor" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519818124 ""} { "Info" "ISGN_ENTITY_NAME" "2 Tradutor2 " "Found entity 2: Tradutor2" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519818124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519818124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526519818358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tradutor Tradutor:displayr2 " "Elaborating entity \"Tradutor\" for hierarchy \"Tradutor:displayr2\"" {  } { { "ULA.v" "displayr2" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519818418 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux3 Display.v(13) " "Verilog HDL Always Construct warning at Display.v(13): inferring latch(es) for variable \"aux3\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526519818421 "|ULA|Tradutor:displayr2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux2 Display.v(13) " "Verilog HDL Always Construct warning at Display.v(13): inferring latch(es) for variable \"aux2\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526519818421 "|ULA|Tradutor:displayr2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tradutor2 Tradutor2:displaysoma " "Elaborating entity \"Tradutor2\" for hierarchy \"Tradutor2:displaysoma\"" {  } { { "ULA.v" "displaysoma" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519818426 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux3 Display.v(75) " "Verilog HDL Always Construct warning at Display.v(75): inferring latch(es) for variable \"aux3\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526519818429 "|ULA|Tradutor2:displaysoma"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux2 Display.v(75) " "Verilog HDL Always Construct warning at Display.v(75): inferring latch(es) for variable \"aux2\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1526519818429 "|ULA|Tradutor2:displaysoma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:brancoRegistrador " "Elaborating entity \"RegBank\" for hierarchy \"RegBank:brancoRegistrador\"" {  } { { "ULA.v" "brancoRegistrador" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519818430 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegBank:brancoRegistrador\|regfile_rtl_0 " "Inferred RAM node \"RegBank:brancoRegistrador\|regfile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1526519818919 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RegBank:brancoRegistrador\|regfile_rtl_1 " "Inferred RAM node \"RegBank:brancoRegistrador\|regfile_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1526519818920 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegBank:brancoRegistrador\|regfile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RegBank:brancoRegistrador\|regfile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RegBank:brancoRegistrador\|regfile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"RegBank:brancoRegistrador\|regfile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526519819054 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1526519819054 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1526519819054 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor:displayr2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor:displayr2\|Div0\"" {  } { { "Display.v" "Div0" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor:displayr2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor:displayr2\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor:displayr3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor:displayr3\|Div0\"" {  } { { "Display.v" "Div0" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor:displayr3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor:displayr3\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor2:displaysoma\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor2:displaysoma\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor2:displaysoma\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor2:displaysoma\|Div1\"" {  } { { "Display.v" "Div1" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor2:displaysoma\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor2:displaysoma\|Mod1\"" {  } { { "Display.v" "Mod1" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor2:displaysoma\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor2:displaysoma\|Div2\"" {  } { { "Display.v" "Div2" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Tradutor2:displaysoma\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Tradutor2:displaysoma\|Mod2\"" {  } { { "Display.v" "Mod2" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 124 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519819057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1526519819057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0 " "Elaborated megafunction instantiation \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519819201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0 " "Instantiated megafunction \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519819201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_scc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_scc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_scc1 " "Found entity 1: altsyncram_scc1" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tradutor:displayr2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Tradutor:displayr2\|lpm_divide:Div0\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519819424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tradutor:displayr2\|lpm_divide:Div0 " "Instantiated megafunction \"Tradutor:displayr2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819424 ""}  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519819424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s0p " "Found entity 1: lpm_divide_s0p" {  } { { "db/lpm_divide_s0p.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_divide_s0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_abs_2v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_l0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_l0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_l0a " "Found entity 1: lpm_abs_l0a" {  } { { "db/lpm_abs_l0a.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_abs_l0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519819909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519819909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tradutor:displayr2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Tradutor:displayr2\|lpm_divide:Mod0\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519819935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tradutor:displayr2\|lpm_divide:Mod0 " "Instantiated megafunction \"Tradutor:displayr2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519819935 ""}  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519819935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_voo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_voo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_voo " "Found entity 1: lpm_divide_voo" {  } { { "db/lpm_divide_voo.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_divide_voo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tradutor2:displaysoma\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Tradutor2:displaysoma\|lpm_divide:Mod0\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519820182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tradutor2:displaysoma\|lpm_divide:Mod0 " "Instantiated megafunction \"Tradutor2:displaysoma\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820182 ""}  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519820182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_divide_cqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/abs_divider_4dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_abs_f0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tradutor2:displaysoma\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Tradutor2:displaysoma\|lpm_divide:Div1\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519820491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tradutor2:displaysoma\|lpm_divide:Div1 " "Instantiated megafunction \"Tradutor2:displaysoma\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820492 ""}  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519820492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_divide_p0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_abs_5v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tradutor2:displaysoma\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Tradutor2:displaysoma\|lpm_divide:Mod1\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519820778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tradutor2:displaysoma\|lpm_divide:Mod1 " "Instantiated megafunction \"Tradutor2:displaysoma\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820778 ""}  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519820778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_divide_soo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519820885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519820885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tradutor2:displaysoma\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Tradutor2:displaysoma\|lpm_divide:Div2\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519820945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tradutor2:displaysoma\|lpm_divide:Div2 " "Instantiated megafunction \"Tradutor2:displaysoma\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519820946 ""}  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519820946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvo " "Found entity 1: lpm_divide_cvo" {  } { { "db/lpm_divide_cvo.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_divide_cvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519821043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519821043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_7ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_7ag " "Found entity 1: abs_divider_7ag" {  } { { "db/abs_divider_7ag.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/abs_divider_7ag.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519821085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519821085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/alt_u_div_c4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519821137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519821137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Tradutor2:displaysoma\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Tradutor2:displaysoma\|lpm_divide:Mod2\"" {  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 124 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519821189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tradutor2:displaysoma\|lpm_divide:Mod2 " "Instantiated megafunction \"Tradutor2:displaysoma\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519821189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519821189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519821189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519821189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526519821189 ""}  } { { "Display.v" "" { Text "C:/Users/thoma/Documents/RegBank/Display.v" 124 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526519821189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fno " "Found entity 1: lpm_divide_fno" {  } { { "db/lpm_divide_fno.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/lpm_divide_fno.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526519821294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519821294 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a4 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a5 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a6 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a7 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a8 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a9 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a10 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a11 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a12 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a13 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a14 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a15 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_1\|altsyncram_scc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_1|altsyncram_scc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a4 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a5 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a6 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a7 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a8 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a9 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a10 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a11 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a12 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a13 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a14 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a15 " "Synthesized away node \"RegBank:brancoRegistrador\|altsyncram:regfile_rtl_0\|altsyncram_scc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/thoma/Documents/RegBank/db/altsyncram_scc1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519821552 "|ULA|RegBank:brancoRegistrador|altsyncram:regfile_rtl_0|altsyncram_scc1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1526519821552 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1526519821552 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526519822102 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "34 " "Ignored 34 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "34 " "Ignored 34 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1526519822134 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1526519822134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526519822942 "|ULA|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526519822942 "|ULA|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526519822942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526519823097 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526519825702 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Tradutor2:displaysoma\|lpm_divide:Mod0\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[1\]~6 " "Logic cell \"Tradutor2:displaysoma\|lpm_divide:Mod0\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[1\]~6\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[1\]~6" { Text "C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519825712 ""} { "Info" "ISCL_SCL_CELL_NAME" "Tradutor2:displaysoma\|lpm_divide:Mod0\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[2\]~8 " "Logic cell \"Tradutor2:displaysoma\|lpm_divide:Mod0\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_16_result_int\[2\]~8\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_16_result_int\[2\]~8" { Text "C:/Users/thoma/Documents/RegBank/db/alt_u_div_6af.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519825712 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1526519825712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526519826129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526519826129 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "ULA.v" "" { Text "C:/Users/thoma/Documents/RegBank/ULA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526519826359 "|ULA|KEY1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526519826359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "825 " "Implemented 825 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526519826360 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526519826360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "741 " "Implemented 741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526519826360 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526519826360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526519826360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526519826434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 22:17:06 2018 " "Processing ended: Wed May 16 22:17:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526519826434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526519826434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526519826434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526519826434 ""}
