module plantAssigner(	
						input		Plant,
						input		END1, 	END2, 	END3, 	END4, 	END5,
						input		END6, 	END7, 	END8, 	END9, 	END10,
						
						output 	END
						);
						
	logic	[9:0]	NET	=	{	END1, 	END2, 	END3, 	END4, 	END5,
										END6, 	END7, 	END8, 	END9, 	END10};
	
	always_comb
	begin
		if(NET	==	10'b0)
	end

endmodule 