.TH "PLL_entry_clock_source" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
PLL_entry_clock_source
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBRCC_PLLSource_HSI_Div2\fP   ((uint32_t)0x00000000)"
.br
.ti -1c
.RI "#define \fBRCC_PLLSource_HSE_Div1\fP   ((uint32_t)0x00010000)"
.br
.ti -1c
.RI "#define \fBRCC_PLLSource_HSE_Div2\fP   ((uint32_t)0x00030000)"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLL_SOURCE\fP(SOURCE)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define IS_RCC_PLL_SOURCE(SOURCE)"
\fBValue:\fP
.PP
.nf
(((SOURCE) == RCC_PLLSource_HSI_Div2) || \
                                   ((SOURCE) == RCC_PLLSource_HSE_Div1) || \
                                   ((SOURCE) == RCC_PLLSource_HSE_Div2))
.fi
.PP
Definition at line 86 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_PLLSource_HSE_Div1   ((uint32_t)0x00010000)"

.PP
Definition at line 84 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_PLLSource_HSE_Div2   ((uint32_t)0x00030000)"

.PP
Definition at line 85 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_PLLSource_HSI_Div2   ((uint32_t)0x00000000)"

.PP
Definition at line 81 of file stm32f10x_rcc\&.h\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
