// Seed: 1981506271
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    output logic id_1,
    output logic id_2,
    input  logic id_3,
    input  logic id_4
    , id_5
);
  assign id_1 = 1;
endmodule
