/** @file

  Boot Setting File for Platform Configuration.

  Copyright (c) 2022, Intel Corporation. All rights reserved.<BR>
  This program and the accompanying materials
  are licensed and made available under the terms and conditions of the BSD License
  which accompanies this distribution.  The full text of the license may be found at
  http://opensource.org/licenses/bsd-license.php

  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.

  This file is automatically generated. Please do NOT modify !!!

**/



GlobalDataDef
    SKUID = 0, "DEFAULT"
EndGlobalData


StructDef

    Find "EHLUPD_T"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x00
        Skip 55 bytes
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDebugEnable      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartNumber           1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartMode             1 bytes    $_DEFAULT_ = 0x02
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartBaudRate         4 bytes    $_DEFAULT_ = 115200
        $gPlatformFspPkgTokenSpaceGuid_PcdPciExpressBaseAddress        8 bytes    $_DEFAULT_ = 0xC0000000
        $gPlatformFspPkgTokenSpaceGuid_PcdPciExpressRegionLength       4 bytes    $_DEFAULT_ = 0x10000000
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartParity           1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDataBits         1 bytes    $_DEFAULT_ = 0x08
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartStopBits         1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartAutoFlow         1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartRxPinMux         4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartTxPinMux         4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartRtsPinMux        4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartCtsPinMux        4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDebugMmioBase    4 bytes    $_DEFAULT_ = 0xFE042000
        $gPlatformFspPkgTokenSpaceGuid_PcdLpcUartDebugEnable           1 bytes    $_DEFAULT_ = 0x00

    Find "EHLUPD_M"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x00
        Skip 55 bytes
        $gPlatformFspPkgTokenSpaceGuid_PlatformMemorySize              8 bytes    $_DEFAULT_ = 0x400000
        $gPlatformFspPkgTokenSpaceGuid_MemorySpdDataLen                2 bytes    $_DEFAULT_ = 0x200
        $gPlatformFspPkgTokenSpaceGuid_EnableAbove4GBMmio              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuCrashLogDevice               1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr00                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr01                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr10                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr11                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_DqByteMapCh0                   12 bytes    $_DEFAULT_ = 0x0F, 0xF0, 0x0F, 0xF0, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_DqByteMapCh1                   12 bytes    $_DEFAULT_ = 0x0F, 0xF0, 0x0F, 0xF0, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_DqsMapCpu2DramCh0               8 bytes    $_DEFAULT_ = 3, 0, 1, 2, 7, 4, 5, 6
        $gPlatformFspPkgTokenSpaceGuid_DqsMapCpu2DramCh1               8 bytes    $_DEFAULT_ = 3, 0, 1, 2, 7, 4, 5, 6
        $gPlatformFspPkgTokenSpaceGuid_RcompResistor                   6 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_RcompTarget                    10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_CaVrefConfig                    1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_SmramMask                       1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DqPinsInterleaved               1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Lp4DqsOscEn                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_Ibecc                           1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_IbeccParity                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_IbeccOperationMode              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_IbeccErrorInj                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_IbeccProtectedRegionEnable      8 bytes    $_DEFAULT_ = 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0
        $gPlatformFspPkgTokenSpaceGuid_IbeccProtectedRegionBase       16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_IbeccProtectedRegionMask       16 bytes    $_DEFAULT_ = 0xFF,0x3F,0xFF,0x3F,0xFF,0x3F,0xFF,0x3F,0xFF,0x3F,0xFF,0x3F,0xFF,0x3F,0xFF,0x3F
        $gPlatformFspPkgTokenSpaceGuid_MrcTaskDebugEnable              1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_RmtPerTask                      1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_TrainTrace                      1 bytes    $_DEFAULT_ = 0x0
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_IedSize                         4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TsegSize                        4 bytes    $_DEFAULT_ = 0x0400000
        $gPlatformFspPkgTokenSpaceGuid_MmioSize                        2 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_LowSupplyEnData                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_LowSupplyEnCcc                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MemTestOnWarmBoot               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ProbelessTrace                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SmbusEnable                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SpdAddressTable                 4 bytes    $_DEFAULT_ = 0xA0,0xA2,0xA4,0xA6
        $gPlatformFspPkgTokenSpaceGuid_PlatformDebugConsent            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DciEn                           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DciDbcMode                      1 bytes    $_DEFAULT_ = 0x04
        $gPlatformFspPkgTokenSpaceGuid_DciModphyPg                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DciUsb3TypecUfpDbg              1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_PchTraceHubMode                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg0Size          1 bytes    $_DEFAULT_ = 0x03
        $gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg1Size          1 bytes    $_DEFAULT_ = 0x03
        $gPlatformFspPkgTokenSpaceGuid_PchPreMemRsvd                   7 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_X2ApicOptOut                    1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DmaControlGuarantee             1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_VtdBaseAddress                 36 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_VtdDisable                      1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_VtdIgdEnable                    1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_VtdIpuEnable                    1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_VtdIopEnable                    1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_VtdItbtEnable                   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DisableTeIgd                    1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc               1 bytes    $_DEFAULT_ = 0xFE
        $gPlatformFspPkgTokenSpaceGuid_InternalGfx                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ApertureSize                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_UserBd                          1 bytes    $_DEFAULT_ = 0x05
        $gPlatformFspPkgTokenSpaceGuid_DdrFreqLimit                    2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_SaGv                            1 bytes    $_DEFAULT_ = 0x04
        $gPlatformFspPkgTokenSpaceGuid_DdrSpeedControl                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_FreqSaGvLow                     2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_FreqSaGvMid                     2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel0             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel1             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ScramblerSupport                1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_Ddr4OneDpc                      1 bytes    $_DEFAULT_ = 0x03
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_MmaTestContentPtr               4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_MmaTestContentSize              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_MmaTestConfigPtr                4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_MmaTestConfigSize               4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_SpdProfileSelected              1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_VddVoltage                      2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_RefClk                          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Ratio                           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_tCL                             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_tCWL                            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_tFAW                            2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_tRAS                            2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_tRCDtRP                         1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_tREFI                           2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_tRFC                            2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_tRRD                            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_tRTP                            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_tWR                             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_tWTR                            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_NModeSupport                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DllBwEn0                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DllBwEn1                        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_DllBwEn2                        1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_DllBwEn3                        1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_IsvtIoPort                      1 bytes    $_DEFAULT_ = 0x99
        $gPlatformFspPkgTokenSpaceGuid_PchHdaEnable                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPseEnable                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMode                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg0Size          1 bytes    $_DEFAULT_ = 0x04
        $gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg1Size          1 bytes    $_DEFAULT_ = 0x04
        $gPlatformFspPkgTokenSpaceGuid_SaGvLowGear2                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SaGvMidGear2                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SaGvHighGear2                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_HeciTimeouts                    1 bytes    $_DEFAULT_ = 0x01
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_Heci1BarAddress                 4 bytes    $_DEFAULT_ = 0xFEDA2000
        $gPlatformFspPkgTokenSpaceGuid_Heci2BarAddress                 4 bytes    $_DEFAULT_ = 0xFEDA3000
        $gPlatformFspPkgTokenSpaceGuid_Heci3BarAddress                 4 bytes    $_DEFAULT_ = 0xFEDA4000
        $gPlatformFspPkgTokenSpaceGuid_HgDelayAfterPwrEn               2 bytes    $_DEFAULT_ = 300
        $gPlatformFspPkgTokenSpaceGuid_HgDelayAfterHoldReset           2 bytes    $_DEFAULT_ = 100
        $gPlatformFspPkgTokenSpaceGuid_MmioSizeAdjustment              2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_InitPcieAspmAfterOprom          1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PrimaryDisplay                  1 bytes    $_DEFAULT_ = 0x3
        $gPlatformFspPkgTokenSpaceGuid_PsmiRegionSize                  1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_GmAdr                           4 bytes    $_DEFAULT_ = 0xB0000000
        $gPlatformFspPkgTokenSpaceGuid_GttMmAdr                        4 bytes    $_DEFAULT_ = 0xAF000000
        $gPlatformFspPkgTokenSpaceGuid_GttSize                         2 bytes    $_DEFAULT_ = 0x3
        $gPlatformFspPkgTokenSpaceGuid_CpuPcie0Rtd3Gpio               24 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_TxtImplemented                  1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_SaOcSupport                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_GtVoltageMode                   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_GtMaxOcRatio                    1 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_GtVoltageOffset                 2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_GtVoltageOverride               2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_GtExtraTurboVoltage             2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_SaVoltageOffset                 2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_RootPortIndex                   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_RealtimeMemoryTiming            1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcieMultipleSegmentEnabled      1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SaIpuEnable                     1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_SaIpuImrConfiguration           1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ImguClkOutEn                    5 bytes    $_DEFAULT_ = 0x1, 0x1, 0x1, 0x1, 0x0
        $gPlatformFspPkgTokenSpaceGuid_SaIpuFusaConfigEnable           1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpEnableMask             4 bytes    $_DEFAULT_ = 0x00FFFFFF
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLinkDownGpios          1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpClockReqMsgEnable      1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPcieSpeed              4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_GtPsmiSupport                   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DismSize                        1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PramSize                        1 bytes    $_DEFAULT_ = 0x30
        $gPlatformFspPkgTokenSpaceGuid_SaPreMemProductionRsvd        138 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DmiMaxLinkSpeed                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh2Enable              1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh3Method              1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DmiGen3ProgramStaticEq          1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DmiDeEmphasis                   1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DmiGen3RootPortPreset           8 bytes    $_DEFAULT_ = 0x08,0x08,0x08,0x08,0x08,0x08,0x08,0x08
        $gPlatformFspPkgTokenSpaceGuid_DmiGen3EndPointPreset           8 bytes    $_DEFAULT_ = 0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07
        $gPlatformFspPkgTokenSpaceGuid_DmiGen3EndPointHint             8 bytes    $_DEFAULT_ = 0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02
        $gPlatformFspPkgTokenSpaceGuid_DmiGen3RxCtlePeaking            4 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_BistOnReset                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SkipStopPbet                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_OcSupport                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_OcLock                          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CoreMaxOcRatio                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CoreVoltageMode                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RingMaxOcRatio                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_HyperThreading                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuRatioOverride                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuRatio                        1 bytes    $_DEFAULT_ = 0x1C
        $gPlatformFspPkgTokenSpaceGuid_BootFrequency                   1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ActiveCoreCount                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_FClkFrequency                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_JtagC10PowerGateDisable         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmxEnable                       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_Avx2RatioOffset                 1 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_Avx3RatioOffset                 1 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_BclkAdaptiveVoltage             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CoreVoltageOverride             2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CoreVoltageAdaptive             2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CoreVoltageOffset               2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CorePllVoltageOffset            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RingDownBin                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RingVoltageMode                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TjMaxOffset                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RingVoltageOverride             2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RingVoltageAdaptive             2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RingVoltageOffset               2 bytes    $_DEFAULT_ = 0x00
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_ElixirSpringsPatchAddr          4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ElixirSpringsPatchSize          4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DebugInterfaceEnable            1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_DebugInterfaceLockEnable        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_BiosGuard                       1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_EnableSgx                       1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_Txt                             1 bytes    $_DEFAULT_ = 0x00
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_PrmrrSize                       4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_SinitMemorySize                 4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TxtDprMemoryBase                8 bytes    $_DEFAULT_ = 0x0000000000000000
        $gPlatformFspPkgTokenSpaceGuid_TxtHeapMemorySize               4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TxtDprMemorySize                4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_BiosAcmBase                     4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_BiosAcmSize                     4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_ApStartupBase                   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TgaSize                         4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TxtLcpPdBase                    8 bytes    $_DEFAULT_ = 0x0000000000000000
        $gPlatformFspPkgTokenSpaceGuid_TxtLcpPdSize                    8 bytes    $_DEFAULT_ = 0x0000000000000000
        $gPlatformFspPkgTokenSpaceGuid_IsTPMPresence                   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ReservedSecurityPreMem          6 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchMasterClockGating            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchMasterPowerGating            1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_FiaLaneReversalEnable           2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioRxSetCtleEnable     24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioRxSetCtle           24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DownscaleAmpEnable  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DownscaleAmp  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DownscaleAmpEnable  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DownscaleAmp  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen3DownscaleAmpEnable  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen3DownscaleAmp  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DeEmphEnable  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DeEmph        24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph3p5Enable  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph3p5     24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph6p0Enable  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph6p0     24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen1EqBoostMagEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen1EqBoostMag     8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen2EqBoostMagEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen2EqBoostMag     8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen3EqBoostMagEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen3EqBoostMag     8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DownscaleAmpEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DownscaleAmp   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DownscaleAmpEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DownscaleAmp   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DownscaleAmpEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DownscaleAmp   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DeEmphEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DeEmph         8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DeEmphEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DeEmph         8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DeEmphEnable   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DeEmph         8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchLpcEnhancePort8xhDecoding    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPort80Route                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SmbusArpEnable                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchNumRsvdSmbusAddresses        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSmbusIoBase                  2 bytes    $_DEFAULT_ = 0xEFA0
        $gPlatformFspPkgTokenSpaceGuid_PchSmbAlertEnable               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieClkSrcUsage                16 bytes    $_DEFAULT_ = 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF
        $gPlatformFspPkgTokenSpaceGuid_PcieClkSrcClkReq               16 bytes    $_DEFAULT_ = 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_RsvdSmbusAddressTablePtr        4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PcieRpEnableMask                4 bytes    $_DEFAULT_ = 0x00FFFFFF
        $gPlatformFspPkgTokenSpaceGuid_PcdDebugInterfaceFlags          1 bytes    $_DEFAULT_ = 0x32
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugControllerNumber   1 bytes    $_DEFAULT_ = 0x2
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugAutoFlow       1 bytes    $_DEFAULT_ = 0x0
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugBaudRate       4 bytes    $_DEFAULT_ = 115200
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugParity         1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugStopBits       1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugDataBits       1 bytes    $_DEFAULT_ = 0x8
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugMmioBase       4 bytes    $_DEFAULT_ = 0xFE042000
        $gPlatformFspPkgTokenSpaceGuid_PcdIsaSerialUartBase            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_GtPllVoltageOffset              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RingPllVoltageOffset            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SaPllVoltageOffset              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_McPllVoltageOffset              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MrcSafeConfig                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie0En                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie1En                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie2En                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie3En                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TcssXhciEn                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TcssXdciEn                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TcssDma0En                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TcssDma1En                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugBaudRate          1 bytes    $_DEFAULT_ = 0x07
        $gPlatformFspPkgTokenSpaceGuid_HobBufferSize                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ECT                             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SOT                             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ERDMPRTC2D                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RDMPRT                          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RCVET                           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_JWRL                            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EWRTC2D                         1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ERDTC2D                         1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WRTC1D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WRVC1D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RDTC1D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_DIMMODTT                        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_DIMMRONT                        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WRDSEQT                         1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WRSRT                           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RDODTT                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RDEQT                           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RDAPT                           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WRTC2D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RDTC2D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WRVC2D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RDVC2D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_CMDVC                           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_LCT                             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RTL                             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TAT                             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RCVENC1D                        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RMT                             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MarginLimitCheck                1 bytes    $_DEFAULT_ = 0x01
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_MarginLimitL2                   2 bytes    $_DEFAULT_ = 100
        $gPlatformFspPkgTokenSpaceGuid_MEMTST                          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ALIASCHK                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RMC                             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_WRDSUDT                         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CMDSR                           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CMDDSEQ                         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CMDNORM                         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EWRDSEQ                         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RDVC1D                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TXTCO                           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CLKTCO                          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DIMMODTCA                       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TXTCODQS                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DCC                             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_DQDFE                           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SOTC                            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EccSupport                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RemapEnable                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_MrcTimeMeasure                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MrcFastBoot                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_MrcTrainOnWarm                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RankInterleave                  1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnhancedInterleave              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_MemoryTrace                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ChHashEnable                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnableExtts                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableCltm                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableOltm                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnablePwrDn                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnablePwrDnLpddr                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_UserPowerWeightsEn              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RaplLim2Lock                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RaplLim2Ena                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RaplLim1Ena                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SrefCfgEna                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinDefeatLpddr           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinDefeat                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RhPrevention                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ExitOnFailure                   1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_DdrThermalSensor                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_Ddr4DdpSharedClock              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Ddr4DdpSharedZq                 1 bytes    $_DEFAULT_ = 0x00
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_BClkFrequency                   4 bytes    $_DEFAULT_ = 100000000
        $gPlatformFspPkgTokenSpaceGuid_ChHashInterleaveBit             1 bytes    $_DEFAULT_ = 0x02
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_ChHashMask                      2 bytes    $_DEFAULT_ = 0x30CC
        $gPlatformFspPkgTokenSpaceGuid_ExtendedBankHashing             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnergyScaleFact                 1 bytes    $_DEFAULT_ = 0x04
        $gPlatformFspPkgTokenSpaceGuid_Idd3n                           2 bytes    $_DEFAULT_ = 0x1A
        $gPlatformFspPkgTokenSpaceGuid_Idd3p                           2 bytes    $_DEFAULT_ = 0x0B
        $gPlatformFspPkgTokenSpaceGuid_RhActProbability                1 bytes    $_DEFAULT_ = 0xB
        $gPlatformFspPkgTokenSpaceGuid_RaplLim2WindX                   1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_RaplLim2WindY                   1 bytes    $_DEFAULT_ = 0x0A
        $gPlatformFspPkgTokenSpaceGuid_RaplLim1WindX                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RaplLim1WindY                   1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_RaplLim2Pwr                     2 bytes    $_DEFAULT_ = 0xDE
        $gPlatformFspPkgTokenSpaceGuid_RaplLim1Pwr                     2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh0Dimm0           1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh0Dimm1           1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh1Dimm0           1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh1Dimm1           1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh0Dimm0            1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh0Dimm1            1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh1Dimm0            1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh1Dimm1            1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh0Dimm0              1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh0Dimm1              1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh1Dimm0              1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh1Dimm1              1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh0Dimm0               1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh0Dimm1               1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh1Dimm0               1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh1Dimm1               1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh0Dimm0              1 bytes    $_DEFAULT_ = 0x0A
        $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh0Dimm1              1 bytes    $_DEFAULT_ = 0x0A
        $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh1Dimm0              1 bytes    $_DEFAULT_ = 0x0A
        $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh1Dimm1              1 bytes    $_DEFAULT_ = 0x0A
        $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh0Dimm0                1 bytes    $_DEFAULT_ = 0x06
        $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh0Dimm1                1 bytes    $_DEFAULT_ = 0x06
        $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh1Dimm0                1 bytes    $_DEFAULT_ = 0x06
        $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh1Dimm1                1 bytes    $_DEFAULT_ = 0x06
        $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh0Dimm0               1 bytes    $_DEFAULT_ = 0xAC
        $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh0Dimm1               1 bytes    $_DEFAULT_ = 0xAC
        $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh1Dimm0               1 bytes    $_DEFAULT_ = 0xAC
        $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh1Dimm1               1 bytes    $_DEFAULT_ = 0xAC
        $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh0Dimm0                1 bytes    $_DEFAULT_ = 0xD4
        $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh0Dimm1                1 bytes    $_DEFAULT_ = 0xD4
        $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh1Dimm0                1 bytes    $_DEFAULT_ = 0xD4
        $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh1Dimm1                1 bytes    $_DEFAULT_ = 0xD4
        $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh0Dimm0                1 bytes    $_DEFAULT_ = 0xDD
        $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh0Dimm1                1 bytes    $_DEFAULT_ = 0xDD
        $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh1Dimm0                1 bytes    $_DEFAULT_ = 0xDD
        $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh1Dimm1                1 bytes    $_DEFAULT_ = 0xDD
        $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinTmr                   1 bytes    $_DEFAULT_ = 0x30
        $gPlatformFspPkgTokenSpaceGuid_CkeRankMapping                  1 bytes    $_DEFAULT_ = 0xAA
        $gPlatformFspPkgTokenSpaceGuid_RaplPwrFlCh0                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RaplPwrFlCh1                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnCmdRate                       1 bytes    $_DEFAULT_ = 0x03
        $gPlatformFspPkgTokenSpaceGuid_Refresh2X                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EpgEnable                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RhSolution                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_UserThresholdEnable             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_UserBudgetEnable                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PowerDownMode                   1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_TsodTcritMax                    1 bytes    $_DEFAULT_ = 0x69
        $gPlatformFspPkgTokenSpaceGuid_TsodEventMode                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TsodEventPolarity               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TsodCriticalEventOnly           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TsodEventOutputControl          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TsodAlarmwindowLockBit          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TsodCriticaltripLockBit         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TsodShutdownMode                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TsodThigMax                     1 bytes    $_DEFAULT_ = 0x5D
        $gPlatformFspPkgTokenSpaceGuid_TsodManualEnable                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ForceOltmOrRefresh2x            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PwdwnIdleCounter                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DisPgCloseIdleTimeout           1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_CmdRanksTerminated              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RMTLoopCount                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinTmrLpddr              1 bytes    $_DEFAULT_ = 0x40
        $gPlatformFspPkgTokenSpaceGuid_RetrainOnFastFail               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RMTBIT                          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RDTOPT                          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RefreshPanicWm                  1 bytes    $_DEFAULT_ = 0x09
        $gPlatformFspPkgTokenSpaceGuid_RefreshHpWm                     1 bytes    $_DEFAULT_ = 0x08
        $gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugLevel             1 bytes    $_DEFAULT_ = 0x03
        $gPlatformFspPkgTokenSpaceGuid_FivrFaults                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_FivrEfficiency                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SafeMode                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CleanMemory                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_UsbTcPortEnPreMem               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PostCodeOutputPort              2 bytes    $_DEFAULT_ = 0x80
        $gPlatformFspPkgTokenSpaceGuid_CridEnable                      1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_BclkRfiFreq                    16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieImrSize                     2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieImrEnabled                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieImrRpLocation               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieImrRpSelection              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MemBootMode                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Peg3Aspm                        1 bytes    $_DEFAULT_ = 0x3
        $gPlatformFspPkgTokenSpaceGuid_MfvcWrrArb                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VcId_7_0                       16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SetHwParameters                 1 bytes    $_DEFAULT_ = 0x0
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_Ltr_L1D2_ThVal                  2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Ltr_L1D2_ThScale                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SysPwrState                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MediaDeathNotification          1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_HealthLogNotification           1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_TempBelowThrottleNotification   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_TempAboveThrottleNotification   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_MissingCommitBitNotification    1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_NVMeHoldDisableBit              1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcieRefPllSsc                   1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_ReservedFspmUpd                18 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SkipExtGfxScan                  1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_BdatEnable                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ScanExtGfxForLegacyOpRom        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_LockPTMregs                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PegGen3Rsvd                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PanelPowerEnable                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_BdatTestType                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SaPreMemTestRsvd               98 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TotalFlashSize                  2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_BiosSize                        2 bytes    $_DEFAULT_ = 0x2800
        $gPlatformFspPkgTokenSpaceGuid_TxtAcheckRequest                1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SecurityTestRsvd               11 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SmbusDynamicPowerGating         1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WdtDisableAndLock               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SmbusSpdWriteDisable            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchHdaVcType                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaDspUaaCompliance          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkHdaEnable        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchHdaSdiEnable                 2 bytes    $_DEFAULT_ = 0x01, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaTestPowerClockGating      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicEnable       2 bytes    $_DEFAULT_ = 0x01, 0x01
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicClkAPinMux   8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicClkBPinMux   8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaDspEnable                 1 bytes    $_DEFAULT_ = 0x01
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicDataPinMux   8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkSspEnable        6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkSndwEnable       4 bytes    $_DEFAULT_ = 0x01, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkFrequency        1 bytes    $_DEFAULT_ = 0x04
        $gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkTmode            1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_PchHdaIDispCodecDisconnect      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccModeEnablePreMem             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccTuningEnable                 1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgBasePreMem           4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgSizePreMem           4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgBasePreMem          4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgSizePreMem          4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_SoftwareSramEnPreMem            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DsoTuningEnPreMem               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccErrorLogEnPreMem             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DidInitStat                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DisableCpuReplacedPolling       1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SendDidMsg                      1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DisableMessageCheck             1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SkipMbpHob                      1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_HeciCommunication2              1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_KtDeviceEnable                  1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SkipCpuReplacementCheck         1 bytes    $_DEFAULT_ = 0x00

    Find "EHLUPD_S"
        $gPlatformFspPkgTokenSpaceGuid_Revision                        1 bytes    $_DEFAULT_ = 0x00
        Skip 23 bytes
        $gPlatformFspPkgTokenSpaceGuid_LogoPtr                         4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_LogoSize                        4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_BltBufferAddress                4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_BltBufferSize                   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_GraphicsConfigPtr               4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_Device4Enable                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ScsEmmcEnabled                  1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ScsEmmcHs400Enabled             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ScsEmmcDdr50Enabled             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EmmcUseCustomDlls               1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_EmmcTxCmdDelayRegValue          4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcTxDataDelay1RegValue        4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcTxDataDelay2RegValue        4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcRxCmdDataDelay1RegValue     4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcRxCmdDataDelay2RegValue     4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcRxStrobeDelayRegValue       4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ScsSdCardEnabled                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SdCardPowerEnableActiveHigh     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SdCardUseCustomDlls             1 bytes    $_DEFAULT_ = 0x0
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_SdCardTxCmdDelayRegValue        4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardTxDataDelay1RegValue      4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardTxDataDelay2RegValue      4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardRxCmdDataDelay1RegValue   4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardRxCmdDataDelay2RegValue   4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioPrwEnBPinMux          4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioPrwEnBPadTermination   1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCmdPinMux             4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCmdPadTermination     1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioDataPinMux           16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioDataPadTermination    4 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCdbPinMux             4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCdbPadTermination     1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkPinMux             4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkPadTermination     1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioWpPinMux              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioWpPadTermination      1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkFbPinMux           4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkFbPadTermination   1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioCmdPinMux               4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioCmdPadTermination       1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioDataPinMux             32 bytes    $_DEFAULT_ = 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioDataPadTermination      8 bytes    $_DEFAULT_ = 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioRclkPinMux              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioRclkPadTermination      1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioClkPinMux               4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioClkPadTermination       1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioResetbPinMux            4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioResetbPadTermination    1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioHipMonPinMux            4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EmmcGpioHipMonPadTermination    1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ShowSpiController               1 bytes    $_DEFAULT_ = 0x00
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_MicrocodeRegionBase             4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_MicrocodeRegionSize             4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_TurboMode                       1 bytes    $_DEFAULT_ = 0x1
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_SiipRegionBase                  4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SiipRegionSize                  4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_IsiRegionBase                   4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_IsiRegionSize                   4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SataSalpSupport                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataPortMultiplier              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsEnable                 8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsDevSlp                 8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PortUsb20Enable                16 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_USB20Otg                       16 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_USB30Otg                       10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PortUsb30Enable                10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_XdciEnable                      1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_DevIntConfigPtr                 4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_NumOfDevIntConfig               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PxRcConfig                      8 bytes    $_DEFAULT_ = 0x0B, 0x0A, 0x0B, 0x0B, 0x0B, 0x0B, 0x0B, 0x0B
        $gPlatformFspPkgTokenSpaceGuid_GpioIrqRoute                    1 bytes    $_DEFAULT_ = 0x0E
        $gPlatformFspPkgTokenSpaceGuid_SciIrqSelect                    1 bytes    $_DEFAULT_ = 0x09
        $gPlatformFspPkgTokenSpaceGuid_TcoIrqSelect                    1 bytes    $_DEFAULT_ = 0x09
        $gPlatformFspPkgTokenSpaceGuid_TcoIrqEnable                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaVerbTableEntryNum         1 bytes    $_DEFAULT_ = 0
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchHdaVerbTablePtr              4 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_PchHdaCodecSxWakeCapability     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataEnable                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataMode                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiMode                 7 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsPolarity          14 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsEnable            14 bytes    $_DEFAULT_ = 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiDefaultCsOutput      7 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsMode               7 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsGpioMode           7 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsState              7 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsGpioPin           28 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiMisoEnable           3 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiDelayRxClk           3 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartMode                7 bytes    $_DEFAULT_ = 0x00, 0x00, 0x02, 0x01, 0x01, 0x01, 0x01
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartBaudRate           28 bytes    $_DEFAULT_ = 0x00,0xC2,0x01,0x00,0x00,0xC2,0x01,0x00,0x00,0xC2,0x01,0x00,0x00,0xC2,0x01,0x00,0x00,0xC2,0x01,0x00,0x00,0xC2,0x01,0x00,0x00,0xC2,0x01,0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartParity              7 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDataBits            7 bytes    $_DEFAULT_ = 0x08, 0x08, 0x08, 0x08, 0x08, 0x08, 0x08
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartStopBits            7 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartPowerGating         7 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDmaEnable           7 bytes    $_DEFAULT_ = 0x01, 0x01, 0x00, 0x01, 0x01, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartAutoFlow            7 bytes    $_DEFAULT_ = 0x01, 0x01, 0x00, 0x01, 0x01, 0x00, 0x00
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartRtsPinMuxPolicy    28 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartCtsPinMuxPolicy    28 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartRxPinMuxPolicy     28 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartTxPinMuxPolicy     28 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoDebugUartNumber         1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDbg2                7 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoI2cMode                 8 bytes    $_DEFAULT_ = 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSerialIoI2cSdaPinMux        32 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSerialIoI2cSclPinMux        32 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSerialIoI2cPadsTermination   8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb2PhyPetxiset                16 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb2PhyTxiset                  16 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb2PhyPredeemp                16 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb2PhyPehalfbit               16 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDeEmphEnable         10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDeEmph               10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDownscaleAmpEnable   10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDownscaleAmp         10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        Skip 80 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchLanEnable                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchTsnEnable                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchTsnGbeMultiVcEnable          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchTsnGbeLinkSpeed              1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_PchTsnGbeSgmiiEnable            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PseTsnGbeMultiVcEnable          2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PseTsnGbeLinkSpeed              2 bytes    $_DEFAULT_ = 0x03, 0x3
        $gPlatformFspPkgTokenSpaceGuid_PseTsnGbeSgmiiEnable            2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PseTsnGbePhyInterfaceType       2 bytes    $_DEFAULT_ = 0x00, 0x00
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_TsnMacAddrBase                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TsnMacAddrSize                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PseTsnIpConfigBase              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PseTsnIpConfigSize              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TsnConfigBase                   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TsnConfigSize                   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PseGbeDllOverride               2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PseGbeTxDelay                   2 bytes    $_DEFAULT_ = 0x10, 0x10
        $gPlatformFspPkgTokenSpaceGuid_PciePtm                        24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieDpc                        24 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieEdpc                       24 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_UsbPdoProgramming               1 bytes    $_DEFAULT_ = 0x01
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_PmcPowerButtonDebounce          4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchEspiBmeMasterSlaveEnabled    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstLegacyOrom               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailEnabledStates   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailSupportedVoltageStates   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailVoltage      2 bytes    $_DEFAULT_ = 0x01A4
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailIccMax       1 bytes    $_DEFAULT_ = 0x64
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailEnabledStates   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSupportedVoltageStates   1 bytes    $_DEFAULT_ = 0x0
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailVoltage        2 bytes    $_DEFAULT_ = 0x01A4
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailIccMax         1 bytes    $_DEFAULT_ = 0xC8
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxEnabledStates   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxVoltage      2 bytes    $_DEFAULT_ = 0x01A4
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxIccMax       1 bytes    $_DEFAULT_ = 0xC8
        $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxLowToHighCurModeVolTranTime   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxRetToHighCurModeVolTranTime   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxRetToLowCurModeVolTranTime   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxOffToHighCurModeVolTranTime   2 bytes    $_DEFAULT_ = 0x005A
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_TraceHubMemBase                 4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PmcDbgMsgEn                     1 bytes    $_DEFAULT_ = 0x00
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_ChipsetInitBinPtr               4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_ChipsetInitBinLen               4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_ChipsetInitSyncEnable           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchFivrDynPm                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailIccMaximum   2 bytes    $_DEFAULT_ = 0xFA
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailIccMaximum     2 bytes    $_DEFAULT_ = 0x1F4
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxIccMaximum   2 bytes    $_DEFAULT_ = 0x1F4
        $gPlatformFspPkgTokenSpaceGuid_PchEspiLockLinkConfiguration    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchSpiExtendedBiosDecodeRangeEnable   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPostMemRsvd                 11 bytes    $_DEFAULT_ = 0x00
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchSpiExtendedBiosDecodeRangeBase   4 bytes    $_DEFAULT_ = 0xF8000000
        $gPlatformFspPkgTokenSpaceGuid_PchSpiExtendedBiosDecodeRangeLimit   4 bytes    $_DEFAULT_ = 0xF9FFFFFF
        $gPlatformFspPkgTokenSpaceGuid_CnviMode                        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_CnviBtCore                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_CnviBtAudioOffload              1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_CnviRfResetPinMux               4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_CnviClkreqPinMux                4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchEspiHostC10ReportEnable      1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PmcUsb2PhySusPgEnable           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchUsbOverCurrentEnable         1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchEspiLgmrEnable               1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailCtrlRampTmr   1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailCtrlRampTmr    1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_Heci3Enabled                    1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchHotEnable                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataLedEnable                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmVrAlert                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_AmtEnabled                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_WatchDogEnabled                 1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ManageabilityMode               1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_FwProgress                      1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_AmtSolEnabled                   1 bytes    $_DEFAULT_ = 0x0
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_WatchDogTimerOs                 2 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_WatchDogTimerBios               2 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_RemoteAssistance                1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_AmtKvmEnabled                   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ForcMebxSyncUp                  1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSlotImplemented          24 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieRpAcsEnabled               24 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieRpEnableCpm                24 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieRpMultiVcEnabled           24 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieRpVc1TcMap                 24 bytes    $_DEFAULT_ = 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PcieRpDetectTimeoutMs          48 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PmcModPhySusPgEnable            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PmcV1p05PhyExtFetControlEn      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PmcV1p05IsExtFetControlEn       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PavpEnable                      1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_CdClock                         1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_PeiGraphicsPeimInit             1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_D3HotEnable                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_GnaEnable                       1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortAConfig                  1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortBConfig                  1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortCConfig                  1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortAHpd                     1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortBHpd                     1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortCHpd                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort1Hpd                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort2Hpd                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort3Hpd                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort4Hpd                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPortADdc                     1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortBDdc                     1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_DdiPortCDdc                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort1Ddc                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort2Ddc                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort3Ddc                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DdiPort4Ddc                     1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_IomTypeCPortPadCfg             32 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x04,0x06,0x11,0x00,0x04,0x06,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuUsb3OverCurrentPin           8 bytes    $_DEFAULT_ = 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF
        $gPlatformFspPkgTokenSpaceGuid_D3ColdEnable                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdEnable                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdPortA                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdPortB                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdPortC                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdPortD                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdCfgBarSz                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdCfgBarAttr                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdMemBarSz1                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdMemBar1Attr                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdMemBarSz2                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_VmdMemBar2Attr                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PmcPdEnable                     1 bytes    $_DEFAULT_ = 0x01
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_TcssAuxOri                      2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_TcssHslOri                      2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_UsbOverride                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_UsbTcPortEn                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ITbtPcieRootPortEn              4 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_ITbtForcePowerOnTimeoutInMs     2 bytes    $_DEFAULT_ = 0x1F4
        $gPlatformFspPkgTokenSpaceGuid_ITbtConnectTopologyTimeoutInMs   2 bytes    $_DEFAULT_ = 0x1388
        $gPlatformFspPkgTokenSpaceGuid_VccSt                           1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_ITbtDmaLtr                      4 bytes    $_DEFAULT_ = 0xFF,0x97,0xFF,0x97
        $gPlatformFspPkgTokenSpaceGuid_CpuCrashLogEnable               1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_PtmEnabled                      4 bytes    $_DEFAULT_ = 0, 0, 0, 0
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpLtrEnable           4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpSnoopLatencyOverrideMode   4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpSnoopLatencyOverrideMultiplier   4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpSnoopLatencyOverrideValue   8 bytes    $_DEFAULT_ = 0xC8,0x00,0xC8,0x00,0x3C,0x00,0xC8,0x00
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpNonSnoopLatencyOverrideMode   4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpNonSnoopLatencyOverrideMultiplier   4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpNonSnoopLatencyOverrideValue   8 bytes    $_DEFAULT_ = 0xC8,0x00,0xC8,0x00,0xC8,0x00,0xC8,0x00
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpForceLtrOverride    4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpLtrConfigLock       4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_AesEnable                       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_Psi3Enable                      5 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_Psi4Enable                      5 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_ImonSlope                      10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_ImonOffset                     10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_VrConfigEnable                  5 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_TdcEnable                       5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_TdcTimeWindow                  20 bytes    $_DEFAULT_ = 0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00,0x01,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_TdcLock                         5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PsysSlope                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PsysOffset                      2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_AcousticNoiseMitigation         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_FastPkgCRampDisable             5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SlowSlewRate                    5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_TdcCurrentLimit                10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_AcLoadline                     10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_DcLoadline                     10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_Psi1Threshold                  10 bytes    $_DEFAULT_ = 0x50,0x00,0x50,0x00,0x50,0x00,0x50,0x00,0x50,0x00
        $gPlatformFspPkgTokenSpaceGuid_Psi2Threshold                  10 bytes    $_DEFAULT_ = 0x14,0x00,0x14,0x00,0x14,0x00,0x14,0x00,0x14,0x00
        $gPlatformFspPkgTokenSpaceGuid_Psi3Threshold                  10 bytes    $_DEFAULT_ = 0x04,0x00,0x04,0x00,0x04,0x00,0x04,0x00,0x04,0x00
        $gPlatformFspPkgTokenSpaceGuid_IccMax                         10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SendVrMbxCmd                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TxtEnable                       1 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_SkipMpInit                      1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_FivrRfiFrequency                2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_FivrSpreadSpectrum              1 bytes    $_DEFAULT_ = 0x00
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_UfsStrapAddress                 4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_CpuBistData                     4 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_CpuMpPpi                        4 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_CpuMpHob                        4 bytes    $_DEFAULT_ = 0
        Skip 16 bytes
        $gPlatformFspPkgTokenSpaceGuid_PpinSupport                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableMinVoltageOverride        1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_MinVoltageRuntime               2 bytes    $_DEFAULT_ = 0x00
        Skip 4 bytes
        $gPlatformFspPkgTokenSpaceGuid_ProcessorTraceMemBase           8 bytes    $_DEFAULT_ = 0x0000000000000000
        $gPlatformFspPkgTokenSpaceGuid_ProcessorTraceMemLength         4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_MinVoltageC8                    2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SmbiosType4MaxSpeedOverride     2 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ReservedCpuPostMemProduction    6 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_AcSplitLock                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchPostMasterClockGating        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPostMasterPowerGating        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SciPinMuxEnable                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPwrOptEnable                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchWriteProtectionEnable        5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchReadProtectionEnable         5 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchProtectedRangeLimit         10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchProtectedRangeBase          10 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaPme                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchHdaLinkFrequency             1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_PchIoApicEntry24_119            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchIoApicId                     1 bytes    $_DEFAULT_ = 0x02
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchPseLogOutputChannel          4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseLogOutputSize             2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_PchPseLogOutputOffset           2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_PchPseOobProvDone               2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2sEnable                 2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2sTxPinMux               8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2sRxPinMux               8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2sSfrmPinMux             8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2sSclkPinMux             8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPsePwmEnable                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPsePwmPinEnable             16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchPsePwmPinMux                64 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseUartEnable                6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseHsuartEnable              4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseQepEnable                 4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseDmaEnable                 3 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseGbeEnable                 2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2cEnable                 8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiEnable                 4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs0Enable              4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs1Enable              4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiMosiPinMux            16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiMisoPinMux            16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiClkPinMux             16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs0PinMux             16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs1PinMux             16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiDelayRxClk             4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseAdcEnable                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseCanEnable                 2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2sSbInterruptEnable      2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPsePwmSbInterruptEnable      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseUartSbInterruptEnable     6 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseQepSbInterruptEnable      4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseDmaSbInterruptEnable      3 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseI2cSbInterruptEnable      8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseSpiSbInterruptEnable      4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseAdcSbInterruptEnable      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseLh2PseSbInterruptEnable   1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPseCanSbInterruptEnable      2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseTimedGpioEnable           2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseTimedGpioPinAllocation    2 bytes    $_DEFAULT_ = 0x03, 0x03
        $gPlatformFspPkgTokenSpaceGuid_PchPseTimedGpioPinEnable       60 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio6PinMux              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio7PinMux              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio8PinMux              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio9PinMux              4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio10PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio11PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio12PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio13PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio14PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio15PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio16PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio17PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio18PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio19PinMux             4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchLanLtrEnable                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchLockDownBiosLock             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchCrid                         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RtcBiosInterfaceLock            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_RtcMemoryLock                   1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieRpHotPlug                  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpPmSci                    24 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieRpTransmitterHalfSwing     24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpClkReqDetect             24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpAdvancedErrorReporting   24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpUnsupportedRequestReport  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpFatalErrorReport         24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpNoFatalErrorReport       24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpCorrectableErrorReport   24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSystemErrorOnFatalError  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSystemErrorOnNonFatalError  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSystemErrorOnCorrectableError  24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpMaxPayload               24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_ThcPort0Assignment              1 bytes    $_DEFAULT_ = 0x0
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_ThcPort0InterruptPinMuxing      4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ThcPort1Assignment              1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_ThcPort1ReadFrequency           1 bytes    $_DEFAULT_ = 0x08
        $gPlatformFspPkgTokenSpaceGuid_ThcPort1WriteFrequency          1 bytes    $_DEFAULT_ = 0x08
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_ThcPort1InterruptPinMuxing      4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcieRpPcieSpeed                24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpPhysicalSlotNumber       24 bytes    $_DEFAULT_ = 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17
        $gPlatformFspPkgTokenSpaceGuid_PcieRpCompletionTimeout        24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpAspm                     24 bytes    $_DEFAULT_ = 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04
        $gPlatformFspPkgTokenSpaceGuid_PcieRpL1Substates              24 bytes    $_DEFAULT_ = 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03
        $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrEnable                24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrConfigLock            24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqOverrideDefault           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqMethod                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqMode                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqLocalTransmitterOverrideEnable   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3NumberOfPresetsOrCoefficients   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3PreCursorList         10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3PostCursorList        10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3PresetList            11 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEqPh1DownstreamPortTransmitterPreset   4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcieEqPh1UpstreamPortTransmitterPreset   4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcieEqPh2LocalTransmitterOverridePreset   1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PcieEnablePeerMemoryWrite       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieComplianceTestMode          1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TestPcieClockGating             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpFunctionSwap              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3ProgramStaticEq      1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4ProgramStaticEq      1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_PchPmPmeB0S5Dis                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpImrEnabled                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PcieRpImrSelection              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmWolEnableOverride          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPmPcieWakeFromDeepSx         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmWoWlanEnable               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmWoWlanDeepSxEnable         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmLanWakeFromDeepSx          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPmDeepSxPol                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmSlpS3MinAssert             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPmSlpS4MinAssert             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmSlpSusMinAssert            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPmSlpAMinAssert              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchEnableDbcObs                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmSlpStrchSusUp              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmSlpLanLowDc                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPmPwrBtnOverridePeriod       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmDisableDsxAcPresentPulldown   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmDisableNativePowerButton   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmMeWakeSts                  1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPmWolOvrWkSts                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchPmPwrCycDur                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmPciePllSsc                 1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_PchLegacyIoLowLatency           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPwrOptEnable                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EsataSpeedLimit                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataSpeedLimit                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsHotPlug                8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsInterlockSw            8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsExternal               8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsSpinUp                 8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsSolidStateDrive        8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsEnableDitoConfig       8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsDmVal                  8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsDitoVal               16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsZpOdd                  8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataPortsRxPolarity             8 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataRstRaidDeviceId             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataRstRaid0                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstRaid1                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstRaid10                   1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstRaid5                    1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstIrrt                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstOromUiBanner             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstOromUiDelay              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataRstHddUnlock                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstLedLocate                1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstIrrtOnly                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstSmartStorage             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstPcieEnable               3 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataRstPcieStoragePort          3 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataRstPcieDeviceResetDelay     3 bytes    $_DEFAULT_ = 100, 100, 100
        $gPlatformFspPkgTokenSpaceGuid_UfsEnable                       2 bytes    $_DEFAULT_ = 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_IehMode                         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccModeEnable                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PsfTccEnable                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccModeInitFlag                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccTuningEnable                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_IfuEnable                       1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_TccBiosCfgBase                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccBiosCfgSize                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgBase                 4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgSize                 4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgBase                4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgSize                4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccCrlBinBase                   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_TccCrlBinSize                   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_SoftwareSramEn                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DsoTuningEn                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccErrorLogEn                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DisplayFusaConfigEnable         1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_GraphicFusaConfigEnable         1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_OpioFusaConfigEnable            1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PsfFusaConfigEnable             1 bytes    $_DEFAULT_ = 0x0
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchT0Level                      2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_PchT1Level                      2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_PchT2Level                      2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_PchTTEnable                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchTTState13Enable              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchTTLock                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TTSuggestedSetting              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TTCrossThrottling               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchDmiTsawEn                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DmiSuggestedSetting             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_DmiTS0TW                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DmiTS1TW                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DmiTS2TW                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_DmiTS3TW                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataP0T1M                       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataP0T2M                       1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_SataP0T3M                       1 bytes    $_DEFAULT_ = 0x03
        $gPlatformFspPkgTokenSpaceGuid_SataP0TDisp                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataP1T1M                       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataP1T2M                       1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_SataP1T3M                       1 bytes    $_DEFAULT_ = 0x03
        $gPlatformFspPkgTokenSpaceGuid_SataP1TDisp                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataP0Tinact                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataP0TDispFinit                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataP1Tinact                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataP1TDispFinit                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataThermalSuggestedSetting     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchMemoryThrottlingEnable       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchMemoryPmsyncEnable           2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchMemoryC0TransmitEnable       2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchMemoryPinSelection           2 bytes    $_DEFAULT_ = 0x00, 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchTemperatureHotLevel          2 bytes    $_DEFAULT_ = 0x0073
        $gPlatformFspPkgTokenSpaceGuid_PchEnableComplianceMode         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb2OverCurrentPin             16 bytes    $_DEFAULT_ = 0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03, 0x04, 0x04, 0x05, 0x05, 0x06, 0x06, 0x07, 0x07
        $gPlatformFspPkgTokenSpaceGuid_Usb3OverCurrentPin             10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x01, 0x01, 0x02, 0x02, 0x03, 0x03, 0x04, 0x04
        $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrOverrideEnable         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_UsbClockGatingEnable            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_UsbPowerGatingEnable            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_USB3LinkSpeed                   1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrHighIdleTimeOverride   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrMediumIdleTimeOverride   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrLowIdleTimeOverride    4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_Enable8254ClockGating           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_Enable8254ClockGatingOnS3       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstOptaneMemory             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_SataRstCpuAttachedStorage       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnableTcoTimer                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableTimedGpio0                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableTimedGpio1                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableVnnVoltageRaise           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseGbeSbInterruptEnable      2 bytes    $_DEFAULT_ = 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_SnoopFilterQosSupported         1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_BgpdtHash                      32 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_BiosGuardAttr                   4 bytes    $_DEFAULT_ = 0xFFFFFFFF
        Skip 4 bytes
        $gPlatformFspPkgTokenSpaceGuid_BiosGuardModulePtr              8 bytes    $_DEFAULT_ = 0xFFFFFFFFFFFFFFFF
        $gPlatformFspPkgTokenSpaceGuid_SendEcCmd                       8 bytes    $_DEFAULT_ = 0xFFFFFFFFFFFFFFFF
        $gPlatformFspPkgTokenSpaceGuid_EcCmdProvisionEav               1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_EcCmdLock                       1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_SiCsmFlag                       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SiSkipSsidProgramming           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SiCustomizedSvid                2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_SiCustomizedSsid                2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_SiSsidTablePtr                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_SiNumberOfSsidTableEntry        2 bytes    $_DEFAULT_ = 0x0000
        $gPlatformFspPkgTokenSpaceGuid_SataRstInterrupt                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MeUnconfigOnRtcClear            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PsOnEnable                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PmcCpuC10GatePinEnable          1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchDmiAspmCtrl                  1 bytes    $_DEFAULT_ = 0x04
        $gPlatformFspPkgTokenSpaceGuid_PchDmiCwbEnable                 1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PmcOsIdleEnable                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchS0ixAutoDemotion             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PmcGrTscEnable                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmLatchEventsC10Exit         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieEqPh3LaneParamCm        32 bytes    $_DEFAULT_ = 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieEqPh3LaneParamCp        32 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen3CoeffListCm      5 bytes    $_DEFAULT_ = 0x00, 0x04, 0x07, 0x09, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen3CoeffListCp      5 bytes    $_DEFAULT_ = 0x01, 0x05, 0x08, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen4CoeffListCm      5 bytes    $_DEFAULT_ = 0x00, 0x04, 0x07, 0x09, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen4CoeffListCp      5 bytes    $_DEFAULT_ = 0x01, 0x05, 0x08, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3RootPortPreset      20 bytes    $_DEFAULT_ = 0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4RootPortPreset      20 bytes    $_DEFAULT_ = 0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3EndPointPreset      20 bytes    $_DEFAULT_ = 0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4EndPointPreset      20 bytes    $_DEFAULT_ = 0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07,0x07
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3EndPointHint        20 bytes    $_DEFAULT_ = 0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4EndPointHint        20 bytes    $_DEFAULT_ = 0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02,0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieSkipCpuFiaProgramming    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieDisableRootPortClockGating   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieDisableRootPortPowerGating   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieComplianceTestMode       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieSetSecuredRegisterLock   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieEnablePeerMemoryWrite    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpFunctionSwap           1 bytes    $_DEFAULT_ = 0x00
        Skip 1 bytes
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieDeviceOverrideTablePtr   4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpHotPlug                4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPmSci                  4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpTransmitterHalfSwing   4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpAcsEnabled             4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpEnableCpm              4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpAdvancedErrorReporting   4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpUnsupportedRequestReport   4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpFatalErrorReport       4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNoFatalErrorReport     4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpCorrectableErrorReport   4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSystemErrorOnFatalError   4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSystemErrorOnNonFatalError   4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSystemErrorOnCorrectableError   4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpMaxPayload             4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpDpcEnabled             4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpDpcExtensionsEnabled   4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSlotImplemented        4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh3Method        4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh3Method        4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh3Enable        4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh3Enable        4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh23Enable       4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh23Enable       4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPciePcetTimer                4 bytes    $_DEFAULT_ = 0x04, 0x04, 0x04, 0x04
        $gPlatformFspPkgTokenSpaceGuid_Gen3CpuPciePresetCoeffList      4 bytes    $_DEFAULT_ = 0x03, 0x03, 0x03, 0x03
        $gPlatformFspPkgTokenSpaceGuid_Gen4CpuPciePresetCoeffList      4 bytes    $_DEFAULT_ = 0x03, 0x03, 0x03, 0x03
        $gPlatformFspPkgTokenSpaceGuid_CpuPciePx8gtswlpce              4 bytes    $_DEFAULT_ = 0x03, 0x03, 0x03, 0x03
        $gPlatformFspPkgTokenSpaceGuid_CpuPciePx16gtswlpce             4 bytes    $_DEFAULT_ = 0x04, 0x04, 0x04, 0x04
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPhysicalSlotNumber     4 bytes    $_DEFAULT_ = 0x00, 0x01, 0x02, 0x03
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpAspm                   4 bytes    $_DEFAULT_ = 0x04, 0x04, 0x04, 0x04
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpL1Substates            4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrEnable              4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrConfigLock          4 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPtmEnabled             4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpDetectTimeoutMs        8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpVcEnabled              4 bytes    $_DEFAULT_ = 0x01, 0x01, 0x01, 0x01
        $gPlatformFspPkgTokenSpaceGuid_GtClosEnable                    1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate3UniqTranEnable  10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate3UniqTran        10 bytes    $_DEFAULT_ = 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate2UniqTranEnable  10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate2UniqTran        10 bytes    $_DEFAULT_ = 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate1UniqTranEnable  10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate1UniqTran        10 bytes    $_DEFAULT_ = 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate0UniqTranEnable  10 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate0UniqTran        10 bytes    $_DEFAULT_ = 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C, 0x4C
        $gPlatformFspPkgTokenSpaceGuid_SkipPamLock                     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_EdramTestMode                   1 bytes    $_DEFAULT_ = 0x2
        $gPlatformFspPkgTokenSpaceGuid_RenderStandby                   1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_PmSupport                       1 bytes    $_DEFAULT_ = 0x1
        $gPlatformFspPkgTokenSpaceGuid_CdynmaxClampEnable              1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_GtFreqMax                       1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_DisableTurboGt                  1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_SkipCdClockInit                 1 bytes    $_DEFAULT_ = 0x0
        Skip 3 bytes
        $gPlatformFspPkgTokenSpaceGuid_LogoPixelHeight                 4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_LogoPixelWidth                  4 bytes    $_DEFAULT_ = 0x00000000
        $gPlatformFspPkgTokenSpaceGuid_SaPostMemTestRsvd               6 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableRsr                       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_OneCoreRatioLimit               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TwoCoreRatioLimit               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ThreeCoreRatioLimit             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_FourCoreRatioLimit              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Hwp                             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_HdcControl                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit1Time                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit2                     1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TurboPowerLimitLock             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit3Time                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit3DutyCycle            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit3Lock                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit4Lock                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_TccActivationOffset             1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_TccOffsetClamp                  1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_TccOffsetLock                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_NumberOfEntries                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Custom1PowerLimit1Time          1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom1TurboActivationRatio     1 bytes    $_DEFAULT_ = 0x14
        $gPlatformFspPkgTokenSpaceGuid_Custom1ConfigTdpControl         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Custom2PowerLimit1Time          1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom2TurboActivationRatio     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom2ConfigTdpControl         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Custom3PowerLimit1Time          1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom3TurboActivationRatio     1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom3ConfigTdpControl         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ConfigTdpLock                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ConfigTdpBios                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PsysPowerLimit1                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PsysPowerLimit1Time             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PsysPowerLimit2                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MlcStreamerPrefetcher           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_MonitorMwaitEnable              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_MachineCheckEnable              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_IsFusaSupported                 1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ApIdleManner                    1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_ProcessorTraceOutputScheme      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ProcessorTraceEnable            1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Eist                            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnergyEfficientPState           1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnergyEfficientTurbo            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TStates                         1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_BiProcHot                       1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_DisableProcHotOut               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ProcHotResponse                 1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_DisableVrThermalAlert           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableAllThermalFunctions       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ThermalMonitor                  1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_Cx                              1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PmgCstCfgCtrlLock               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_C1e                             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PkgCStateDemotion               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PkgCStateUnDemotion             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_CStatePreWake                   1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_TimedMwait                      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CstCfgCtrIoMwaitRedirection     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PkgCStateLimit                  1 bytes    $_DEFAULT_ = 0x08
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl0TimeUnit   1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl1TimeUnit   1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl2TimeUnit   1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl3TimeUnit   1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl4TimeUnit   1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl5TimeUnit   1 bytes    $_DEFAULT_ = 0x02
        $gPlatformFspPkgTokenSpaceGuid_PpmIrmSetting                   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ProcHotLock                     1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_ConfigTdpLevel                  1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MaxRatio                        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_StateRatio                     40 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_StateRatioMax16                16 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PsysPmax                        2 bytes    $_DEFAULT_ = 0xAC
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl1Irtl       2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl2Irtl       2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl3Irtl       2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl4Irtl       2 bytes    $_DEFAULT_ = 0
        $gPlatformFspPkgTokenSpaceGuid_CstateLatencyControl5Irtl       2 bytes    $_DEFAULT_ = 0
        Skip 2 bytes
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit1                     4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit2Power                4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit3                     4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PowerLimit4                     4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_TccOffsetTimeWindowForRatl      4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_Custom1PowerLimit1              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom1PowerLimit2              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom2PowerLimit1              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom2PowerLimit2              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom3PowerLimit1              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_Custom3PowerLimit2              4 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PsysPowerLimit1Power            4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PsysPowerLimit2Power            4 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_RaceToHalt                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ThreeStrikeCounterDisable       1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_HwpInterruptControl             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_FiveCoreRatioLimit              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SixCoreRatioLimit               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SevenCoreRatioLimit             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EightCoreRatioLimit             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableItbm                      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnableItbmDriver                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_C1StateAutoDemotion             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_C1StateUnDemotion               1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_MinRingRatioLimit               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_MaxRingRatioLimit               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnablePerCorePState             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableHwpAutoPerCorePstate      1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableHwpAutoEppGrouping        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_EnableEpbPeciOverride           1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_EnableFastMsrHwpReq             1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ApplyConfigTdp                  1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_ReservedCpuPostMemTest         16 bytes    $_DEFAULT_ = 0x00
        Skip 16 bytes
        $gPlatformFspPkgTokenSpaceGuid_DisableD0I3SettingForHeci       1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_PchLockDownGlobalSmi            1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchLockDownBiosInterface        1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PchUnlockGpioPads               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchSbAccessUnlock               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrMaxSnoopLatency       48 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrMaxNoSnoopLatency     48 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMode  24 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMultiplier  24 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideValue  48 bytes    $_DEFAULT_ = 0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMode  24 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMultiplier  24 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideValue  48 bytes    $_DEFAULT_ = 0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitScale      24 bytes    $_DEFAULT_ = 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitValue      48 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_PcieEnablePort8xhDecode         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPciePort8xhDecodePortIndex   1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPmDisableEnergyReport        1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SataTestMode                    1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchXhciOcLock                   1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_PmcLpmS0ixSubStateEnableMask    1 bytes    $_DEFAULT_ = 0xFF
        $gPlatformFspPkgTokenSpaceGuid_PchUsbPullUpResistorEnable      1 bytes    $_DEFAULT_ = 0x01
        $gPlatformFspPkgTokenSpaceGuid_MctpBroadcastCycle              1 bytes    $_DEFAULT_ = 0x0
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrMaxSnoopLatency     8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrMaxNoSnoopLatency   8 bytes    $_DEFAULT_ = 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSnoopLatencyOverrideMode   4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSnoopLatencyOverrideMultiplier   4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSnoopLatencyOverrideValue   8 bytes    $_DEFAULT_ = 0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNonSnoopLatencyOverrideMode   4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNonSnoopLatencyOverrideMultiplier   4 bytes    $_DEFAULT_ = 0x02, 0x02, 0x02, 0x02
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNonSnoopLatencyOverrideValue   8 bytes    $_DEFAULT_ = 0x3C,0x00,0x3C,0x00,0x3C,0x00,0x3C,0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3Uptp               4 bytes    $_DEFAULT_ = 0x07, 0x07, 0x07, 0x07
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3Dptp               4 bytes    $_DEFAULT_ = 0x07, 0x07, 0x07, 0x07
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4Uptp               4 bytes    $_DEFAULT_ = 0x07, 0x07, 0x07, 0x07
        $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4Dptp               4 bytes    $_DEFAULT_ = 0x07, 0x07, 0x07, 0x07
        $gPlatformFspPkgTokenSpaceGuid_PchPseJtagEnabled               1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseJtagPinMux                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseShellEnabled              1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseEcliteEnabled             1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseOobEnabled                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_CpuTempSensorReadEnable         1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseWoLEnabled                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_PchPseAicEnabled                1 bytes    $_DEFAULT_ = 0x00
        $gPlatformFspPkgTokenSpaceGuid_SerialIoLpssD3                  1 bytes    $_DEFAULT_ = 0x01

EndStruct


List &EN_DIS
    Selection 0x1 , "Enabled"
    Selection 0x0 , "Disabled"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDebugEnable
    Selection 0 , "Disable"
    Selection 1 , "Enable and Initialize"
    Selection 2 , "Enable without Initializing"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartNumber
    Selection 0 , "SerialIoUart0"
    Selection 1 , "SerialIoUart1"
    Selection 2 , "SerialIoUart2"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartMode
    Selection 0 , "SerialIoUartDisabled"
    Selection 1 , "SerialIoUartPci"
    Selection 2 , "SerialIoUartHidden"
    Selection 3 , "SerialIoUartCom"
    Selection 4 , "SerialIoUartSkipInit"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartParity
    Selection 0 , " DefaultParity"
    Selection 1 , " NoParity"
    Selection 2 , " EvenParity"
    Selection 3 , " OddParity"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartStopBits
    Selection 0 , " DefaultStopBits"
    Selection 1 , " OneStopBit"
    Selection 2 , " OneFiveStopBits"
    Selection 3 , " TwoStopBits"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartAutoFlow
    Selection 0 , " Disable"
    Selection 1 , "Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdLpcUartDebugEnable
    Selection 0 , "Disable"
    Selection 1 , "Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_MemorySpdDataLen
    Selection 0x100 , "256 Bytes"
    Selection 0x200 , "512 Bytes"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CaVrefConfig
    Selection 0 , "VREF_CA goes to both CH_A and CH_B"
    Selection 1 , " VREF_CA to CH_A and VREF_DQ_A to CH_B"
    Selection 2 , "VREF_CA to CH_A and VREF_DQ_B to CH_B"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SmramMask
    Selection 0 , " Neither"
    Selection 1 , "AB-SEG"
    Selection 2 , "H-SEG"
    Selection 3 , " Both"
EndList

List &gPlatformFspPkgTokenSpaceGuid_IbeccOperationMode
    Selection 0 , "Protect base on address range"
    Selection 1 , " Non-protected"
    Selection 2 , " All protected"
EndList

List &gPlatformFspPkgTokenSpaceGuid_IedSize
    Selection 0  , " Disable"
    Selection 0x400000  , " Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_TsegSize
    Selection 0x0400000 , "4MB"
    Selection 0x01000000 , "16MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_MemTestOnWarmBoot
    Selection 0 , "Disable"
    Selection 1 , "Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PlatformDebugConsent
    Selection 0 , "Disabled"
    Selection 1 , "Enabled (DCI OOB+[DbC])"
    Selection 2 , "Enabled (DCI OOB)"
    Selection 3 , "Enabled (USB3 DbC)"
    Selection 4 , "Enabled (XDP/MIPI60)"
    Selection 5 , "Enabled (USB2 DbC)"
    Selection 6 , "Enable (2-wire DCI OOB)"
    Selection 7 , "Manual"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DciDbcMode
    Selection 0 , "Disabled"
    Selection 1 , "USB2 DbC"
    Selection 2 , "USB3 DbC"
    Selection 3 , "Both"
    Selection 4 , "No Change"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DciUsb3TypecUfpDbg
    Selection 0 , "Disabled"
    Selection 1 , "Enabled"
    Selection 2 , "No Change"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchTraceHubMode
    Selection 0 , " Disable"
    Selection 1 , " Target Debugger Mode"
    Selection 2 , " Host Debugger Mode"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg0Size
    Selection 0 , "0"
    Selection 1 , "1MB"
    Selection 2 , "8MB"
    Selection 3 , "64MB"
    Selection 4 , "128MB"
    Selection 5 , "256MB"
    Selection 6 , "512MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg1Size
    Selection 0 , "0"
    Selection 1 , "1MB"
    Selection 2 , "8MB"
    Selection 3 , "64MB"
    Selection 4 , "128MB"
    Selection 5 , "256MB"
    Selection 6 , "512MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc
    Selection 0x00 , "0MB"
    Selection 0x01 , "32MB"
    Selection 0x02 , "64MB"
    Selection 0x03 , "96MB"
    Selection 0x04 , "128MB"
    Selection 0x05 , "160MB"
    Selection 0xF0 , "4MB"
    Selection 0xF1 , "8MB"
    Selection 0xF2 , "12MB"
    Selection 0xF3 , "16MB"
    Selection 0xF4 , "20MB"
    Selection 0xF5 , "24MB"
    Selection 0xF6 , "28MB"
    Selection 0xF7 , "32MB"
    Selection 0xF8 , "36MB"
    Selection 0xF9 , "40MB"
    Selection 0xFA , "44MB"
    Selection 0xFB , "48MB"
    Selection 0xFC , "52MB"
    Selection 0xFD , "56MB"
    Selection 0xFE , "60MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ApertureSize
    Selection 0 , "128 MB"
    Selection 1 , "256 MB"
    Selection 2 , "512 MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_UserBd
    Selection 0 , "Mobile/Mobile Halo"
    Selection 1 , "Desktop/DT Halo"
    Selection 5 , "ULT/ULX/Mobile Halo"
    Selection 7 , "UP Server"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdrFreqLimit
    Selection 1067 , "1067"
    Selection 1200 , "1200"
    Selection 1333 , "1333"
    Selection 1400 , "1400"
    Selection 1600 , "1600"
    Selection 1800 , "1800"
    Selection 1867 , "1867"
    Selection 2000 , "2000"
    Selection 2133 , "2133"
    Selection 2200 , "2200"
    Selection 2400 , "2400"
    Selection 2600 , "2600"
    Selection 2667 , "2667"
    Selection 2800 , "2800"
    Selection 2933 , "2933"
    Selection 3000 , "3000"
    Selection 3200 , "3200"
    Selection 3467 , "3467"
    Selection 3600 , "3600"
    Selection 3733 , "3733"
    Selection 4000 , "4000"
    Selection 4200 , "4200"
    Selection 4267 , "4267"
    Selection 0 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SaGv
    Selection 0 , "Disabled"
    Selection 1 , "FixedLow"
    Selection 2 , "FixedMid"
    Selection 3 , "FixedHigh"
    Selection 4 , "Enabled"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdrSpeedControl
    Selection 0 , "Auto"
    Selection 1 , "Manual"
EndList

List &gPlatformFspPkgTokenSpaceGuid_FreqSaGvLow
    Selection 1067 , "1067"
    Selection 1200 , "1200"
    Selection 1333 , "1333"
    Selection 1400 , "1400"
    Selection 1600 , "1600"
    Selection 1800 , "1800"
    Selection 1867 , "1867"
    Selection 2133 , "2133"
    Selection 2400 , "2400"
    Selection 2667 , "2667"
    Selection 2933 , "2933"
    Selection 3200 , "3200"
    Selection 3467 , "3467"
    Selection 3733 , "3733"
    Selection 4000 , "4000"
    Selection 4267 , "4267"
    Selection 0 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_FreqSaGvMid
    Selection 1067 , "1067"
    Selection 1333 , "1333"
    Selection 1600 , "1600"
    Selection 1800 , "1800"
    Selection 1867 , "1867"
    Selection 2000 , "2000"
    Selection 2133 , "2133"
    Selection 2400 , "2400"
    Selection 2667 , "2667"
    Selection 2933 , "2933"
    Selection 3200 , "3200"
    Selection 3467 , "3467"
    Selection 3733 , "3733"
    Selection 4000 , "4000"
    Selection 4267 , "4267"
    Selection 0 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel0
    Selection 0 , "Enable both DIMMs"
    Selection 1 , "Disable DIMM0"
    Selection 2 , "Disable DIMM1"
    Selection 3 , "Disable both DIMMs"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel1
    Selection 0 , "Enable both DIMMs"
    Selection 1 , "Disable DIMM0"
    Selection 2 , "Disable DIMM1"
    Selection 3 , "Disable both DIMMs"
EndList

List &gPlatformFspPkgTokenSpaceGuid_Ddr4OneDpc
    Selection 0 , " Disabled"
    Selection 1 , " Enabled on DIMM0 only"
    Selection 2 , " Enabled on DIMM1 only"
    Selection 3 , " Enabled"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SpdProfileSelected
    Selection 0 , "Default profile"
    Selection 1 , "Custom profile"
    Selection 2 , "XMP profile 1"
    Selection 3 , "XMP profile 2"
EndList

List &gPlatformFspPkgTokenSpaceGuid_VddVoltage
    Selection 0 , "Default"
    Selection 1200 , "1.20 Volts"
    Selection 1250 , "1.25 Volts"
    Selection 1300 , "1.30 Volts"
    Selection 1350 , "1.35 Volts"
    Selection 1400 , "1.40 Volts"
    Selection 1450 , "1.45 Volts"
    Selection 1500 , "1.50 Volts"
    Selection 1550 , "1.55 Volts"
    Selection 1600 , "1.60 Volts"
    Selection 1650 , "1.65 Volts"
EndList

List &gPlatformFspPkgTokenSpaceGuid_RefClk
    Selection 0 , "133MHz"
    Selection 1 , "100MHz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_Ratio
    Selection 0 , "Auto"
    Selection 4 , "4"
    Selection 5 , "5"
    Selection 6 , "6"
    Selection 7 , "7"
    Selection 8 , "8"
    Selection 9 , "9"
    Selection 10 , "10"
    Selection 11 , "11"
    Selection 12 , "12"
    Selection 13 , "13"
    Selection 14 , "14"
    Selection 15 , "15"
EndList

List &gPlatformFspPkgTokenSpaceGuid_tWR
    Selection 0 , "Auto"
    Selection 5 , "5"
    Selection 6 , "6"
    Selection 7 , "7"
    Selection 8 , "8"
    Selection 10 , "10"
    Selection 12 , "12"
    Selection 14 , "14"
    Selection 16 , "16"
    Selection 18 , "18"
    Selection 20 , "20"
    Selection 24 , "24"
    Selection 30 , "30"
    Selection 34 , "34"
    Selection 40 , "40"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMode
    Selection 0 , " Disable"
    Selection 1 , "Target Debugger Mode"
    Selection 2 , "Host Debugger Mode"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg0Size
    Selection 0 , "0"
    Selection 1 , "1MB"
    Selection 2 , "8MB"
    Selection 3 , "64MB"
    Selection 4 , "128MB"
    Selection 5 , "256MB"
    Selection 6 , "512MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg1Size
    Selection 0 , "0"
    Selection 1 , "1MB"
    Selection 2 , "8MB"
    Selection 3 , "64MB"
    Selection 4 , "128MB"
    Selection 5 , "256MB"
    Selection 6 , "512MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SaGvLowGear2
    Selection 0 , "Gear1"
    Selection 1 , "Gear2"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SaGvMidGear2
    Selection 0 , "Gear1"
    Selection 1 , "Gear2"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SaGvHighGear2
    Selection 0 , "Gear1"
    Selection 1 , "Gear2"
EndList

List &gPlatformFspPkgTokenSpaceGuid_InitPcieAspmAfterOprom
    Selection 0 , "Before"
    Selection 1 , "After"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PrimaryDisplay
    Selection 0 , "iGFX"
    Selection 1 , "PEG"
    Selection 2 , "PCIe Graphics on PCH"
    Selection 3 , "AUTO"
    Selection 4 , "Hybrid Graphics"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PsmiRegionSize
    Selection 0 , "32MB"
    Selection 1 , "288MB"
    Selection 2 , "544MB"
    Selection 3 , "800MB"
    Selection 4 , "1024MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_GttSize
    Selection 1 , "2MB"
    Selection 2 , "4MB"
    Selection 3 , "8MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_GtVoltageMode
    Selection 0 , " Adaptive"
    Selection 1 , " Override"
EndList

List &gPlatformFspPkgTokenSpaceGuid_RealtimeMemoryTiming
    Selection 0 , " Disabled"
    Selection 1 , " Enabled"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SaIpuImrConfiguration
    Selection 0 , "IPU Camera"
    Selection 1 , "IPU Gen"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SaIpuFusaConfigEnable
    Selection 0 , "FUSA Disable"
    Selection 1 , "FUSA Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLinkDownGpios
    Selection 0 , "Disable"
    Selection 1 , "Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpClockReqMsgEnable
    Selection 0 , "Disable"
    Selection 1 , "Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DismSize
    Selection 0 , "0GB"
    Selection 1 , "1GB"
    Selection 2 , "2GB"
    Selection 3 , "3GB"
    Selection 4 , "4GB"
    Selection 5 , "5GB"
    Selection 6 , "6GB"
    Selection 7 , "7GB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PramSize
    Selection 0x30 , "Disable"
    Selection 0x31 , "4MB"
    Selection 0x32 , "16MB"
    Selection 0x33 , "64MB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiMaxLinkSpeed
    Selection 0 , "Auto"
    Selection 1 , "Gen1"
    Selection 2 , "Gen2"
    Selection 3 , "Gen3"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh2Enable
    Selection 0 , "Disable phase2"
    Selection 1 , "Enable phase2"
    Selection 2 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh3Method
    Selection 0 , "Auto"
    Selection 1 , "HwEq"
    Selection 2 , "SwEq"
    Selection 3 , "StaticEq"
    Selection 4 , "BypassPhase3"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiDeEmphasis
    Selection 0 , " -6dB"
    Selection 1 , " -3.5dB"
EndList

List &gPlatformFspPkgTokenSpaceGuid_BootFrequency
    Selection 0 , "0"
    Selection 1 , "1"
    Selection 2 , "2"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ActiveCoreCount
    Selection 0 , "All"
    Selection 1 , "1"
    Selection 2 , "2"
    Selection 3 , "3"
EndList

List &gPlatformFspPkgTokenSpaceGuid_FClkFrequency
    Selection 0 , "800 MHz"
    Selection 1 , " 1 GHz"
    Selection 2 , " 400 MHz"
    Selection 3 , " Reserved"
EndList

List &gPlatformFspPkgTokenSpaceGuid_JtagC10PowerGateDisable
    Selection 0 , " False"
    Selection 1 , " True"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DebugInterfaceEnable
    Selection 0 , "Disabled"
    Selection 1 , "Enabled"
    Selection 2 , "No Change"
EndList

List &gPlatformFspPkgTokenSpaceGuid_EnableSgx
    Selection 0 , " Disable"
    Selection 1 , " Enable"
    Selection 2 , " Software Control"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugControllerNumber
    Selection 0 , "SerialIoUart0"
    Selection 1 , "SerialIoUart1"
    Selection 2 , "SerialIoUart2"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugParity
    Selection 0 , " DefaultParity"
    Selection 1 , " NoParity"
    Selection 2 , " EvenParity"
    Selection 3 , " OddParity"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugStopBits
    Selection 0 , " DefaultStopBits"
    Selection 1 , " OneStopBit"
    Selection 2 , " OneFiveStopBits"
    Selection 3 , " TwoStopBits"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdIsaSerialUartBase
    Selection 0 , "0x3F8"
    Selection 1 , "0x2F8"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugBaudRate
    Selection 3 , "9600"
    Selection 4 , "19200"
    Selection 6 , "56700"
    Selection 7 , "115200"
EndList

List &gPlatformFspPkgTokenSpaceGuid_HobBufferSize
    Selection 0 , "Default"
    Selection 1 , " 1 Byte"
    Selection 2 , " 1 KB"
    Selection 3 , " Max value"
EndList

List &gPlatformFspPkgTokenSpaceGuid_MarginLimitCheck
    Selection 0 , "Disable"
    Selection 1 , "L1"
    Selection 2 , "L2"
    Selection 3 , "Both"
EndList

List &gPlatformFspPkgTokenSpaceGuid_BClkFrequency
    Selection 100000000 , "100Hz"
    Selection 125000000 , "125Hz"
    Selection 167000000 , "167Hz"
    Selection 250000000 , "250Hz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ChHashInterleaveBit
    Selection 0 , "BIT6"
    Selection 1 , "BIT7"
    Selection 2 , "BIT8"
    Selection 3 , "BIT9"
    Selection 4 , "BIT10"
    Selection 5 , "BIT11"
    Selection 6 , "BIT12"
    Selection 7 , "BIT13"
EndList

List &gPlatformFspPkgTokenSpaceGuid_EnCmdRate
    Selection 0 , "Disable"
    Selection 1 , "1 CMD"
    Selection 2 , "2 CMDS"
    Selection 3 , "3 CMDS"
    Selection 4 , "4 CMDS"
    Selection 5 , "5 CMDS"
    Selection 6 , "6 CMDS"
    Selection 7 , "7 CMDS"
EndList

List &gPlatformFspPkgTokenSpaceGuid_Refresh2X
    Selection 0 , "Disable"
    Selection 1 , "Enabled for WARM or HOT"
    Selection 2 , "Enabled HOT only"
EndList

List &gPlatformFspPkgTokenSpaceGuid_RhSolution
    Selection 0 , "Hardware RHP"
    Selection 1 , "2x Refresh"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PowerDownMode
    Selection 0x0 , "No Power Down"
    Selection 0x1 , "APD"
    Selection 0x6 , "PPD DLL OFF"
    Selection 0xFF , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DisPgCloseIdleTimeout
    Selection 0 , "Enabled"
    Selection 1 , "Disabled"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugLevel
    Selection 0 , "Disable"
    Selection 1 , "Error Only"
    Selection 2 , "Error and Warnings"
    Selection 3 , "Load Error Warnings and Info"
    Selection 4 , "Load Error Warnings and Info"
    Selection 5 , "Load Error Warnings Info and Verbose"
EndList

List &gPlatformFspPkgTokenSpaceGuid_MemBootMode
    Selection 0 , " BOOT_MODE_1LM"
    Selection 1 , " BOOT_MODE_2LM"
    Selection 2 , " BOOT_MODE_PROVISION"
EndList

List &gPlatformFspPkgTokenSpaceGuid_Peg3Aspm
    Selection 0 , "Disabled"
    Selection 1 , "L0"
    Selection 2 , "L1"
    Selection 3 , "L0L1"
    Selection 4 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_MfvcWrrArb
    Selection 0 , " DEFAULT_PHASES"
    Selection 1 , " PROGRAM_128PHASES"
EndList

List &gPlatformFspPkgTokenSpaceGuid_BdatTestType
    Selection 0 , "RMT per Rank"
    Selection 1 , "RMT per Bit"
    Selection 2 , "Margin2D"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchHdaVcType
    Selection 0 , " VC0"
    Selection 1 , " VC1"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchHdaTestPowerClockGating
    Selection 0 , " POR"
    Selection 1 , " Force Enable"
    Selection 2 , " Force Disable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkFrequency
    Selection 4 , " 96MHz"
    Selection 3 , " 48MHz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkTmode
    Selection 0 , " 2T"
    Selection 2 , " 4T"
    Selection 3 , " 8T"
    Selection 4 , " 16T"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SdCardPowerEnableActiveHigh
    Selection 0 , " Active low"
    Selection 1 , " Active high"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SataMode
    Selection 0 , "AHCI"
    Selection 1 , "RAID"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SerialIoDebugUartNumber
    Selection 0 , "UART0"
    Selection 1 , "UART1"
    Selection 2 , "UART2"
    Selection 3 , "UART3"
    Selection 4 , "UART4"
    Selection 5 , "UART5"
    Selection 6 , "UART6"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchTsnGbeLinkSpeed
    Selection 0 , " 24Mhz 2.5Gbps"
    Selection 1 , " 24Mhz 1Gbps"
    Selection 2 , " 38.4Mhz 2.5Gbps"
    Selection 3 , " 38.4Mhz 1Gbps"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PseTsnGbeLinkSpeed
    Selection 0 , " 24Mhz 2.5Gbps"
    Selection 1 , " 24Mhz 1Gbps"
    Selection 2 , " 38.4Mhz 2.5Gbps"
    Selection 3 , " 38.4Mhz 1Gbps"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PseTsnGbePhyInterfaceType
    Selection 0 , " Not Connected"
    Selection 1 , " RGMII"
    Selection 2 , " SGMII"
    Selection 3 , "SGMII+"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CnviMode
    Selection 0 , "Disable"
    Selection 1 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CdClock
    Selection 0xFF , " Auto (Max based on reference clock frequency)"
    Selection 0 , " 172.8 Mhz"
    Selection 1 , " 307.2"
    Selection 2 , " 312 Mhz"
    Selection 3 , " 552 Mhz"
    Selection 4 , " 556.8 Mhz"
    Selection 5 , " 648 Mhz"
    Selection 6 , " 652.8 Mhz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdiPortAConfig
    Selection 0 , "Disabled"
    Selection 1 , "eDP"
    Selection 2 , "MIPI DSI"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdiPortBConfig
    Selection 1 , "DP"
    Selection 2 , "MIPI DSI"
    Selection 3 , "HDMI"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdiPortCConfig
    Selection 1 , "HDMI"
    Selection 2 , "DP"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdiPort1Ddc
    Selection 0 , " Disable"
    Selection 1 , " DDC"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdiPort2Ddc
    Selection 0 , " Disable"
    Selection 1 , " DDC"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdiPort3Ddc
    Selection 0 , " Disable"
    Selection 1 , " DDC"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DdiPort4Ddc
    Selection 0 , " Disable"
    Selection 1 , " DDC"
EndList

List &gPlatformFspPkgTokenSpaceGuid_VmdCfgBarAttr
    Selection 0 , " VMD_32BIT_NONPREFETCH"
    Selection 1 , " VMD_64BIT_NONPREFETCH"
    Selection 2 , " VMD_64BIT_PREFETCH"
EndList

List &gPlatformFspPkgTokenSpaceGuid_VmdMemBar1Attr
    Selection 0 , " VMD_32BIT_NONPREFETCH"
    Selection 1 , " VMD_64BIT_NONPREFETCH"
    Selection 2 , " VMD_64BIT_PREFETCH"
EndList

List &gPlatformFspPkgTokenSpaceGuid_VmdMemBar2Attr
    Selection 0 , " VMD_32BIT_NONPREFETCH"
    Selection 1 , " VMD_64BIT_NONPREFETCH"
    Selection 2 , " VMD_64BIT_PREFETCH"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SlowSlewRate
    Selection 0 , " Fast/2"
    Selection 1 , " Fast/4"
    Selection 2 , " Fast/8"
    Selection 3 , " Fast/16"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PpinSupport
    Selection 0 , " Disable"
    Selection 1 , " Enable"
    Selection 2 , " Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchHdaLinkFrequency
    Selection 0 , " 6MHz"
    Selection 1 , " 12MHz"
    Selection 2 , " 24MHz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ThcPort0Assignment
    Selection 0x0 , "ThcAssignmentNone"
    Selection 0x1 , "ThcAssignmentThc0"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ThcPort1Assignment
    Selection 0x0 , "ThcAssignmentNone"
    Selection 0x1 , "ThcPort1AssignmentThc0"
    Selection 0x2 , "ThcAssignmentThc1"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ThcPort1ReadFrequency
    Selection 0 , "2p1MHz"
    Selection 1 , "2p5Mz"
    Selection 2 , "3Mz"
    Selection 3 , "3p75Mz"
    Selection 4 , "5MHz"
    Selection 5 , "7p5MHz"
    Selection 6 , "15MHz"
    Selection 7 , "17MHz"
    Selection 8 , "20MHz"
    Selection 9 , "24MHz"
    Selection 10 , "30MHz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ThcPort1WriteFrequency
    Selection 0 , "2p1MHz"
    Selection 1 , "2p5Mz"
    Selection 2 , "3Mz"
    Selection 3 , "3p75Mz"
    Selection 4 , "5MHz"
    Selection 5 , "7p5MHz"
    Selection 6 , "15MHz"
    Selection 7 , "17MHz"
    Selection 8 , "20MHz"
    Selection 9 , "24MHz"
    Selection 10 , "30MHz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcieEqMethod
    Selection 0 , " HardwareEq"
    Selection 1 , " FixedEq"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PcieEqMode
    Selection 0 , " PresetEq"
    Selection 1 , " CoefficientEq"
EndList

List &gPlatformFspPkgTokenSpaceGuid_TestPcieClockGating
    Selection 0 , " POR"
    Selection 1 , " Force Enable"
    Selection 2 , " Force Disable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_IehMode
    Selection 0 , " Bypass"
    Selection 1 , "Enable"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiTS0TW
    Selection 0 , "x1"
    Selection 1 , "x2"
    Selection 2 , "x4"
    Selection 3 , "x8"
    Selection 4 , "x16"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiTS1TW
    Selection 0 , "x1"
    Selection 1 , "x2"
    Selection 2 , "x4"
    Selection 3 , "x8"
    Selection 4 , "x16"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiTS2TW
    Selection 0 , "x1"
    Selection 1 , "x2"
    Selection 2 , "x4"
    Selection 3 , "x8"
    Selection 4 , "x16"
EndList

List &gPlatformFspPkgTokenSpaceGuid_DmiTS3TW
    Selection 0 , "x1"
    Selection 1 , "x2"
    Selection 2 , "x4"
    Selection 3 , "x8"
    Selection 4 , "x16"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SataRstInterrupt
    Selection 0 , "Msix"
    Selection 1 , "Msi"
    Selection 2 , "Legacy"
EndList

List &gPlatformFspPkgTokenSpaceGuid_MeUnconfigOnRtcClear
    Selection 0 , " Disable ME Unconfig On Rtc Clear"
    Selection 1 , " Enable ME Unconfig On Rtc Clear"
    Selection 2 , " Cmos is clear"
    Selection 3 , " Reserved"
EndList

List &gPlatformFspPkgTokenSpaceGuid_PchDmiAspmCtrl
    Selection 0 , "Disabled"
    Selection 1 , "L0s"
    Selection 2 , "L1"
    Selection 3 , "L0sL1"
    Selection 4 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh3Enable
    Selection 0 , "Disable"
    Selection 1 , "Enable"
    Selection 2 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh3Enable
    Selection 0 , "Disable"
    Selection 1 , "Enable"
    Selection 2 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh23Enable
    Selection 0 , "Disable"
    Selection 1 , "Enable"
    Selection 2 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh23Enable
    Selection 0 , "Disable"
    Selection 1 , "Enable"
    Selection 2 , "Auto"
EndList

List &gPlatformFspPkgTokenSpaceGuid_EdramTestMode
    Selection 0 , " EDRAM SW disable"
    Selection 1 , " EDRAM SW Enable"
    Selection 2 , " EDRAM HW mode"
EndList

List &gPlatformFspPkgTokenSpaceGuid_GtFreqMax
    Selection 0xFF , " Auto(Default)"
    Selection 2 , " 100 Mhz"
    Selection 3 , " 150 Mhz"
    Selection 4 , " 200 Mhz"
    Selection 5 , " 250 Mhz"
    Selection 6 , " 300 Mhz"
    Selection 7 , " 350 Mhz"
    Selection 8 , " 400 Mhz"
    Selection 9 , " 450 Mhz"
    Selection 0xA , " 500 Mhz"
    Selection 0xB , " 550 Mhz"
    Selection 0xC , " 600 Mhz"
    Selection 0xD , " 650 Mhz"
    Selection 0xE , " 700 Mhz"
    Selection 0xF , " 750 Mhz"
    Selection 0x10 , " 800 Mhz"
    Selection 0x11 , " 850 Mhz"
    Selection 0x12 , "900 Mhz"
    Selection 0x13 , " 950 Mhz"
    Selection 0x14 , " 1000 Mhz"
    Selection 0x15 , " 1050 Mhz"
    Selection 0x16 , " 1100 Mhz"
    Selection 0x17 , " 1150 Mhz"
    Selection 0x18 , " 1200 Mhz"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ApIdleManner
    Selection 1 , " HALT loop"
    Selection 2 , " MWAIT loop"
    Selection 3 , " RUN loop"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ProcessorTraceOutputScheme
    Selection 0 , " Single Range Output"
    Selection 1 , " ToPA Output"
EndList

List &gPlatformFspPkgTokenSpaceGuid_ThreeStrikeCounterDisable
    Selection 0 , " False"
    Selection 1 , " True"
EndList

List &gPlatformFspPkgTokenSpaceGuid_FiveCoreRatioLimit
    Selection 0x0 , "0xFF"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SixCoreRatioLimit
    Selection 0x0 , "0xFF"
EndList

List &gPlatformFspPkgTokenSpaceGuid_SevenCoreRatioLimit
    Selection 0x0 , "0xFF"
EndList

List &gPlatformFspPkgTokenSpaceGuid_EightCoreRatioLimit
    Selection 0x0 , "0xFF"
EndList

BeginInfoBlock
    PPVer       "0.1"
    Description "ElkhartLake Platform"
EndInfoBlock

Page "FSP-T Settings"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDebugEnable, "PcdSerialIoUartDebugEnable", &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDebugEnable,
        Help "Enable SerialIo Uart debug library with/without initializing SerialIo Uart device in FSP. "
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartNumber, "PcdSerialIoUartNumber", &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartNumber,
        Help "Select SerialIo Uart Controller for debug. Note: If UART0 is selected as CNVi BT Core interface, it cannot be used for debug purpose."
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartMode, "PcdSerialIoUartMode - FSPT", &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartMode,
        Help "Select SerialIo Uart Controller mode"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartBaudRate, "PcdSerialIoUartBaudRate - FSPT", DEC,
        Help "Set default BaudRate Supported from 0 - default to 6000000"
             "Valid range: 0 ~ 6000000"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdPciExpressBaseAddress, "Pci Express Base Address", HEX,
        Help "Base address to be programmed for Pci Express "
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdPciExpressRegionLength, "Pci Express Region Length", HEX,
        Help "Region Length to be programmed for Pci Express "
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartParity, "PcdSerialIoUartParity - FSPT", &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartParity,
        Help "Set default Parity."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDataBits, "PcdSerialIoUartDataBits - FSPT", HEX,
        Help "Set default word length. 0: Default, 5,6,7,8"
             "Valid range: 0x0 ~ 0x08"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartStopBits, "PcdSerialIoUartStopBits - FSPT", &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartStopBits,
        Help "Set default stop bits."
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartAutoFlow, "PcdSerialIoUartAutoFlow - FSPT", &gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartAutoFlow,
        Help "Enables UART hardware flow control, CTS and RTS lines."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartRxPinMux, "PcdSerialIoUartRxPinMux - FSPT", HEX,
        Help "Select RX pin muxing for SerialIo UART used for debug"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartTxPinMux, "PcdSerialIoUartTxPinMux - FSPT", HEX,
        Help "Select TX pin muxing for SerialIo UART used for debug"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartRtsPinMux, "PcdSerialIoUartRtsPinMux - FSPT", HEX,
        Help "Select SerialIo Uart used for debug Rts pin muxing. Refer to GPIO_*_MUXING_SERIALIO_UARTx_RTS* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartCtsPinMux, "PcdSerialIoUartCtsPinMux - FSPT", HEX,
        Help "Select SerialIo Uart used for debug Cts pin muxing. Refer to GPIO_*_MUXING_SERIALIO_UARTx_CTS* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdSerialIoUartDebugMmioBase, "PcdSerialIoUartDebugMmioBase - FSPT", HEX,
        Help "Select SerialIo Uart default MMIO resource in SEC/PEI phase when PcdSerialIoUartMode = SerialIoUartPci."
             "Valid range: 0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdLpcUartDebugEnable, "PcdLpcUartDebugEnable", &gPlatformFspPkgTokenSpaceGuid_PcdLpcUartDebugEnable,
        Help "Enable to initialize LPC Uart device in FSP."
EndPage

Page "Memory Reference Code"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PlatformMemorySize, "Platform Reserved Memory Size", HEX,
        Help "The minimum platform memory size required to pass control into DXE"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_MemorySpdDataLen, "SPD Data Length", &gPlatformFspPkgTokenSpaceGuid_MemorySpdDataLen,
        Help "Length of SPD Data"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableAbove4GBMmio, "Enable above 4GB MMIO resource support", &EN_DIS,
        Help "Enable/disable above 4GB MMIO resource support"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr00, "Memory SPD Pointer Channel 0 Dimm 0", HEX,
        Help "Pointer to SPD data, will be used only when SpdAddressTable SPD Address are marked as 00"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr01, "Memory SPD Pointer Channel 0 Dimm 1", HEX,
        Help "Pointer to SPD data, will be used only when SpdAddressTable SPD Address are marked as 00"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr10, "Memory SPD Pointer Channel 1 Dimm 0", HEX,
        Help "Pointer to SPD data, will be used only when SpdAddressTable SPD Address are marked as 00"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MemorySpdPtr11, "Memory SPD Pointer Channel 1 Dimm 1", HEX,
        Help "Pointer to SPD data, will be used only when SpdAddressTable SPD Address are marked as 00"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DqByteMapCh0, "Dq Byte Map CH0", HEX,
        Help "Dq byte mapping between CPU and DRAM, Channel 0: board-dependent"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DqByteMapCh1, "Dq Byte Map CH1", HEX,
        Help "Dq byte mapping between CPU and DRAM, Channel 1: board-dependent"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DqsMapCpu2DramCh0, "Dqs Map CPU to DRAM CH 0", HEX,
        Help "Set Dqs mapping relationship between CPU and DRAM, Channel 0: board-dependent"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DqsMapCpu2DramCh1, "Dqs Map CPU to DRAM CH 1", HEX,
        Help "Set Dqs mapping relationship between CPU and DRAM, Channel 1: board-dependent"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RcompResistor, "RcompResister settings", HEX,
        Help "Indicates  RcompReister settings: Board-dependent"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RcompTarget, "RcompTarget settings", HEX,
        Help "RcompTarget settings: board-dependent"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_CaVrefConfig, "VREF_CA", &gPlatformFspPkgTokenSpaceGuid_CaVrefConfig,
        Help "CA Vref routing: board-dependent"
    Combo $gPlatformFspPkgTokenSpaceGuid_SmramMask, "Smram Mask", &gPlatformFspPkgTokenSpaceGuid_SmramMask,
        Help "The SMM Regions AB-SEG and/or H-SEG reserved"
    Combo $gPlatformFspPkgTokenSpaceGuid_DqPinsInterleaved, "Dqs Pins Interleaved Setting", &EN_DIS,
        Help "Indicates DqPinsInterleaved setting: board-dependent"
    Combo $gPlatformFspPkgTokenSpaceGuid_Lp4DqsOscEn, "LPDDR4 Write DQ/DQS Retraining", &EN_DIS,
        Help "Enables/Disable LPDDR4 Write DQ/DQS Retraining"
    Combo $gPlatformFspPkgTokenSpaceGuid_Ibecc, "Ibecc", &EN_DIS,
        Help "Enables/Disable Ibecc"
    Combo $gPlatformFspPkgTokenSpaceGuid_IbeccParity, "IbeccParity", &EN_DIS,
        Help "In-Band ECC Parity Control"
    Combo $gPlatformFspPkgTokenSpaceGuid_IbeccOperationMode, "IbeccOperationMode", &gPlatformFspPkgTokenSpaceGuid_IbeccOperationMode,
        Help "In-Band ECC Operation Mode"
    Combo $gPlatformFspPkgTokenSpaceGuid_IbeccErrorInj, "IbeccErrorInj Note: Modification accepts the disclaimer shown in the Help text", &EN_DIS,
        Help "Disclaimer: Warning: This must NOT be enabled for production!!! Enabling Error Injection allows attackers who have access to the Host Operating System to inject IBECC errors that can cause unintended memory corruption and enable the leak of security data in the BIOS stolen memory regions."
    Combo $gPlatformFspPkgTokenSpaceGuid_IbeccProtectedRegionEnable, "IbeccProtectedRegionEnable", &EN_DIS,
        Help "In-Band ECC Protected Region Enable "
    EditNum $gPlatformFspPkgTokenSpaceGuid_IbeccProtectedRegionBase, "IbeccProtectedRegionBases", HEX,
        Help "IBECC Protected Region Bases"
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IbeccProtectedRegionMask, "IbeccProtectedRegionMasks", HEX,
        Help "IBECC Protected Region Masks"
             "Valid range: 0x00 ~ 0x3FFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MrcTaskDebugEnable, "MrcTaskDebugPrintEnable", HEX,
        Help "Mrc Task Debug Print Enable. 0(Default)=Disable, non-Zero=Enable Task Debug print"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_RmtPerTask, "Rank Margin Tool per Task", &EN_DIS,
        Help "This option enables the user to execute Rank Margin Tool per major training step in the MRC."
    Combo $gPlatformFspPkgTokenSpaceGuid_TrainTrace, "Training Trace", &EN_DIS,
        Help "This option enables the trained state tracing feature in MRC.  This feature will print out the key training parameters state across major training steps."
    Combo $gPlatformFspPkgTokenSpaceGuid_IedSize, "Intel Enhanced Debug", &gPlatformFspPkgTokenSpaceGuid_IedSize,
        Help "Intel Enhanced Debug (IED): 0=Disabled, 0x400000=Enabled and 4MB SMRAM occupied"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsegSize, "Tseg Size", &gPlatformFspPkgTokenSpaceGuid_TsegSize,
        Help "Size of SMRAM memory reserved. 0x400000 for Release build and 0x1000000 for Debug build"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MmioSize, "MMIO Size", HEX,
        Help "Size of MMIO space reserved for devices. 0(Default)=Auto, non-Zero=size in MB"
             "Valid range: 0 ~ 0xC00"
    Combo $gPlatformFspPkgTokenSpaceGuid_LowSupplyEnData, "LowSupplyEnData", &EN_DIS,
        Help "Enable: Enable Low Supply for LPDDR4 Data, Disable(Default)"
    Combo $gPlatformFspPkgTokenSpaceGuid_LowSupplyEnCcc, "LowSupplyEnCcc", &EN_DIS,
        Help "Enable: Enable Low Supply for LPDDR4 Clock/Command/Control, Disable(Default)"
    Combo $gPlatformFspPkgTokenSpaceGuid_MemTestOnWarmBoot, "Memory Test on Warm Boot", &gPlatformFspPkgTokenSpaceGuid_MemTestOnWarmBoot,
        Help "Run Base Memory Test on Warm Boot"
    Combo $gPlatformFspPkgTokenSpaceGuid_ProbelessTrace, "Probeless Trace", &EN_DIS,
        Help "Probeless Trace: 0=Disabled, 1=Enable. Enabling Probeless Trace will reserve 128MB. This also requires IED to be enabled."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SpdAddressTable, "Spd Address Tabl", HEX,
        Help "Specify SPD Address table for CH0D0/CH0D1/CH1D0&CH1D1. MemorySpdPtr will be used if SPD Address is 00"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_UserBd, "Board Type", &gPlatformFspPkgTokenSpaceGuid_UserBd,
        Help "MrcBoardType, Options are 0=Mobile/Mobile Halo, 1=Desktop/DT Halo, 5=ULT/ULX/Mobile Halo, 7=UP Server"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdrFreqLimit, "DDR Frequency Limit", &gPlatformFspPkgTokenSpaceGuid_DdrFreqLimit,
        Help "Maximum Memory Frequency Selections in Mhz. Options are 1067, 1200, 1333, 1400, 1600, 1800, 1867, 2000, 2133, 2200, 2400, 2600, 2667, 2800, 2933, 3000, 3200, 3467, 3600, 3733, 4000, 4200, 4267 and 0 for Auto."
    Combo $gPlatformFspPkgTokenSpaceGuid_SaGv, "SA GV", &gPlatformFspPkgTokenSpaceGuid_SaGv,
        Help "System Agent dynamic frequency support and when enabled memory will be training at three different frequencies."
    Combo $gPlatformFspPkgTokenSpaceGuid_DdrSpeedControl, "DDR Speed Control", &gPlatformFspPkgTokenSpaceGuid_DdrSpeedControl,
        Help "DDR Frequency and Gear control for all SAGV points."
    Combo $gPlatformFspPkgTokenSpaceGuid_FreqSaGvLow, "Low Frequency", &gPlatformFspPkgTokenSpaceGuid_FreqSaGvLow,
        Help "SAGV Low Frequency Selections in Mhz. Options are 1067, 1200, 1333, 1400, 1600, 1800, 1867, 2133, 2400, 2667, 2933, 3200, 3467, 3733, 4000, 4267 and 0 for Auto."
    Combo $gPlatformFspPkgTokenSpaceGuid_FreqSaGvMid, "Mid Frequency", &gPlatformFspPkgTokenSpaceGuid_FreqSaGvMid,
        Help "SAGV Mid Frequency Selections in Mhz. Options are 1067, 1333, 1600, 1800, 1867, 2000, 2133, 2400, 2667, 2933, 3200, 3467, 3733, 4000, 4267 and 0 for Auto."
    Combo $gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel0, "Channel A DIMM Control", &gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel0,
        Help "Channel A DIMM Control Support - Enable or Disable Dimms on Channel A."
    Combo $gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel1, "Channel B DIMM Control", &gPlatformFspPkgTokenSpaceGuid_DisableDimmChannel1,
        Help "Channel B DIMM Control Support - Enable or Disable Dimms on Channel B."
    Combo $gPlatformFspPkgTokenSpaceGuid_ScramblerSupport, "Scrambler Support", &EN_DIS,
        Help "This option enables data scrambling in memory."
    Combo $gPlatformFspPkgTokenSpaceGuid_Ddr4OneDpc, "Ddr4OneDpc", &gPlatformFspPkgTokenSpaceGuid_Ddr4OneDpc,
        Help "DDR4 1DPC performance feature for 2R DIMMs. Can be enabled on DIMM0 or DIMM1 only, or on both (default)"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MmaTestContentPtr, "MMA Test Content Pointer", HEX,
        Help "Pointer to MMA Test Content in Memory"
             "Valid range: 0x00 ~ 0xFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MmaTestContentSize, "MMA Test Content Size", HEX,
        Help "Size of MMA Test Content in Memory"
             "Valid range: 0x00 ~ 0xFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MmaTestConfigPtr, "MMA Test Config Pointer", HEX,
        Help "Pointer to MMA Test Config in Memory"
             "Valid range: 0x00 ~ 0xFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MmaTestConfigSize, "MMA Test Config Size", HEX,
        Help "Size of MMA Test Config in Memory"
             "Valid range: 0x00 ~ 0xFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SpdProfileSelected, "SPD Profile Selected", &gPlatformFspPkgTokenSpaceGuid_SpdProfileSelected,
        Help "Select DIMM timing profile. Options are 0=Default profile, 1=Custom profile, 2=XMP Profile 1, 3=XMP Profile 2"
    Combo $gPlatformFspPkgTokenSpaceGuid_VddVoltage, "Memory Voltage", &gPlatformFspPkgTokenSpaceGuid_VddVoltage,
        Help "Memory Voltage Override (Vddq). Default = no override"
    Combo $gPlatformFspPkgTokenSpaceGuid_RefClk, "Memory Reference Clock", &gPlatformFspPkgTokenSpaceGuid_RefClk,
        Help "100MHz, 133MHz."
    Combo $gPlatformFspPkgTokenSpaceGuid_Ratio, "Memory Ratio", &gPlatformFspPkgTokenSpaceGuid_Ratio,
        Help "Automatic or the frequency will equal ratio times reference clock. Set to Auto to recalculate memory timings listed below."
    EditNum $gPlatformFspPkgTokenSpaceGuid_tCL, "tCL", HEX,
        Help "CAS Latency, 0: AUTO, max: 31"
             "Valid range: 0x00 ~ 0x1F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tCWL, "tCWL", HEX,
        Help "Min CAS Write Latency Delay Time, 0: AUTO, max: 34"
             "Valid range: 0x00 ~ 0x22"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tFAW, "tFAW", HEX,
        Help "Min Four Activate Window Delay Time, 0: AUTO, max: 63"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tRAS, "tRAS", HEX,
        Help "RAS Active Time, 0: AUTO, max: 64"
             "Valid range: 0x00 ~ 0x40"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tRCDtRP, "tRCD/tRP", HEX,
        Help "RAS to CAS delay time and Row Precharge delay time, 0: AUTO, max: 63"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tREFI, "tREFI", HEX,
        Help "Refresh Interval, 0: AUTO, max: 65535"
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tRFC, "tRFC", HEX,
        Help "Min Refresh Recovery Delay Time, 0: AUTO, max: 1023"
             "Valid range: 0x00 ~ 0x3FF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tRRD, "tRRD", HEX,
        Help "Min Row Active to Row Active Delay Time, 0: AUTO, max: 15"
             "Valid range: 0x00 ~ 0x0F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tRTP, "tRTP", HEX,
        Help "Min Internal Read to Precharge Command Delay Time, 0: AUTO, max: 15. DDR4 legal values: 5, 6, 7, 8, 9, 10, 12"
             "Valid range: 0x00 ~ 0x0F"
    Combo $gPlatformFspPkgTokenSpaceGuid_tWR, "tWR", &gPlatformFspPkgTokenSpaceGuid_tWR,
        Help "Min Write Recovery Time, 0: AUTO, legal values: 5, 6, 7, 8, 10, 12, 14, 16, 18, 20, 24, 30, 34, 40"
    EditNum $gPlatformFspPkgTokenSpaceGuid_tWTR, "tWTR", HEX,
        Help "Min Internal Write to Read Command Delay Time, 0: AUTO, max: 28"
             "Valid range: 0x00 ~ 0x1C"
    EditNum $gPlatformFspPkgTokenSpaceGuid_NModeSupport, "NMode", HEX,
        Help "System command rate, range 0-2, 0 means auto, 1 = 1N, 2 = 2N"
             "Valid range: 0x00 ~ 0x02"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DllBwEn0, "DllBwEn[0]", HEX,
        Help "DllBwEn[0], for 1067 (0..7)"
             "Valid range: 0x00 ~ 0x07"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DllBwEn1, "DllBwEn[1]", HEX,
        Help "DllBwEn[1], for 1333 (0..7)"
             "Valid range: 0x00 ~ 0x07"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DllBwEn2, "DllBwEn[2]", HEX,
        Help "DllBwEn[2], for 1600 (0..7)"
             "Valid range: 0x00 ~ 0x07"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DllBwEn3, "DllBwEn[3]", HEX,
        Help "DllBwEn[3], for 1867 and up (0..7)"
             "Valid range: 0x00 ~ 0x07"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IsvtIoPort, "ISVT IO Port Address", HEX,
        Help "ISVT IO Port Address. 0=Minimal, 0xFF=Maximum, 0x99=Default"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaGvLowGear2, "SA GV Low Gear", &gPlatformFspPkgTokenSpaceGuid_SaGvLowGear2,
        Help "Gear Selection for SAGV Low point"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaGvMidGear2, "SA GV Mid Gear", &gPlatformFspPkgTokenSpaceGuid_SaGvMidGear2,
        Help "Gear Selection for SAGV Mid point"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaGvHighGear2, "SA GV High Gear", &gPlatformFspPkgTokenSpaceGuid_SaGvHighGear2,
        Help "Gear Selection for SAGV High point, or when SAGV is disabled"
    Combo $gPlatformFspPkgTokenSpaceGuid_TxtImplemented, "Enable/Disable MRC TXT dependency", &EN_DIS,
        Help "When enabled MRC execution will wait for TXT initialization to be done first. Disabled(0x0)(Default): MRC will not wait for TXT initialization, Enabled(0x1): MRC will wait for TXT initialization"
    Combo $gPlatformFspPkgTokenSpaceGuid_RealtimeMemoryTiming, "Realtime Memory Timing", &gPlatformFspPkgTokenSpaceGuid_RealtimeMemoryTiming,
        Help "0(Default): Disabled, 1: Enabled. When enabled, it will allow the system to perform realtime memory timing changes after MRC_DONE."
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieMultipleSegmentEnabled, "This is policy to control iTBT PCIe Multiple Segment setting.", &EN_DIS,
        Help "When Disabled all the TBT PCIe RP are located at Segment0, When Enabled all the TBT PCIe RP are located at Segment1. <b>0: Disable</b>; 1: Enable."
    EditNum $gPlatformFspPkgTokenSpaceGuid_MrcSafeConfig, "MRC Safe Config", HEX,
        Help "Enables/Disable MRC Safe Config"
             "Valid range: 0x00 ~ 0x3F"
    Combo $gPlatformFspPkgTokenSpaceGuid_HobBufferSize, "HobBufferSize", &gPlatformFspPkgTokenSpaceGuid_HobBufferSize,
        Help "Size to set HOB Buffer. 0:Default, 1: 1 Byte, 2: 1 KB, 3: Max value(assuming 63KB total HOB size)."
    Combo $gPlatformFspPkgTokenSpaceGuid_ECT, "Early Command Training", &EN_DIS,
        Help "Enables/Disable Early Command Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_SOT, "SenseAmp Offset Training", &EN_DIS,
        Help "Enables/Disable SenseAmp Offset Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_ERDMPRTC2D, "Early ReadMPR Timing Centering 2D", &EN_DIS,
        Help "Enables/Disable Early ReadMPR Timing Centering 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDMPRT, "Read MPR Training", &EN_DIS,
        Help "Enables/Disable Read MPR Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_RCVET, "Receive Enable Training", &EN_DIS,
        Help "Enables/Disable Receive Enable Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_JWRL, "Jedec Write Leveling", &EN_DIS,
        Help "Enables/Disable Jedec Write Leveling"
    Combo $gPlatformFspPkgTokenSpaceGuid_EWRTC2D, "Early Write Time Centering 2D", &EN_DIS,
        Help "Enables/Disable Early Write Time Centering 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_ERDTC2D, "Early Read Time Centering 2D", &EN_DIS,
        Help "Enables/Disable Early Read Time Centering 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_WRTC1D, "Write Timing Centering 1D", &EN_DIS,
        Help "Enables/Disable Write Timing Centering 1D"
    Combo $gPlatformFspPkgTokenSpaceGuid_WRVC1D, "Write Voltage Centering 1D", &EN_DIS,
        Help "Enables/Disable Write Voltage Centering 1D"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDTC1D, "Read Timing Centering 1D", &EN_DIS,
        Help "Enables/Disable Read Timing Centering 1D"
    Combo $gPlatformFspPkgTokenSpaceGuid_DIMMODTT, "Dimm ODT Training", &EN_DIS,
        Help "Enables/Disable Dimm ODT Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_DIMMRONT, "DIMM RON Training", &EN_DIS,
        Help "Enables/Disable DIMM RON Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_WRDSEQT, "Write Drive Strength/Equalization 2D", &EN_DIS,
        Help "Enables/Disable Write Drive Strength/Equalization 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_WRSRT, "Write Slew Rate Training", &EN_DIS,
        Help "Enables/Disable Write Slew Rate Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDODTT, "Read ODT Training", &EN_DIS,
        Help "Enables/Disable Read ODT Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDEQT, "Read Equalization Training", &EN_DIS,
        Help "Enables/Disable Read Equalization Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDAPT, "Read Amplifier Training", &EN_DIS,
        Help "Enables/Disable Read Amplifier Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_WRTC2D, "Write Timing Centering 2D", &EN_DIS,
        Help "Enables/Disable Write Timing Centering 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDTC2D, "Read Timing Centering 2D", &EN_DIS,
        Help "Enables/Disable Read Timing Centering 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_WRVC2D, "Write Voltage Centering 2D", &EN_DIS,
        Help "Enables/Disable Write Voltage Centering 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDVC2D, "Read Voltage Centering 2D", &EN_DIS,
        Help "Enables/Disable Read Voltage Centering 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_CMDVC, "Command Voltage Centering", &EN_DIS,
        Help "Enables/Disable Command Voltage Centering"
    Combo $gPlatformFspPkgTokenSpaceGuid_LCT, "Late Command Training", &EN_DIS,
        Help "Enables/Disable Late Command Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_RTL, "Round Trip Latency Training", &EN_DIS,
        Help "Enables/Disable Round Trip Latency Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_TAT, "Turn Around Timing Training", &EN_DIS,
        Help "Enables/Disable Turn Around Timing Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_RCVENC1D, "Receive Enable Centering 1D", &EN_DIS,
        Help "Enables/Disable Receive Enable Centering 1D"
    Combo $gPlatformFspPkgTokenSpaceGuid_RMT, "Rank Margin Tool", &EN_DIS,
        Help "Enable/disable Rank Margin Tool."
    Combo $gPlatformFspPkgTokenSpaceGuid_MarginLimitCheck, "Margin Limit Check", &gPlatformFspPkgTokenSpaceGuid_MarginLimitCheck,
        Help "Margin Limit Check. Choose level of margin check"
    Combo $gPlatformFspPkgTokenSpaceGuid_MEMTST, "Memory Test", &EN_DIS,
        Help "Enables/Disable Memory Test"
    Combo $gPlatformFspPkgTokenSpaceGuid_ALIASCHK, "DIMM SPD Alias Test", &EN_DIS,
        Help "Enables/Disable DIMM SPD Alias Test"
    Combo $gPlatformFspPkgTokenSpaceGuid_RMC, "Retrain Margin Check", &EN_DIS,
        Help "Enables/Disable Retrain Margin Check"
    Combo $gPlatformFspPkgTokenSpaceGuid_WRDSUDT, "Write Drive Strength Up/Dn independently", &EN_DIS,
        Help "Enables/Disable Write Drive Strength Up/Dn independently"
    Combo $gPlatformFspPkgTokenSpaceGuid_CMDSR, "Command Slew Rate Training", &EN_DIS,
        Help "Enables/Disable Command Slew Rate Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_CMDDSEQ, "Command Drive Strength and Equalization 2D", &EN_DIS,
        Help "Enables/Disable Command Drive Strength and Equalization 2D"
    Combo $gPlatformFspPkgTokenSpaceGuid_CMDNORM, "Command Normalization", &EN_DIS,
        Help "Enables/Disable Command Normalization"
    Combo $gPlatformFspPkgTokenSpaceGuid_EWRDSEQ, "Early DQ Write Drive Strength and Equalization Training", &EN_DIS,
        Help "Enables/Disable Early DQ Write Drive Strength and Equalization Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_RDVC1D, "Read Voltage Centering", &EN_DIS,
        Help "Enables/Disable Read Voltage Centering"
    Combo $gPlatformFspPkgTokenSpaceGuid_TXTCO, "Write TCO Comp Training", &EN_DIS,
        Help "Enables/Disable Write TCO Comp Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_CLKTCO, "Clock TCO Comp Training", &EN_DIS,
        Help "Enables/Disable Clock TCO Comp Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_DIMMODTCA, "Dimm ODT CA Training", &EN_DIS,
        Help "Enables/Disable Dimm ODT CA Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_TXTCODQS, "Write TCO Dqs Training", &EN_DIS,
        Help "Enables/Disable Write TCO Dqs Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_DCC, "Duty Cycle Correction", &EN_DIS,
        Help "Enables/Disable Duty Cycle Correction"
    Combo $gPlatformFspPkgTokenSpaceGuid_DQDFE, "DQ DFE Training", &EN_DIS,
        Help "Enable/Disable DQ DFE Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_SOTC, "Sense Amplifier Correction Training", &EN_DIS,
        Help "Enable/Disable Sense Amplifier Correction Training"
    Combo $gPlatformFspPkgTokenSpaceGuid_EccSupport, "ECC Support", &EN_DIS,
        Help "Enables/Disable ECC Support"
    Combo $gPlatformFspPkgTokenSpaceGuid_RemapEnable, "Memory Remap", &EN_DIS,
        Help "Enables/Disable Memory Remap"
    Combo $gPlatformFspPkgTokenSpaceGuid_MrcTimeMeasure, "MRC Time Measure", &EN_DIS,
        Help "Enable/Disable MRC Time Measure"
    Combo $gPlatformFspPkgTokenSpaceGuid_MrcFastBoot, "MRC Fast Boot", &EN_DIS,
        Help "Enable/Disable MRC Fast flow"
    Combo $gPlatformFspPkgTokenSpaceGuid_MrcTrainOnWarm, "MRC Force Training on Warm", &EN_DIS,
        Help "Enables/Disable the MRC training on warm boot"
    Combo $gPlatformFspPkgTokenSpaceGuid_RankInterleave, "Rank Interleave support", &EN_DIS,
        Help "Enables/Disable Rank Interleave support. NOTE: RI and HORI can not be enabled at the same time."
    Combo $gPlatformFspPkgTokenSpaceGuid_EnhancedInterleave, "Enhanced Interleave support", &EN_DIS,
        Help "Enables/Disable Enhanced Interleave support"
    Combo $gPlatformFspPkgTokenSpaceGuid_MemoryTrace, "Memory Trace", &EN_DIS,
        Help "Enable Memory Trace of Ch 0 to Ch 1 using Stacked Mode. Both channels must be of equal size. This option may change TOLUD and REMAP values as needed."
    Combo $gPlatformFspPkgTokenSpaceGuid_ChHashEnable, "Ch Hash Support", &EN_DIS,
        Help "Enable/Disable Channel Hash Support. NOTE: ONLY if Memory interleaved Mode"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableExtts, "Extern Therm Status", &EN_DIS,
        Help "Enables/Disable Extern Therm Status"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableCltm, "Closed Loop Therm Manage", &EN_DIS,
        Help "Enables/Disable Closed Loop Therm Manage"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableOltm, "Open Loop Therm Manage", &EN_DIS,
        Help "Enables/Disable Open Loop Therm Manage"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnablePwrDn, "DDR PowerDown and idle counter", &EN_DIS,
        Help "Enables/Disable DDR PowerDown and idle counter"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnablePwrDnLpddr, "DDR PowerDown and idle counter - LPDDR", &EN_DIS,
        Help "Enables/Disable DDR PowerDown and idle counter(For LPDDR Only)"
    Combo $gPlatformFspPkgTokenSpaceGuid_UserPowerWeightsEn, "Use user provided power weights, scale factor, and channel power floor values", &EN_DIS,
        Help "Enables/Disable Use user provided power weights, scale factor, and channel power floor values"
    Combo $gPlatformFspPkgTokenSpaceGuid_RaplLim2Lock, "RAPL PL Lock", &EN_DIS,
        Help "Enables/Disable RAPL PL Lock"
    Combo $gPlatformFspPkgTokenSpaceGuid_RaplLim2Ena, "RAPL PL 2 enable", &EN_DIS,
        Help "Enables/Disable RAPL PL 2 enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_RaplLim1Ena, "RAPL PL 1 enable", &EN_DIS,
        Help "Enables/Disable RAPL PL 1 enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_SrefCfgEna, "SelfRefresh Enable", &EN_DIS,
        Help "Enables/Disable SelfRefresh Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinDefeatLpddr, "Throttler CKEMin Defeature - LPDDR", &EN_DIS,
        Help "Enables/Disable Throttler CKEMin Defeature(For LPDDR Only)"
    Combo $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinDefeat, "Throttler CKEMin Defeature", &EN_DIS,
        Help "Enables/Disable Throttler CKEMin Defeature"
    Combo $gPlatformFspPkgTokenSpaceGuid_RhPrevention, "Enable RH Prevention", &EN_DIS,
        Help "Enables/Disable RH Prevention"
    Combo $gPlatformFspPkgTokenSpaceGuid_ExitOnFailure, "Exit On Failure (MRC)", &EN_DIS,
        Help "Enables/Disable Exit On Failure (MRC)"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdrThermalSensor, "LPDDR Thermal Sensor", &EN_DIS,
        Help "Enables/Disable LPDDR Thermal Sensor"
    Combo $gPlatformFspPkgTokenSpaceGuid_Ddr4DdpSharedClock, "Select if CLK0 is shared between Rank0 and Rank1 in DDR4 DDP", &EN_DIS,
        Help "Select if CLK0 is shared between Rank0 and Rank1 in DDR4 DDP"
    Combo $gPlatformFspPkgTokenSpaceGuid_Ddr4DdpSharedZq, "Select if ZQ pin is shared between Rank0 and Rank1 in DDR4 DDP", &EN_DIS,
        Help "ESelect if ZQ pin is shared between Rank0 and Rank1 in DDR4 DDP"
    Combo $gPlatformFspPkgTokenSpaceGuid_BClkFrequency, "Base reference clock value", &gPlatformFspPkgTokenSpaceGuid_BClkFrequency,
        Help "Base reference clock value, in Hertz(Default is 125Hz)"
    Combo $gPlatformFspPkgTokenSpaceGuid_ChHashInterleaveBit, "Ch Hash Interleaved Bit", &gPlatformFspPkgTokenSpaceGuid_ChHashInterleaveBit,
        Help "Select the BIT to be used for Channel Interleaved mode. NOTE: BIT7 will interlave the channels at a 2 cacheline granularity, BIT8 at 4 and BIT9 at 8. Default is BIT8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ChHashMask, "Ch Hash Mask", HEX,
        Help "Set the BIT(s) to be included in the XOR function. NOTE BIT mask corresponds to BITS [19:6] Default is 0x30CC"
             "Valid range: 0x0000 ~ 0x3FFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_ExtendedBankHashing, "Extended Bank Hashing", &EN_DIS,
        Help "Eanble/Disable ExtendedBankHashing"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EnergyScaleFact, "Energy Scale Factor", HEX,
        Help "Energy Scale Factor, Default is 4"
             "Valid range: 0x01 ~ 0x07"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Idd3n, "EPG DIMM Idd3N", HEX,
        Help "Active standby current (Idd3N) in milliamps from datasheet. Must be calculated on a per DIMM basis. Default is 26"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Idd3p, "EPG DIMM Idd3P", HEX,
        Help "Active power-down current (Idd3P) in milliamps from datasheet. Must be calculated on a per DIMM basis. Default is 11"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RhActProbability, "RH Activation Probability", HEX,
        Help "RH Activation Probability, Probability value is 1/2^(inputvalue)"
             "Valid range: 0x01 ~ 0xF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplLim2WindX, "RAPL PL 2 WindowX", HEX,
        Help "Power PL 2 time window X value, (1/1024)*(1+(x/4))*(2^y) (0=Def)"
             "Valid range: 0x01 ~ 0x03"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplLim2WindY, "RAPL PL 2 WindowY", HEX,
        Help "Power PL 2 time window Y value, (1/1024)*(1+(x/4))*(2^y) (0=Def)"
             "Valid range: 0x01 ~ 0x1F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplLim1WindX, "RAPL PL 1 WindowX", HEX,
        Help "Power PL 1 time window X value, (1/1024)*(1+(x/4))*(2^y) (0=Def)"
             "Valid range: 0x01 ~ 0x03"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplLim1WindY, "RAPL PL 1 WindowY", HEX,
        Help "Power PL 1 time window Y value, (1/1024)*(1+(x/4))*(2^y) (0=Def)"
             "Valid range: 0x01 ~ 0x1F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplLim2Pwr, "RAPL PL 2 Power", HEX,
        Help "range[0;2^14-1]= [2047.875;0]in W, (224= Def)"
             "Valid range: 0x0 ~ 0x3FFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplLim1Pwr, "RAPL PL 1 Power", HEX,
        Help "range[0;2^14-1]= [2047.875;0]in W, (224= Def)"
             "Valid range: 0x0 ~ 0x3FFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh0Dimm0, "Warm Threshold Ch0 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh0Dimm1, "Warm Threshold Ch0 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh1Dimm0, "Warm Threshold Ch1 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmThresholdCh1Dimm1, "Warm Threshold Ch1 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh0Dimm0, "Hot Threshold Ch0 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh0Dimm1, "Hot Threshold Ch0 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh1Dimm0, "Hot Threshold Ch1 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotThresholdCh1Dimm1, "Hot Threshold Ch1 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM. Fefault is 255"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh0Dimm0, "Warm Budget Ch0 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh0Dimm1, "Warm Budget Ch0 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh1Dimm0, "Warm Budget Ch1 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WarmBudgetCh1Dimm1, "Warm Budget Ch1 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh0Dimm0, "Hot Budget Ch0 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh0Dimm1, "Hot Budget Ch0 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh1Dimm0, "Hot Budget Ch1 Dimm0", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HotBudgetCh1Dimm1, "Hot Budget Ch1 Dimm1", HEX,
        Help "range[255;0]=[31.875;0] in W for OLTM, [127.5;0] in C for CLTM"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh0Dimm0, "Idle Energy Ch0Dimm0", HEX,
        Help "Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh0Dimm1, "Idle Energy Ch0Dimm1", HEX,
        Help "Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh1Dimm0, "Idle Energy Ch1Dimm0", HEX,
        Help "Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IdleEnergyCh1Dimm1, "Idle Energy Ch1Dimm1", HEX,
        Help "Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(10= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh0Dimm0, "PowerDown Energy Ch0Dimm0", HEX,
        Help "PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh0Dimm1, "PowerDown Energy Ch0Dimm1", HEX,
        Help "PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh1Dimm0, "PowerDown Energy Ch1Dimm0", HEX,
        Help "PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PdEnergyCh1Dimm1, "PowerDown Energy Ch1Dimm1", HEX,
        Help "PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(5= Def)"
             "Valid range: 0x0 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh0Dimm0, "Activate Energy Ch0Dimm0", HEX,
        Help "Activate Energy Contribution, range[255;0],(172= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh0Dimm1, "Activate Energy Ch0Dimm1", HEX,
        Help "Activate Energy Contribution, range[255;0],(172= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh1Dimm0, "Activate Energy Ch1Dimm0", HEX,
        Help "Activate Energy Contribution, range[255;0],(172= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ActEnergyCh1Dimm1, "Activate Energy Ch1Dimm1", HEX,
        Help "Activate Energy Contribution, range[255;0],(172= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh0Dimm0, "Read Energy Ch0Dimm0", HEX,
        Help "Read Energy Contribution, range[255;0],(212= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh0Dimm1, "Read Energy Ch0Dimm1", HEX,
        Help "Read Energy Contribution, range[255;0],(212= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh1Dimm0, "Read Energy Ch1Dimm0", HEX,
        Help "Read Energy Contribution, range[255;0],(212= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RdEnergyCh1Dimm1, "Read Energy Ch1Dimm1", HEX,
        Help "Read Energy Contribution, range[255;0],(212= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh0Dimm0, "Write Energy Ch0Dimm0", HEX,
        Help "Write Energy Contribution, range[255;0],(221= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh0Dimm1, "Write Energy Ch0Dimm1", HEX,
        Help "Write Energy Contribution, range[255;0],(221= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh1Dimm0, "Write Energy Ch1Dimm0", HEX,
        Help "Write Energy Contribution, range[255;0],(221= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WrEnergyCh1Dimm1, "Write Energy Ch1Dimm1", HEX,
        Help "Write Energy Contribution, range[255;0],(221= Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinTmr, "Throttler CKEMin Timer", HEX,
        Help "Timer value for CKEMin, range[255;0]. Req'd min of SC_ROUND_T + BYTE_LENGTH (4). Dfault is 0x30"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CkeRankMapping, "Cke Rank Mapping", HEX,
        Help "Bits [7:4] - Channel 1, bits [3:0] - Channel 0. <b>0xAA=Default</b> Bit [i] specifies which rank CKE[i] goes to."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplPwrFlCh0, "Rapl Power Floor Ch0", HEX,
        Help "Power budget ,range[255;0],(0= 5.3W Def)"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RaplPwrFlCh1, "Rapl Power Floor Ch1", HEX,
        Help "Power budget ,range[255;0],(0= 5.3W Def)"
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnCmdRate, "Command Rate Support", &gPlatformFspPkgTokenSpaceGuid_EnCmdRate,
        Help "CMD Rate and Limit Support Option. NOTE: ONLY supported in 1N Mode, Default is 3 CMDs"
    Combo $gPlatformFspPkgTokenSpaceGuid_Refresh2X, "REFRESH_2X_MODE", &gPlatformFspPkgTokenSpaceGuid_Refresh2X,
        Help "0- (Default)Disabled 1-iMC enables 2xRef when Warm and Hot 2- iMC enables 2xRef when Hot"
    Combo $gPlatformFspPkgTokenSpaceGuid_EpgEnable, "Energy Performance Gain", &EN_DIS,
        Help "Enable/disable(default) Energy Performance Gain."
    Combo $gPlatformFspPkgTokenSpaceGuid_RhSolution, "Row Hammer Solution", &gPlatformFspPkgTokenSpaceGuid_RhSolution,
        Help "Type of method used to prevent Row Hammer. Default is 2x Refresh"
    Combo $gPlatformFspPkgTokenSpaceGuid_UserThresholdEnable, "User Manual Threshold", &EN_DIS,
        Help "Disabled: Predefined threshold will be used.\nEnabled: User Input will be used."
    Combo $gPlatformFspPkgTokenSpaceGuid_UserBudgetEnable, "User Manual Budget", &EN_DIS,
        Help "Disabled: Configuration of memories will defined the Budget value.\nEnabled: User Input will be used."
    Combo $gPlatformFspPkgTokenSpaceGuid_PowerDownMode, "Power Down Mode", &gPlatformFspPkgTokenSpaceGuid_PowerDownMode,
        Help "This option controls command bus tristating during idle periods"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TsodTcritMax, "  TcritMax", HEX,
        Help "Maximum Critical Temperature in Centigrade of the On-DIMM Thermal Sensor. TCRITMax has to be greater than THIGHMax .\n Critical temperature will be  TcritMax"
             "Valid range: 0x0 ~ 0x7F"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodEventMode, "Event mode", &EN_DIS,
        Help "Disable:Comparator mode.\n Enable:Interrupt mode"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodEventPolarity, "EVENT polarity", &EN_DIS,
        Help "Disable:Active LOW.\nEnable:Active HIGH"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodCriticalEventOnly, "Critical event only", &EN_DIS,
        Help "Disable:Trips on alarm or critical.\nEnable:Trips only if criticaal temperature is reached"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodEventOutputControl, "Event output control", &EN_DIS,
        Help "Disable:Event output disable.\nEnable:Event output enabled"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodAlarmwindowLockBit, "Alarm window lock bit", &EN_DIS,
        Help "Disable:Alarm trips are not locked and can be changed.\nEnable:Alarm trips are locked and cannot be changed"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodCriticaltripLockBit, "Critical trip lock bit", &EN_DIS,
        Help "Disable:Critical trip is not locked and can be changed.\nEnable:Critical trip is locked and cannot be changed"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodShutdownMode, "Shutdown mode", &EN_DIS,
        Help "Disable:Temperature sensor enable.\nEnable:Temperature sensor disable"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TsodThigMax, "ThighMax", HEX,
        Help "Thigh = ThighMax (Default is 93)"
             "Valid range: 0x0 ~ 0x80"
    Combo $gPlatformFspPkgTokenSpaceGuid_TsodManualEnable, "User Manual Thig and Tcrit", &EN_DIS,
        Help "Disabled(Default): Temperature will be given by the configuration of memories and 1x or 2xrefresh rate.\nEnabled: User Input will define for Thigh and Tcrit."
    Combo $gPlatformFspPkgTokenSpaceGuid_ForceOltmOrRefresh2x, "Force OLTM or 2X Refresh when needed", &EN_DIS,
        Help "Disabled(Default): = Force OLTM.\nEnabled: = Force 2x Refresh."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PwdwnIdleCounter, "Pwr Down Idle Timer", HEX,
        Help "The minimum value should = to the worst case Roundtrip delay + Burst_Length. 0 means AUTO: 64 for ULX/ULT, 128 for DT/Halo"
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_DisPgCloseIdleTimeout, "Page Close Idle Timeout", &gPlatformFspPkgTokenSpaceGuid_DisPgCloseIdleTimeout,
        Help "This option controls Page Close Idle Timeout"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CmdRanksTerminated, "Bitmask of ranks that have CA bus terminated", HEX,
        Help "Offset 225 LPDDR4: Bitmask of ranks that have CA bus terminated. <b>0x01=Default, Rank0 is terminating and Rank1 is non-terminating</b>"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RMTLoopCount, "RMTLoopCount", HEX,
        Help "Specifies the Loop Count to be used during Rank Margin Tool Testing. 0 - AUTO"
             "Valid range: 0 ~ 0x20"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ThrtCkeMinTmrLpddr, "Throttler CKEMin Timer for LPDDR", HEX,
        Help "LPDDR Timer value for CKEMin, range[255;0]. Req'd min of SC_ROUND_T + BYTE_LENGTH (4). Dfault is 0x40"
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_RetrainOnFastFail, "Retrain on Fast Fail", &EN_DIS,
        Help "Restart MRC in Cold mode if SW MemTest fails during Fast flow. Default = Enabled"
    Combo $gPlatformFspPkgTokenSpaceGuid_RMTBIT, "Rank Margin Tool Per Bit", &EN_DIS,
        Help "Enable/disable Rank Margin Tool Per Bit."
    Combo $gPlatformFspPkgTokenSpaceGuid_RDTOPT, "Read Timing Optimization", &EN_DIS,
        Help "Enables/Disable Read Timing Optimization"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RefreshPanicWm, "REFRESH_PANIC_WM", HEX,
        Help "Refresh Panic Watermark, range 1-9, Default is 9"
             "Valid range: 0x01 ~ 0x9"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RefreshHpWm, "REFRESH_HP_WM", HEX,
        Help "Refresh High Priority Watermark, range 1-9, Default is 8"
             "Valid range: 0x01 ~ 0x9"
    Combo $gPlatformFspPkgTokenSpaceGuid_SafeMode, "Safe Mode Support", &EN_DIS,
        Help "This option configures the varous items in the IO and MC to be more conservative.(def=Disable)"
    Combo $gPlatformFspPkgTokenSpaceGuid_CleanMemory, "Ask MRC to clear memory content", &EN_DIS,
        Help "Ask MRC to clear memory content <b>0: Do not Clear Memory;</b> 1: Clear Memory."
    EditNum $gPlatformFspPkgTokenSpaceGuid_UsbTcPortEnPreMem, "TCSS USB Port Enable", HEX,
        Help "Bitmap for per port enabling"
             "Valid range: 0x0 ~ 0x000F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_BclkRfiFreq, "BCLK RFI Frequency", HEX,
        Help "Bclk RFI Frequency for each SAGV point in Hz units. 98000000Hz = 98MHz <b>0 - No RFI Tuning</b>. Range is 98Mhz-100Mhz."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_MemBootMode, "Mem Boot Mode", &gPlatformFspPkgTokenSpaceGuid_MemBootMode,
        Help "0: BOOT_MODE_1LM(Default), 1: BOOT_MODE_2LM, 2: BOOT_MODE_PROVISION"
    Combo $gPlatformFspPkgTokenSpaceGuid_MfvcWrrArb, "MFVC WRR VC Arbitration", &gPlatformFspPkgTokenSpaceGuid_MfvcWrrArb,
        Help "0: DEFAULT_PHASES(Default), 1: PROGRAM_128PHASES"
    EditNum $gPlatformFspPkgTokenSpaceGuid_VcId_7_0, "VcId_7_0 values", HEX,
        Help "Select VC ID for arbitration"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SetHwParameters, "Set Hw Parameters enable/disable", &EN_DIS,
        Help "1: enable, 0: disable, Enable/disable setting of HW parameters"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Ltr_L1D2_ThVal, "LTR L1.2 Threshold Value", HEX,
        Help "LTR L1.2 Threshold Value"
             "Valid range: 0x0 ~ 0x3FF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Ltr_L1D2_ThScale, "LTR L1.2 Threshold Scale", HEX,
        Help "LTR L1.2 Threshold Scale"
             "Valid range: 0x0 ~ 0x5"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SysPwrState, "system power state", HEX,
        Help "system power state indicates the platform power state"
             "Valid range: 0x0 ~ 0x3"
    Combo $gPlatformFspPkgTokenSpaceGuid_MediaDeathNotification, "Media Death Notification Enable/Disable", &EN_DIS,
        Help "1: enable, 0: disable, Enable/disable for Media Death Notification"
    Combo $gPlatformFspPkgTokenSpaceGuid_HealthLogNotification, "Health Log Notification Enable/Disable", &EN_DIS,
        Help "1: enable, 0: disable, Enable/disable for Health Log Notification"
    Combo $gPlatformFspPkgTokenSpaceGuid_TempBelowThrottleNotification, "Temp crosses below TempThrottle Notification Enable/Disable", &EN_DIS,
        Help "1: enable, 0: disable, Enable/disable for Temp crosses below TempThrottle Notification"
    Combo $gPlatformFspPkgTokenSpaceGuid_TempAboveThrottleNotification, "Temp crosses above TempThrottle Notification Enable/Disable", &EN_DIS,
        Help "1: enable, 0: disable, Enable/disable for Temp crosses above TempThrottle Notification"
    Combo $gPlatformFspPkgTokenSpaceGuid_MissingCommitBitNotification, "Missing Commit Bit Notification Enable/Disable", &EN_DIS,
        Help "1: enable, 0: disable, Enable/disable for Missing Commit Bit Notification"
    Combo $gPlatformFspPkgTokenSpaceGuid_NVMeHoldDisableBit, "NVMeHoldDisableBit", &EN_DIS,
        Help "1: enable, 0: disable, Enable/disable for NVMeHoldDisableBit"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRefPllSsc, "Pcie Ref Pll SSC", HEX,
        Help "Pcie Ref Pll SSC Percentatge. 0x0: 0.0%, 0x1: 0.1%, 0x2:0.2%, 0x3: 0.3%, 0x4: 0.4%, 0x5: 0.5%, 0xFE: Disable, 0xFF: Auto"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_ReservedFspmUpd, "PreMemRsvd", &EN_DIS,
        Help "Reserved for Pre-Mem"
    Combo $gPlatformFspPkgTokenSpaceGuid_BdatEnable, "Generate BIOS Data ACPI Table", &EN_DIS,
        Help "Enable: Generate BDAT for MRC RMT or SA PCIe data. Disable (Default): Do not generate it"
    Combo $gPlatformFspPkgTokenSpaceGuid_BdatTestType, "BdatTestType", &gPlatformFspPkgTokenSpaceGuid_BdatTestType,
        Help "Indicates the type of Memory Training data to populate into the BDAT ACPI table."
EndPage

Page "CPU (Pre-Mem)"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMode, "CPU Trace Hub Mode", &gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMode,
        Help "Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg0Size, "CPU Trace Hub Memory Region 0", &gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg0Size,
        Help "CPU Trace Hub Memory Region 0, The avaliable memory size is : 0MB, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note : Limitation of total buffer size (CPU + PCH) is 512MB."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg1Size, "CPU Trace Hub Memory Region 1", &gPlatformFspPkgTokenSpaceGuid_CpuTraceHubMemReg1Size,
        Help "CPU Trace Hub Memory Region 1. The avaliable memory size is : 0MB, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note : Limitation of total buffer size (CPU + PCH) is 512MB."
    Combo $gPlatformFspPkgTokenSpaceGuid_BistOnReset, "BIST on Reset", &EN_DIS,
        Help "Enable or Disable BIST on Reset; <b>0: Disable</b>; 1: Enable."
    Combo $gPlatformFspPkgTokenSpaceGuid_SkipStopPbet, "Skip Stop PBET Timer Enable/Disable", &EN_DIS,
        Help "Skip Stop PBET Timer; <b>0: Disable</b>; 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_OcSupport, "Over clocking support", &EN_DIS,
        Help "Over clocking support; <b>0: Disable</b>; 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_OcLock, "Over clocking Lock", &EN_DIS,
        Help "Over clocking Lock Enable/Disable; 0: Disable; <b>1: Enable</b>"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CoreMaxOcRatio, "Maximum Core Turbo Ratio Override", HEX,
        Help "Maximum core turbo ratio override allows to increase CPU core frequency beyond the fused max turbo ratio limit. <b>0: Hardware defaults.</b> Range: 0-85"
             "Valid range: 0x00 ~ 0x53"
    Combo $gPlatformFspPkgTokenSpaceGuid_CoreVoltageMode, "Core voltage mode", &EN_DIS,
        Help "Core voltage mode; <b>0: Adaptive</b>; 1: Override."
    EditNum $gPlatformFspPkgTokenSpaceGuid_RingMaxOcRatio, "Maximum clr turbo ratio override", HEX,
        Help "Maximum clr turbo ratio override allows to increase CPU clr frequency beyond the fused max turbo ratio limit. <b>0: Hardware defaults.</b>  Range: 0-85"
             "Valid range: 0x00 ~ 0x53"
    Combo $gPlatformFspPkgTokenSpaceGuid_HyperThreading, "Hyper Threading Enable/Disable", &EN_DIS,
        Help "Enable or Disable Hyper Threading; 0: Disable; <b>1: Enable</b>"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuRatioOverride, "Enable or Disable CPU Ratio Override", &EN_DIS,
        Help "Enable or Disable CPU Ratio Override; <b>0: Disable</b>; 1: Enable."
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuRatio, "CPU ratio value", HEX,
        Help "CPU ratio value. Valid Range 0 to 63"
             "Valid range: 0x00 ~ 0x3F"
    Combo $gPlatformFspPkgTokenSpaceGuid_BootFrequency, "Boot frequency", &gPlatformFspPkgTokenSpaceGuid_BootFrequency,
        Help "Sets the boot frequency starting from reset vector.- 0: Maximum battery performance.- <b>1: Maximum non-turbo performance</b>.- 2: Turbo performance. @note If Turbo is selected BIOS will start in max non-turbo mode and switch to Turbo mode."
    Combo $gPlatformFspPkgTokenSpaceGuid_ActiveCoreCount, "Number of active cores", &gPlatformFspPkgTokenSpaceGuid_ActiveCoreCount,
        Help "Number of active cores(Depends on Number of cores). <b>0: All</b>;<b>1: 1 </b>;<b>2: 2 </b>;<b>3: 3 </b>"
    Combo $gPlatformFspPkgTokenSpaceGuid_FClkFrequency, "Processor Early Power On Configuration FCLK setting", &gPlatformFspPkgTokenSpaceGuid_FClkFrequency,
        Help " <b>0: 800 MHz (ULT/ULX)</b>. <b>1: 1 GHz (DT/Halo)</b>. Not supported on ULT/ULX.- 2: 400 MHz. - 3: Reserved"
    Combo $gPlatformFspPkgTokenSpaceGuid_JtagC10PowerGateDisable, "Set JTAG power in C10 and deeper power states", &gPlatformFspPkgTokenSpaceGuid_JtagC10PowerGateDisable,
        Help "False: JTAG is power gated in C10 state. True: keeps the JTAG power up during C10 and deeper power states for debug purpose. <b>0: False</b>; 1: True."
    Combo $gPlatformFspPkgTokenSpaceGuid_VmxEnable, "Enable or Disable VMX", &EN_DIS,
        Help "Enable or Disable VMX; 0: Disable; <b>1: Enable</b>."
    EditNum $gPlatformFspPkgTokenSpaceGuid_Avx2RatioOffset, "AVX2 Ratio Offset", HEX,
        Help "0(Default)= No Offset. Range 0 - 31. Specifies number of bins to decrease AVX ratio vs. Core Ratio. Uses Mailbox MSR 0x150, cmd 0x1B."
             "Valid range: 0x00 ~ 0x1F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Avx3RatioOffset, "AVX3 Ratio Offset", HEX,
        Help "0(Default)= No Offset. Range 0 - 31. Specifies number of bins to decrease AVX ratio vs. Core Ratio. Uses Mailbox MSR 0x150, cmd 0x1B."
             "Valid range: 0x00 ~ 0x1F"
    Combo $gPlatformFspPkgTokenSpaceGuid_BclkAdaptiveVoltage, "BCLK Adaptive Voltage Enable", &EN_DIS,
        Help "When enabled, the CPU V/F curves are aware of BCLK frequency when calculated. </b>0: Disable;<b> 1: Enable"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CoreVoltageOverride, "core voltage override", HEX,
        Help "The core voltage override which is applied to the entire range of cpu core frequencies. Valid Range 0 to 2000"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CoreVoltageAdaptive, "Core Turbo voltage Adaptive", HEX,
        Help "Extra Turbo voltage applied to the cpu core when the cpu is operating in turbo mode. Valid Range 0 to 2000"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CoreVoltageOffset, "Core Turbo voltage Offset", HEX,
        Help "The voltage offset applied to the core while operating in turbo mode.Valid Range 0 to 1000"
             "Valid range: 0x00 ~ 0x3E8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CorePllVoltageOffset, "Core PLL voltage offset", HEX,
        Help "Core PLL voltage offset. <b>0: No offset</b>. Range 0-63"
             "Valid range: 0x00 ~ 0x3F"
    Combo $gPlatformFspPkgTokenSpaceGuid_RingDownBin, "Ring Downbin", &EN_DIS,
        Help "Ring Downbin enable/disable. When enabled, CPU will ensure the ring ratio is always lower than the core ratio.0: Disable; <b>1: Enable.</b>"
    Combo $gPlatformFspPkgTokenSpaceGuid_RingVoltageMode, "Ring voltage mode", &EN_DIS,
        Help "Ring voltage mode; <b>0: Adaptive</b>; 1: Override."
    EditNum $gPlatformFspPkgTokenSpaceGuid_TjMaxOffset, "TjMax Offset", HEX,
        Help "TjMax offset.Specified value here is clipped by pCode (125 - TjMax Offset) to support TjMax in the range of 62 to 115 deg Celsius. Valid Range 10 - 63"
             "Valid range: 0x0A ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RingVoltageOverride, "Ring voltage override", HEX,
        Help "The ring voltage override which is applied to the entire range of cpu ring frequencies. Valid Range 0 to 2000"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RingVoltageAdaptive, "Ring Turbo voltage Adaptive", HEX,
        Help "Extra Turbo voltage applied to the cpu ring when the cpu is operating in turbo mode. Valid Range 0 to 2000"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RingVoltageOffset, "Ring Turbo voltage Offset", HEX,
        Help "The voltage offset applied to the ring while operating in turbo mode. Valid Range 0 to 1000"
             "Valid range: 0x00 ~ 0x3E8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ElixirSpringsPatchAddr, "ElixirSpringsPatchAddr", HEX,
        Help "Address of Elixir Springs Patches"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ElixirSpringsPatchSize, "ElixirSpringsPatchSize", HEX,
        Help "Size of Elixir Springs Patches"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_DebugInterfaceEnable, "CPU Run Control", &gPlatformFspPkgTokenSpaceGuid_DebugInterfaceEnable,
        Help "Enable, Disable or Do not configure CPU Run Control; 0: Disable; 1: Enable ; <b>2: No Change</b>"
    Combo $gPlatformFspPkgTokenSpaceGuid_DebugInterfaceLockEnable, "CPU Run Control Lock", &EN_DIS,
        Help "Lock or Unlock CPU Run Control; 0: Disable; <b>1: Enable</b>."
    Combo $gPlatformFspPkgTokenSpaceGuid_FivrFaults, "Fivr Faults", &EN_DIS,
        Help "Fivr Faults; 0: Disabled; <b>1: Enabled.</b>"
    Combo $gPlatformFspPkgTokenSpaceGuid_FivrEfficiency, "Fivr Efficiency", &EN_DIS,
        Help "Fivr Efficiency Management; 0: Disabled; <b>1: Enabled.</b>"
EndPage

Page "PCH(PreMem)"
    Combo $gPlatformFspPkgTokenSpaceGuid_SmbusEnable, "Enable SMBus", &EN_DIS,
        Help "Enable/disable SMBus controller."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTraceHubMode, "PCH Trace Hub Mode", &gPlatformFspPkgTokenSpaceGuid_PchTraceHubMode,
        Help "Select 'Host Debugger' if Trace Hub is used with host debugger tool or 'Target Debugger' if Trace Hub is used by target debugger software or 'Disable' trace hub functionality."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg0Size, "PCH Trace Hub Memory Region 0 buffer Size", &gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg0Size,
        Help "Specify size of Pch trace memory region 0 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note : Limitation of total buffer size (PCH + CPU) is 512MB."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg1Size, "PCH Trace Hub Memory Region 1 buffer Size", &gPlatformFspPkgTokenSpaceGuid_PchTraceHubMemReg1Size,
        Help "Specify size of Pch trace memory region 1 buffer, the size can be 0, 1MB, 8MB, 64MB, 128MB, 256MB, 512MB. Note : Limitation of total buffer size (PCH + CPU) is 512MB."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPreMemRsvd, "PchPreMemRsvd", &EN_DIS,
        Help "Reserved for PCH Pre-Mem Reserved"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaEnable, "Enable Intel HD Audio (Azalia)", &EN_DIS,
        Help "0: Disable, 1: Enable (Default) Azalia controller"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPseEnable, "Enable PSE Controller", &EN_DIS,
        Help "0: Disable; 1: Enable (Default) PSE controller"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchMasterClockGating, "PCH Master Clock Gating Control", &EN_DIS,
        Help "Provide a master control for clock gating for all PCH devices, 0: Disabled; 1: Default"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchMasterPowerGating, "PCH Master Power Gating Control", &EN_DIS,
        Help "Provide a master control for pwoer gating for all PCH devices, 0: Disabled; 1: Default"
    EditNum $gPlatformFspPkgTokenSpaceGuid_FiaLaneReversalEnable, "FIA Lane Reversal Enable/Disable config mask", HEX,
        Help "Enable/Disable. 0: Disable, 1: enable, Enable or disable Lane Reversal. If Enabled, the x2 FIA Lane will be flipped"
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioRxSetCtleEnable, "Enable PCH HSIO PCIE Rx Set Ctle", HEX,
        Help "Enable PCH PCIe Gen 3 Set CTLE Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioRxSetCtle, "PCH HSIO PCIE Rx Set Ctle Value", HEX,
        Help "PCH PCIe Gen 3 Set CTLE Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DownscaleAmpEnable, "Enble PCH HSIO PCIE TX Gen 1 Downscale Amplitude Adjustment value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DownscaleAmp, "PCH HSIO PCIE Gen 2 TX Output Downscale Amplitude Adjustment value", HEX,
        Help "PCH PCIe Gen 2 TX Output Downscale Amplitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DownscaleAmpEnable, "Enable PCH HSIO PCIE TX Gen 2 Downscale Amplitude Adjustment value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DownscaleAmp, "PCH HSIO PCIE Gen 2 TX Output Downscale Amplitude Adjustment value", HEX,
        Help "PCH PCIe Gen 2 TX Output Downscale Amplitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen3DownscaleAmpEnable, "Enable PCH HSIO PCIE TX Gen 3 Downscale Amplitude Adjustment value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen3DownscaleAmp, "PCH HSIO PCIE Gen 3 TX Output Downscale Amplitude Adjustment value", HEX,
        Help "PCH PCIe Gen 3 TX Output Downscale Amplitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DeEmphEnable, "Enable PCH HSIO PCIE Gen 1 TX Output De-Emphasis Adjustment Setting value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen1DeEmph, "PCH HSIO PCIE Gen 1 TX Output De-Emphasis Adjustment value", HEX,
        Help "PCH PCIe Gen 1 TX Output De-Emphasis Adjustment Setting."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph3p5Enable, "Enable PCH HSIO PCIE Gen 2 TX Output -3.5dB De-Emphasis Adjustment Setting value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph3p5, "PCH HSIO PCIE Gen 2 TX Output -3.5dB De-Emphasis Adjustment value", HEX,
        Help "PCH PCIe Gen 2 TX Output -3.5dB De-Emphasis Adjustment Setting."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph6p0Enable, "Enable PCH HSIO PCIE Gen 2 TX Output -6.0dB De-Emphasis Adjustment Setting value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPcieHsioTxGen2DeEmph6p0, "PCH HSIO PCIE Gen 2 TX Output -6.0dB De-Emphasis Adjustment value", HEX,
        Help "PCH PCIe Gen 2 TX Output -6.0dB De-Emphasis Adjustment Setting."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen1EqBoostMagEnable, "Enable PCH HSIO SATA Receiver Equalization Boost Magnitude Adjustment Value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen1EqBoostMag, "PCH HSIO SATA 1.5 Gb/s Receiver Equalization Boost Magnitude Adjustment value", HEX,
        Help "PCH HSIO SATA 1.5 Gb/s Receiver Equalization Boost Magnitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen2EqBoostMagEnable, "Enable PCH HSIO SATA Receiver Equalization Boost Magnitude Adjustment Value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen2EqBoostMag, "PCH HSIO SATA 3.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value", HEX,
        Help "PCH HSIO SATA 3.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen3EqBoostMagEnable, "Enable PCH HSIO SATA Receiver Equalization Boost Magnitude Adjustment Value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioRxGen3EqBoostMag, "PCH HSIO SATA 6.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value", HEX,
        Help "PCH HSIO SATA 6.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DownscaleAmpEnable, "Enable PCH HSIO SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DownscaleAmp, "PCH HSIO SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value", HEX,
        Help "PCH HSIO SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DownscaleAmpEnable, "Enable PCH HSIO SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DownscaleAmp, "PCH HSIO SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment value", HEX,
        Help "PCH HSIO SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DownscaleAmpEnable, "Enable PCH HSIO SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DownscaleAmp, "PCH HSIO SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment value", HEX,
        Help "PCH HSIO SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DeEmphEnable, "Enable PCH HSIO SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen1DeEmph, "PCH HSIO SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting", HEX,
        Help "PCH HSIO SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DeEmphEnable, "Enable PCH HSIO SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen2DeEmph, "PCH HSIO SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting", HEX,
        Help "PCH HSIO SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DeEmphEnable, "Enable PCH HSIO SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting value override", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSataHsioTxGen3DeEmph, "PCH HSIO SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting", HEX,
        Help "PCH HSIO SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SmbusArpEnable, "Enable SMBus ARP support", &EN_DIS,
        Help "Enable SMBus ARP support."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchNumRsvdSmbusAddresses, "Number of RsvdSmbusAddressTable.", HEX,
        Help "The number of elements in the RsvdSmbusAddressTable."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSmbusIoBase, "SMBUS Base Address", HEX,
        Help "SMBUS Base Address (IO space)."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchSmbAlertEnable, "Enable SMBus Alert Pin", &EN_DIS,
        Help "Enable SMBus Alert Pin."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieClkSrcUsage, "Usage type for ClkSrc", HEX,
        Help "0-23: PCH rootport, 0x40-0x43: PEG port, 0x70:LAN, 0x80: unspecified but in use (free running), 0xFF: not used"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieClkSrcClkReq, "ClkReq-to-ClkSrc mapping", HEX,
        Help "Number of ClkReq signal assigned to ClkSrc"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RsvdSmbusAddressTablePtr, "Point of RsvdSmbusAddressTable", HEX,
        Help "Array of addresses reserved for non-ARP-capable SMBus devices."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpEnableMask, "Enable PCIE RP Mask", HEX,
        Help "Enable/disable PCIE Root Ports. 0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on."
             "Valid range: 0x00 ~ 0x00FFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdIsaSerialUartBase, "ISA Serial Base selection", &gPlatformFspPkgTokenSpaceGuid_PcdIsaSerialUartBase,
        Help "Select ISA Serial Base address. Default is 0x3F8."
    Combo $gPlatformFspPkgTokenSpaceGuid_SmbusDynamicPowerGating, "Smbus dynamic power gating", &EN_DIS,
        Help "Disable or Enable Smbus dynamic power gating."
    Combo $gPlatformFspPkgTokenSpaceGuid_WdtDisableAndLock, "Disable and Lock Watch Dog Register", &EN_DIS,
        Help "Set 1 to clear WDT status, then disable and lock WDT registers."
    Combo $gPlatformFspPkgTokenSpaceGuid_SmbusSpdWriteDisable, "SMBUS SPD Write Disable", &EN_DIS,
        Help "Set/Clear Smbus SPD Write Disable. 0: leave SPD Write Disable bit; 1: set SPD Write Disable bit. For security recommendations, SPD write disable bit must be set."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaVcType, "VC Type", &gPlatformFspPkgTokenSpaceGuid_PchHdaVcType,
        Help "Virtual Channel Type Select: 0: VC0, 1: VC1."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaDspUaaCompliance, "Universal Audio Architecture compliance for DSP enabled system", &EN_DIS,
        Help "0: Not-UAA Compliant (Intel SST driver supported only), 1: UAA Compliant (HDA Inbox driver or SST driver supported)."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkHdaEnable, "Enable HD Audio Link", &EN_DIS,
        Help "Enable/disable HD Audio Link. Muxed with SSP0/SSP1/SNDW1."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaSdiEnable, "Enable HDA SDI lanes", HEX,
        Help "Enable/disable HDA SDI lanes."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaTestPowerClockGating, "HDA Power/Clock Gating (PGD/CGD)", &gPlatformFspPkgTokenSpaceGuid_PchHdaTestPowerClockGating,
        Help "Enable/Disable HD Audio Power and Clock Gating(POR: Enable). 0: PLATFORM_POR, 1: FORCE_ENABLE, 2: FORCE_DISABLE."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicEnable, "Enable HD Audio DMIC_N Link", HEX,
        Help "Enable/disable HD Audio DMIC1 link. Muxed with SNDW3."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicClkAPinMux, "DMIC<N> ClkA Pin Muxing (N - DMIC number)", HEX,
        Help "Determines DMIC<N> ClkA Pin muxing. See  GPIO_*_MUXING_DMIC<N>_CLKA_*"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicClkBPinMux, "DMIC<N> ClkB Pin Muxing", HEX,
        Help "Determines DMIC<N> ClkA Pin muxing. See GPIO_*_MUXING_DMIC<N>_CLKB_*"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaDspEnable, "Enable HD Audio DSP", &EN_DIS,
        Help "Enable/disable HD Audio DSP feature."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkDmicDataPinMux, "DMIC<N> Data Pin Muxing", HEX,
        Help "Determines DMIC<N> Data Pin muxing. See GPIO_*_MUXING_DMIC<N>_DATA_*"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkSspEnable, "Enable HD Audio SSP0 Link", HEX,
        Help "Enable/disable HD Audio SSP_N/I2S link. Muxed with HDA. N-number 0-5"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaAudioLinkSndwEnable, "Enable HD Audio SoundWire#N Link", HEX,
        Help "Enable/disable HD Audio SNDW#N link. Muxed with HDA."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkFrequency, "iDisp-Link Frequency", &gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkFrequency,
        Help "iDisp-Link Freq (PCH_HDAUDIO_LINK_FREQUENCY enum): 4: 96MHz, 3: 48MHz."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkTmode, "iDisp-Link T-mode", &gPlatformFspPkgTokenSpaceGuid_PchHdaIDispLinkTmode,
        Help "iDisp-Link T-Mode (PCH_HDAUDIO_IDISP_TMODE enum): 0: 2T, 2: 4T, 3: 8T, 4: 16T"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaIDispCodecDisconnect, "iDisplay Audio Codec disconnection", &EN_DIS,
        Help "0: Not disconnected, enumerable, 1: Disconnected SDI, not enumerable."
EndPage

Page "System Agent(PreMem)"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuCrashLogDevice, "Enable/Disable CrashLog Device 10", &EN_DIS,
        Help "Enable(Default): Enable CPU CrashLog Device 10, Disable: Disable CPU CrashLog"
    Combo $gPlatformFspPkgTokenSpaceGuid_X2ApicOptOut, "State of X2APIC_OPT_OUT bit in the DMAR table", &EN_DIS,
        Help "0=Disable/Clear, 1=Enable/Set"
    Combo $gPlatformFspPkgTokenSpaceGuid_DmaControlGuarantee, "State of DMA_CONTROL_GUARANTEE bit in the DMAR table", &EN_DIS,
        Help "0=Disable/Clear, 1=Enable/Set"
    EditNum $gPlatformFspPkgTokenSpaceGuid_VtdBaseAddress, "Base addresses for VT-d function MMIO access", HEX,
        Help "Base addresses for VT-d MMIO access per VT-d engine"
             "Valid range: 0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_VtdDisable, "Disable VT-d", &EN_DIS,
        Help "0=Enable/FALSE(VT-d enabled), 1=Disable/TRUE (VT-d disabled)"
    Combo $gPlatformFspPkgTokenSpaceGuid_VtdIgdEnable, "Vtd Programming for Igd", &EN_DIS,
        Help "1=Enable/TRUE (Igd VT-d Bar programming enabled), 0=Disable/FLASE (Igd VT-d Bar programming disabled)"
    Combo $gPlatformFspPkgTokenSpaceGuid_VtdIpuEnable, "Vtd Programming for Ipu", &EN_DIS,
        Help "1=Enable/TRUE (Ipu VT-d Bar programming enabled), 0=Disable/FLASE (Ipu VT-d Bar programming disabled)"
    Combo $gPlatformFspPkgTokenSpaceGuid_VtdIopEnable, "Vtd Programming for Iop", &EN_DIS,
        Help "1=Enable/TRUE (Iop VT-d Bar programming enabled), 0=Disable/FLASE (Iop VT-d Bar programming disabled)"
    Combo $gPlatformFspPkgTokenSpaceGuid_VtdItbtEnable, "Vtd Programming for ITbt", &EN_DIS,
        Help "1=Enable/TRUE (ITbt VT-d Bar programming enabled), 0=Disable/FLASE (ITbt VT-d Bar programming disabled)"
    Combo $gPlatformFspPkgTokenSpaceGuid_DisableTeIgd, "Disable Te Igd", &EN_DIS,
        Help "0=Enable/FALSE(Te Igd enabled), 1=Disable/TRUE (Te Igd disabled)"
    Combo $gPlatformFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc, "Internal Graphics Pre-allocated Memory", &gPlatformFspPkgTokenSpaceGuid_IgdDvmt50PreAlloc,
        Help "Size of memory preallocated for internal graphics."
    Combo $gPlatformFspPkgTokenSpaceGuid_InternalGfx, "Internal Graphics", &EN_DIS,
        Help "Enable/disable internal graphics."
    Combo $gPlatformFspPkgTokenSpaceGuid_ApertureSize, "Aperture Size", &gPlatformFspPkgTokenSpaceGuid_ApertureSize,
        Help "Select the Aperture Size."
    EditNum $gPlatformFspPkgTokenSpaceGuid_HgDelayAfterPwrEn, "HG dGPU Power Delay", HEX,
        Help "HG dGPU delay interval after power enabling: 0=Minimal, 1000=Maximum, default is 300=300 microseconds"
             "Valid range: 0x00 ~ 0x3E8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_HgDelayAfterHoldReset, "HG dGPU Reset Delay", HEX,
        Help "HG dGPU delay interval for Reset complete: 0=Minimal, 1000=Maximum, default is 100=100 microseconds"
             "Valid range: 0x00 ~ 0x3E8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_MmioSizeAdjustment, "MMIO size adjustment for AUTO mode", HEX,
        Help "Positive number means increasing MMIO size, Negative value means decreasing MMIO size: 0 (Default)=no change to AUTO mode MMIO size"
             "Valid range: 0 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_InitPcieAspmAfterOprom, "PCIe ASPM programming will happen in relation to the Oprom", &gPlatformFspPkgTokenSpaceGuid_InitPcieAspmAfterOprom,
        Help "Select when PCIe ASPM programming will happen in relation to the Oprom. Before(0x0)(Default): Do PCIe ASPM programming before Oprom, After(0x1): Do PCIe ASPM programming after Oprom, requires an SMI handler to save/restore ASPM settings during S3 resume"
    Combo $gPlatformFspPkgTokenSpaceGuid_PrimaryDisplay, "Selection of the primary display device", &gPlatformFspPkgTokenSpaceGuid_PrimaryDisplay,
        Help "0=iGFX, 1=PEG, 2=PCIe Graphics on PCH, 3(Default)=AUTO, 4=Hybrid Graphics"
    Combo $gPlatformFspPkgTokenSpaceGuid_PsmiRegionSize, "Selection of PSMI Region size", &gPlatformFspPkgTokenSpaceGuid_PsmiRegionSize,
        Help "0=32MB, 1=288MB, 2=544MB, 3=800MB, 4=1024MB Default is 0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GmAdr, "Temporary MMIO address for GMADR", HEX,
        Help "The reference code will use this as Temporary MMIO address space to access GMADR Registers.Platform should provide conflict free Temporary MMIO Range: GmAdr to (GmAdr + ApertureSize). Default is (PciExpressBaseAddress - ApertureSize) to (PciExpressBaseAddress - 0x1) (Where ApertureSize = 256MB)"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GttMmAdr, "Temporary MMIO address for GTTMMADR", HEX,
        Help "The reference code will use this as Temporary MMIO address space to access GTTMMADR Registers.Platform should provide conflict free Temporary MMIO Range: GttMmAdr to (GttMmAdr + 2MB MMIO + 6MB Reserved + GttSize). Default is (GmAdr - (2MB MMIO + 6MB Reserved + GttSize)) to (GmAdr - 0x1) (Where GttSize = 8MB)"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_GttSize, "Selection of iGFX GTT Memory size", &gPlatformFspPkgTokenSpaceGuid_GttSize,
        Help "1=2MB, 2=4MB, 3=8MB, Default is 3"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcie0Rtd3Gpio, "Hybrid Graphics GPIO information for PEG 0", HEX,
        Help "Hybrid Graphics GPIO information for PEG 0, for Reset, power and wake GPIOs"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaOcSupport, "Enable/Disable SA OcSupport", &EN_DIS,
        Help "Enable: Enable SA OcSupport, Disable(Default): Disable SA OcSupport"
    Combo $gPlatformFspPkgTokenSpaceGuid_GtVoltageMode, "GT slice Voltage Mode", &gPlatformFspPkgTokenSpaceGuid_GtVoltageMode,
        Help "0(Default): Adaptive, 1: Override"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GtMaxOcRatio, "Maximum GTs turbo ratio override", HEX,
        Help "0(Default)=Minimal/Auto, 60=Maximum"
             "Valid range: 0x00 ~ 0x3C"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GtVoltageOffset, "The voltage offset applied to GT slice", HEX,
        Help "0(Default)=Minimal, 1000=Maximum"
             "Valid range: 0x00 ~ 0x3E8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GtVoltageOverride, "The GT slice voltage override which is applied to the entire range of GT frequencies", HEX,
        Help "0(Default)=Minimal, 2000=Maximum"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GtExtraTurboVoltage, "adaptive voltage applied during turbo frequencies", HEX,
        Help "0(Default)=Minimal, 2000=Maximum"
             "Valid range: 0x00 ~ 0x7D0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaVoltageOffset, "voltage offset applied to the SA", HEX,
        Help "0(Default)=Minimal, 1000=Maximum"
             "Valid range: 0x00 ~ 0x3E8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RootPortIndex, "PCIe root port Function number for Hybrid Graphics dGPU", HEX,
        Help "Root port Index number to indicate which PCIe root port has dGPU"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaIpuEnable, "Enable/Disable SA IPU", &EN_DIS,
        Help "Enable(Default): Enable SA IPU, Disable: Disable SA IPU"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaIpuImrConfiguration, "IPU IMR Configuration", &gPlatformFspPkgTokenSpaceGuid_SaIpuImrConfiguration,
        Help "0:IPU Camera, 1:IPU Gen Default is 0"
    Combo $gPlatformFspPkgTokenSpaceGuid_ImguClkOutEn, "IMGU CLKOUT Configuration", &EN_DIS,
        Help "The configuration of IMGU CLKOUT, 0: Disable;<b>1: Enable</b>."
    Combo $gPlatformFspPkgTokenSpaceGuid_SaIpuFusaConfigEnable, "IPU FUSA Configuration", &gPlatformFspPkgTokenSpaceGuid_SaIpuFusaConfigEnable,
        Help "0:FUSA Disable, 1:FUSA Enable Default is 0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpEnableMask, "Enable PCIE RP Mask", HEX,
        Help "Enable/disable PCIE Root Ports. 0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on."
             "Valid range: 0x00 ~ 0x00FFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLinkDownGpios, "Assertion on Link Down GPIOs", &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLinkDownGpios,
        Help "GPIO Assertion on Link Down. Disabled(0x0)(Default): Disable assertion on Link Down GPIOs, Enabled(0x1): Enable assertion on Link Down GPIOs"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpClockReqMsgEnable, "Enable ClockReq Messaging ", &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpClockReqMsgEnable,
        Help "ClockReq Messaging. Disabled(0x0): Disable ClockReq Messaging, Enabled(0x1)(Default): Enable ClockReq Messaging"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPcieSpeed, "PCIE RP Pcie Speed", HEX,
        Help "Determines each PCIE Port speed capability. 0: Auto; 1: Gen1; 2: Gen2; 3: Gen3; 4: Gen4 (see: CPU_PCIE_SPEED)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_GtPsmiSupport, "Selection of PSMI Support On/Off", &EN_DIS,
        Help "0(Default) = FALSE, 1 = TRUE. When TRUE, it will allow the PSMI Support"
    Combo $gPlatformFspPkgTokenSpaceGuid_DismSize, "Selection of DiSM Region Size", &gPlatformFspPkgTokenSpaceGuid_DismSize,
        Help "DiSM Size to be allocated for 2LM Sku Default is 0"
    Combo $gPlatformFspPkgTokenSpaceGuid_PramSize, "Pram Size", &gPlatformFspPkgTokenSpaceGuid_PramSize,
        Help "Persisted Ram Size. Default is Disabled"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaPreMemProductionRsvd, "SaPreMemProductionRsvd", &EN_DIS,
        Help "Reserved for SA Pre-Mem Production"
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiMaxLinkSpeed, "DMI Max Link Speed", &gPlatformFspPkgTokenSpaceGuid_DmiMaxLinkSpeed,
        Help "Auto (Default)(0x0): Maximum possible link speed, Gen1(0x1): Limit Link to Gen1 Speed, Gen2(0x2): Limit Link to Gen2 Speed, Gen3(0x3):Limit Link to Gen3 Speed"
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh2Enable, "DMI Equalization Phase 2", &gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh2Enable,
        Help "DMI Equalization Phase 2. (0x0): Disable phase 2, (0x1): Enable phase 2, (0x2)(Default): AUTO - Use the current default method"
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh3Method, "DMI Gen3 Equalization Phase3", &gPlatformFspPkgTokenSpaceGuid_DmiGen3EqPh3Method,
        Help "DMI Gen3 Equalization Phase3. Auto(0x0)(Default): Use the current default method, HwEq(0x1): Use Adaptive Hardware Equalization, SwEq(0x2): Use Adaptive Software Equalization (Implemented in BIOS Reference Code), Static(0x3): Use the Static EQs provided in DmiGen3EndPointPreset array for Phase1 AND Phase3 (Instead of just Phase1), Disabled(0x4): Bypass Equalization Phase 3"
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiGen3ProgramStaticEq, "Enable/Disable DMI GEN3 Static EQ Phase1 programming", &EN_DIS,
        Help "Program DMI Gen3 EQ Phase1 Static Presets. Disabled(0x0): Disable EQ Phase1 Static Presets Programming, Enabled(0x1)(Default): Enable  EQ Phase1 Static Presets Programming"
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiDeEmphasis, "DeEmphasis control for DMI", &gPlatformFspPkgTokenSpaceGuid_DmiDeEmphasis,
        Help "DeEmphasis control for DMI. 0=-6dB, 1(Default)=-3.5 dB"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DmiGen3RootPortPreset, "DMI Gen3 Root port preset values per lane", HEX,
        Help "Used for programming DMI Gen3 preset values per lane. Range: 0-9, 8 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DmiGen3EndPointPreset, "DMI Gen3 End port preset values per lane", HEX,
        Help "Used for programming DMI Gen3 preset values per lane. Range: 0-9, 7 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DmiGen3EndPointHint, "DMI Gen3 End port Hint values per lane", HEX,
        Help "Used for programming DMI Gen3 Hint values per lane. Range: 0-6, 2 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_DmiGen3RxCtlePeaking, "DMI Gen3 RxCTLEp per-Bundle control", HEX,
        Help "Range: 0-15, 0 is default for each bundle, must be specified based upon platform design"
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GtPllVoltageOffset, "GT PLL voltage offset", HEX,
        Help "Core PLL voltage offset. <b>0: No offset</b>. Range 0-63"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_RingPllVoltageOffset, "Ring PLL voltage offset", HEX,
        Help "Core PLL voltage offset. <b>0: No offset</b>. Range 0-63"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPllVoltageOffset, "System Agent PLL voltage offset", HEX,
        Help "Core PLL voltage offset. <b>0: No offset</b>. Range 0-63"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_McPllVoltageOffset, "Memory Controller PLL voltage offset", HEX,
        Help "Core PLL voltage offset. <b>0: No offset</b>. Range 0-63"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie0En, "TCSS Thunderbolt PCIE Root Port 0 Enable", HEX,
        Help "Set TCSS Thunderbolt PCIE Root Port 0. 0:Disabled  1:Enabled"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie1En, "TCSS Thunderbolt PCIE Root Port 1 Enable", HEX,
        Help "Set TCSS Thunderbolt PCIE Root Port 1. 0:Disabled  1:Enabled"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie2En, "TCSS Thunderbolt PCIE Root Port 2 Enable", HEX,
        Help "Set TCSS Thunderbolt PCIE Root Port 2. 0:Disabled  1:Enabled"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssItbtPcie3En, "TCSS Thunderbolt PCIE Root Port 3 Enable", HEX,
        Help "Set TCSS Thunderbolt PCIE Root Port 3. 0:Disabled  1:Enabled"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssXhciEn, "TCSS USB HOST (xHCI) Enable", HEX,
        Help "Set TCSS XHCI. 0:Disabled  1:Enabled - Must be enabled if xDCI is enabled below"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssXdciEn, "TCSS USB DEVICE (xDCI) Enable", HEX,
        Help "Set TCSS XDCI. 0:Disabled  1:Enabled - xHCI must be enabled if xDCI is enabled"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssDma0En, "TCSS DMA0 Enable", HEX,
        Help "Set TCSS DMA0. 0:Disabled  1:Enabled"
             "Valid range: 0x00 ~ 0x3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssDma1En, "TCSS DMA1 Enable", HEX,
        Help "Set TCSS DMA1. 0:Disabled  1:Enabled"
             "Valid range: 0x00 ~ 0x3F"
    Combo $gPlatformFspPkgTokenSpaceGuid_CridEnable, "Enable/Disable SA CRID", &EN_DIS,
        Help "Enable: SA CRID, Disable (Default): SA CRID"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieImrSize, "Size of PCIe IMR.", HEX,
        Help "Size of PCIe IMR in megabytes"
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieImrEnabled, "Enable PCIe IMR", &EN_DIS,
        Help "0: Disable(AUTO), 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieImrRpLocation, "Enable PCIe IMR", &EN_DIS,
        Help "1: PCH PCIE, 2: SA PCIE. If PCIeImrEnabled is TRUE then this will use to select the Root port location from PCH PCIe or SA PCIe"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieImrRpSelection, "Root port number for IMR.", HEX,
        Help "Root port number for IMR.If PCieImrRpLocation is PCH PCIe then select root port from 0 to 23 and if it is SA PCIe then select root port from 0 to 3"
             "Valid range: 0x00 ~ 0x17"
    Combo $gPlatformFspPkgTokenSpaceGuid_Peg3Aspm, "PCIe ASPM programming will happen in relation to the Oprom", &gPlatformFspPkgTokenSpaceGuid_Peg3Aspm,
        Help "This option is specifically needed for ASPM configuration in 2LM feature"
    Combo $gPlatformFspPkgTokenSpaceGuid_SkipExtGfxScan, "Skip external display device scanning", &EN_DIS,
        Help "Enable: Do not scan for external display device, Disable (Default): Scan external display devices"
    Combo $gPlatformFspPkgTokenSpaceGuid_ScanExtGfxForLegacyOpRom, "Detect External Graphics device for LegacyOpROM", &EN_DIS,
        Help "Detect and report if external graphics device only support LegacyOpROM or not (to support CSM auto-enable). Enable(Default)=1, Disable=0"
    Combo $gPlatformFspPkgTokenSpaceGuid_LockPTMregs, "Lock PCU Thermal Management registers", &EN_DIS,
        Help "Lock PCU Thermal Management registers. Enable(Default)=1, Disable=0"
    Combo $gPlatformFspPkgTokenSpaceGuid_PegGen3Rsvd, "Rsvd", &EN_DIS,
        Help "Disable(0x0)(Default): Normal Operation - RxCTLE adaptive behavior enabled, Enable(0x1): Override RxCTLE - Disable RxCTLE adaptive behavior to keep the configured RxCTLE peak values unmodified"
    Combo $gPlatformFspPkgTokenSpaceGuid_PanelPowerEnable, "Panel Power Enable", &EN_DIS,
        Help "Control for enabling/disabling VDD force bit (Required only for early enabling of eDP panel). 0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaPreMemTestRsvd, "SaPreMemTestRsvd", &EN_DIS,
        Help "Reserved for SA Pre-Mem Test"
EndPage

Page "System Agent(PostMem)"
    EditNum $gPlatformFspPkgTokenSpaceGuid_LogoPtr, "Logo Pointer", HEX,
        Help "Points to PEI Display Logo Image"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_LogoSize, "Logo Size", HEX,
        Help "Size of PEI Display Logo Image"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_BltBufferAddress, "Blt Buffer Address", HEX,
        Help "Address of Blt buffer"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_BltBufferSize, "Blt Buffer Size", HEX,
        Help "Size of Blt Buffer, is equal to PixelWidth * PixelHeight * 4 bytes (the size of EFI_GRAPHICS_OUTPUT_BLT_PIXEL)"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GraphicsConfigPtr, "Graphics Configuration Ptr", HEX,
        Help "Points to VBT"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_Device4Enable, "Enable Device 4", &EN_DIS,
        Help "Enable/disable Device 4"
    Combo $gPlatformFspPkgTokenSpaceGuid_PavpEnable, "Enable/Disable PavpEnable", &EN_DIS,
        Help "Enable(Default): Enable PavpEnable, Disable: Disable PavpEnable"
    Combo $gPlatformFspPkgTokenSpaceGuid_CdClock, "CdClock Frequency selection", &gPlatformFspPkgTokenSpaceGuid_CdClock,
        Help "0 (Default) Auto (Max based on reference clock frequency), 0: 172.8 Mhz, 1: 307.2, 2: 312 Mhz, 3: 552 Mhz, 4: 556.8 Mhz, 5: 648 Mhz, 6: 652.8 Mhz"
    Combo $gPlatformFspPkgTokenSpaceGuid_PeiGraphicsPeimInit, "Enable/Disable PeiGraphicsPeimInit", &EN_DIS,
        Help "Enable(Default): Enable PeiGraphicsPeimInit, Disable: Disable PeiGraphicsPeimInit"
    Combo $gPlatformFspPkgTokenSpaceGuid_D3HotEnable, "Enable D3 Hot in TCSS ", &EN_DIS,
        Help "This policy will enable/disable D3 hot support in IOM"
    Combo $gPlatformFspPkgTokenSpaceGuid_GnaEnable, "Enable or disable GNA device", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortAConfig, "Enable or disable HPD of DDI port-A device", &gPlatformFspPkgTokenSpaceGuid_DdiPortAConfig,
        Help "0=Disabled,1(Default)=eDP, 2=MIPI DSI, "
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortBConfig, "Enable or disable HPD of DDI port-B device", &gPlatformFspPkgTokenSpaceGuid_DdiPortBConfig,
        Help "1(Default)=DP, 2=MIPI DSI, 3=HDMI"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortCConfig, "Enable or disable HPD of DDI port-C device", &gPlatformFspPkgTokenSpaceGuid_DdiPortCConfig,
        Help "1(Default)= HDMI, 2=DP"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortAHpd, "Enable or disable HPD of DDI port A", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortBHpd, "Enable or disable HPD of DDI port B", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortCHpd, "Enable or disable HPD of DDI port C", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort1Hpd, "Enable or disable HPD of DDI port 1", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort2Hpd, "Enable or disable HPD of DDI port 2", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort3Hpd, "Enable or disable HPD of DDI port 3", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort4Hpd, "Enable or disable HPD of DDI port 4", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortADdc, "Enable or disable DDC of DDI port A", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortBDdc, "Enable or disable DDC of DDI port B", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPortCDdc, "Enable or disable DDC of DDI port C", &EN_DIS,
        Help "0=Disable, 1(Default)=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort1Ddc, "Enable DDC setting of DDI Port 1", &gPlatformFspPkgTokenSpaceGuid_DdiPort1Ddc,
        Help "0=Disable, 1=DDC(Default)"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort2Ddc, "Enable DDC setting of DDI Port 2", &gPlatformFspPkgTokenSpaceGuid_DdiPort2Ddc,
        Help "0=Disable, 1=DDC(Default)"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort3Ddc, "Enable DDC setting of DDI Port 3", &gPlatformFspPkgTokenSpaceGuid_DdiPort3Ddc,
        Help "0=Disable, 1=DDC(Default)"
    Combo $gPlatformFspPkgTokenSpaceGuid_DdiPort4Ddc, "Enable DDC setting of DDI Port 4", &gPlatformFspPkgTokenSpaceGuid_DdiPort4Ddc,
        Help "0=Disable, 1=DDC(Default)"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IomTypeCPortPadCfg, "TypeC port GPIO setting", HEX,
        Help "GPIO Ping number for Type C Aux Oritation setting, use the GpioPad that is defined in GpioPinsXXXH.h and GpioPinsXXXLp.h as argument.(XXX is platform name, Ex: Ehl = ElkhartLake)"
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuUsb3OverCurrentPin, "CPU USB3 Port Over Current Pin", HEX,
        Help "Describe the specific over current pin number of USBC Port N."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_D3ColdEnable, "Enable D3 Cold in TCSS ", &EN_DIS,
        Help "This policy will enable/disable D3 cold support in IOM"
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdEnable, "Enable VMD controller", &EN_DIS,
        Help "Enable/disable to VMD controller.0: Disable(Default); 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdPortA, "Enable VMD portA Support", &EN_DIS,
        Help "Enable/disable to VMD portA Support."
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdPortB, "Enable VMD portB Support", &EN_DIS,
        Help "Enable/disable to VMD portB Support."
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdPortC, "Enable VMD portC Support", &EN_DIS,
        Help "Enable/disable to VMD portC Support."
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdPortD, "Enable VMD portD Support", &EN_DIS,
        Help "Enable/disable to VMD portD Support."
    EditNum $gPlatformFspPkgTokenSpaceGuid_VmdCfgBarSz, "VMD Config Bar size", DEC,
        Help "Set The VMD Config Bar Size."
             "Valid range: 20 ~ 28"
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdCfgBarAttr, "VMD Config Bar Attributes", &gPlatformFspPkgTokenSpaceGuid_VmdCfgBarAttr,
        Help "0: VMD_32BIT_NONPREFETCH, 1: VMD_64BIT_NONPREFETCH, 2: VMD_64BIT_PREFETCH(Default)"
    EditNum $gPlatformFspPkgTokenSpaceGuid_VmdMemBarSz1, "VMD Mem Bar1 size", DEC,
        Help "Set The VMD Mem Bar1 Size."
             "Valid range: 12 ~ 47"
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdMemBar1Attr, "VMD Mem Bar1 Attributes", &gPlatformFspPkgTokenSpaceGuid_VmdMemBar1Attr,
        Help "0: VMD_32BIT_NONPREFETCH(Default), 1: VMD_64BIT_NONPREFETCH, 2: VMD_64BIT_PREFETCH"
    EditNum $gPlatformFspPkgTokenSpaceGuid_VmdMemBarSz2, "VMD Mem Bar2 size", DEC,
        Help "Set The VMD Mem Bar2 Size."
             "Valid range: 12 ~ 47"
    Combo $gPlatformFspPkgTokenSpaceGuid_VmdMemBar2Attr, "VMD Mem Bar2 Attributes", &gPlatformFspPkgTokenSpaceGuid_VmdMemBar2Attr,
        Help "0: VMD_32BIT_NONPREFETCH, 1: VMD_64BIT_NONPREFETCH(Default), 2: VMD_64BIT_PREFETCH"
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcPdEnable, "Enable/Disable PMC-PD Solution ", &EN_DIS,
        Help "This policy will enable/disable PMC-PD Solution vs EC-TCPC Solution"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssAuxOri, "TCSS Aux Orientation Override Enable", HEX,
        Help "Bits 0, 2, ... 10 control override enables, bits 1, 3, ... 11 control overrides"
             "Valid range: 0x0 ~ 0x0FFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcssHslOri, "TCSS HSL Orientation Override Enable", HEX,
        Help "Bits 0, 2, ... 10 control override enables, bits 1, 3, ... 11 control overrides"
             "Valid range: 0x0 ~ 0x0FFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_UsbOverride, "USB override in IOM ", &EN_DIS,
        Help "This policy will enable/disable USB Connect override in IOM"
    EditNum $gPlatformFspPkgTokenSpaceGuid_UsbTcPortEn, "TCSS USB Port Enable", HEX,
        Help "Bits 0, 1, ... max Type C port control enables"
             "Valid range: 0x0 ~ 0x000F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ITbtPcieRootPortEn, "ITBT Root Port Enable", HEX,
        Help "ITBT Root Port Enable, 0:Disable, 1:Enable"
             "Valid range: 0x00 ~ 0xFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ITbtForcePowerOnTimeoutInMs, "ITBTForcePowerOn Timeout value", HEX,
        Help "ITBTForcePowerOn value. Specified increment values in miliseconds. Range is 0-1000. 100 = 100 ms."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ITbtConnectTopologyTimeoutInMs, "ITbtConnectTopology Timeout value", HEX,
        Help "ITbtConnectTopologyTimeout value. Specified increment values in miliseconds. Range is 0-10000. 100 = 100 ms."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_VccSt, "VCCST request for IOM ", &EN_DIS,
        Help "This policy will enable/disable VCCST and also decides if message would be replayed in S4/S5"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ITbtDmaLtr, "ITBT DMA LTR", HEX,
        Help "TCSS DMA1, DMA2 LTR value"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SendEcCmd, "SendEcCmd", HEX,
        Help "SendEcCmd function pointer. \n @code typedef EFI_STATUS (EFIAPI *PLATFORM_SEND_EC_COMMAND) (IN EC_COMMAND_TYPE  EcCmdType, IN UINT8  EcCmd, IN UINT8  SendData, IN OUT UINT8  *ReceiveData); @endcode"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EcCmdProvisionEav, "EcCmdProvisionEav", HEX,
        Help "Ephemeral Authorization Value default values. Provisions an ephemeral shared secret to the EC"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EcCmdLock, "EcCmdLock", HEX,
        Help "EcCmdLock default values. Locks Ephemeral Authorization Value sent previously"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SiCsmFlag, "Si Config CSM Flag.", &EN_DIS,
        Help "Platform specific common policies that used by several silicon components. CSM status flag."
    Combo $gPlatformFspPkgTokenSpaceGuid_SiSkipSsidProgramming, "Skip Ssid Programming.", &EN_DIS,
        Help "When set to TRUE, silicon code will not do any SSID programming and platform code needs to handle that by itself properly."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SiCustomizedSvid, "Change Default SVID", HEX,
        Help "Change the default SVID used in FSP to programming internal devices. This is only valid when SkipSsidProgramming is FALSE."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SiCustomizedSsid, "Change Default SSID", HEX,
        Help "Change the default SSID used in FSP to programming internal devices. This is only valid when SkipSsidProgramming is FALSE."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SiSsidTablePtr, "SVID SDID table Poniter.", HEX,
        Help "The address of the table of SVID SDID to customize each SVID SDID entry. This is only valid when SkipSsidProgramming is FALSE."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SiNumberOfSsidTableEntry, "Number of ssid table.", HEX,
        Help "SiNumberOfSsidTableEntry should match the table entries created in SiSsidTablePtr. This is only valid when SkipSsidProgramming is FALSE."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstInterrupt, "SATA RST Interrupt Mode", &gPlatformFspPkgTokenSpaceGuid_SataRstInterrupt,
        Help "Allowes to choose which interrupts will be implemented by SATA controller in RAID mode."
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieEqPh3LaneParamCm, "PCIE Eq Ph3 Lane Param Cm", HEX,
        Help "CPU_PCIE_EQ_LANE_PARAM. Coefficient C-1."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieEqPh3LaneParamCp, "PCIE Eq Ph3 Lane Param Cp", HEX,
        Help "CPU_PCIE_EQ_LANE_PARAM. Coefficient C+1."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen3CoeffListCm, "PCIE Hw Eq Gen3 CoeffList Cm", HEX,
        Help "CPU_PCIE_EQ_PARAM. Coefficient C-1."
             "Valid range: 0x00 ~ 0xFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen3CoeffListCp, "PCIE Hw Eq Gen3 CoeffList Cp", HEX,
        Help "CPU_PCIE_EQ_PARAM. Coefficient C+1."
             "Valid range: 0x00 ~ 0xFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen4CoeffListCm, "PCIE Hw Eq Gen4 CoeffList Cm", HEX,
        Help "CPU_PCIE_EQ_PARAM. Coefficient C-1."
             "Valid range: 0x00 ~ 0xFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieHwEqGen4CoeffListCp, "PCIE Hw Eq Gen4 CoeffList Cp", HEX,
        Help "CPU_PCIE_EQ_PARAM. Coefficient C+1."
             "Valid range: 0x00 ~ 0xFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3RootPortPreset, "Gen3 Root port preset values per lane", HEX,
        Help "Used for programming Pcie Gen3 preset values per lane. Range: 0-9, 8 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4RootPortPreset, "Pcie Gen4 Root port preset values per lane", HEX,
        Help "Used for programming Pcie Gen4 preset values per lane. Range: 0-9, 8 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3EndPointPreset, "Pcie Gen3 End port preset values per lane", HEX,
        Help "Used for programming Pcie Gen3 preset values per lane. Range: 0-9, 7 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4EndPointPreset, "Pcie Gen4 End port preset values per lane", HEX,
        Help "Used for programming Pcie Gen4 preset values per lane. Range: 0-9, 7 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3EndPointHint, "Pcie Gen3 End port Hint values per lane", HEX,
        Help "Used for programming Pcie Gen3 Hint values per lane. Range: 0-6, 2 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4EndPointHint, "Pcie Gen4 End port Hint values per lane", HEX,
        Help "Used for programming Pcie Gen4 Hint values per lane. Range: 0-6, 2 is default for each lane"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieSkipCpuFiaProgramming, "Skip Cpu Fia Programming", &EN_DIS,
        Help "Skip Fia configuration and lock if enable. 0: Disable; 1: Enable."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieDisableRootPortClockGating, "PCIE Disable RootPort Clock Gating", &EN_DIS,
        Help "Describes whether the PCI Express Clock Gating for each root port is enabled by platform modules. 0: Disable; 1: Enable."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieDisableRootPortPowerGating, "PCIE Disable RootPort Power Gating", &EN_DIS,
        Help "Describes whether the PCI Express Power Gating for each root port is enabled by platform modules. 0: Disable; 1: Enable."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieComplianceTestMode, "PCIE Compliance Test Mode", &EN_DIS,
        Help "Compliance Test Mode shall be enabled when using Compliance Load Board."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieSetSecuredRegisterLock, "PCIE Secure Register Lock", &EN_DIS,
        Help "Describes whether Secure Register Lock is enaled or disabled. When it will be enbaled, load CpuPcieRpSetSecuredRegisterLock recipe. 0: Disable(Default); 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieEnablePeerMemoryWrite, "PCIE Enable Peer Memory Write", &EN_DIS,
        Help "This member describes whether Peer Memory Writes are enabled on the platform."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpFunctionSwap, "PCIE Rp Function Swap", &EN_DIS,
        Help "Allows BIOS to use root port function number swapping when root port of function 0 is disabled."
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieDeviceOverrideTablePtr, "Pch PCIE device override table pointer", HEX,
        Help "The PCIe device table is being used to override PCIe device ASPM settings. This is a pointer points to a 32bit address. And it's only used in PostMem phase. Please refer to CPU_PCIE_DEVICE_OVERRIDE structure for the table. Last entry VendorId must be 0."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpHotPlug, "Enable PCIE RP HotPlug", HEX,
        Help "Indicate whether the root port is hot plug available."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPmSci, "Enable PCIE RP Pm Sci", HEX,
        Help "Indicate whether the root port power manager SCI is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpTransmitterHalfSwing, "Enable PCIE RP Transmitter Half Swing", HEX,
        Help "Indicate whether the Transmitter Half Swing is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpAcsEnabled, "PCIE RP Access Control Services Extended Capability", HEX,
        Help "Enable/Disable PCIE RP Access Control Services Extended Capability"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpEnableCpm, "PCIE RP Clock Power Management", HEX,
        Help "Enable/Disable PCIE RP Clock Power Management, even if disabled, CLKREQ# signal can still be controlled by L1 PM substates mechanism"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpAdvancedErrorReporting, "PCIE RP Advanced Error Report", HEX,
        Help "Indicate whether the Advanced Error Reporting is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpUnsupportedRequestReport, "PCIE RP Unsupported Request Report", HEX,
        Help "Indicate whether the Unsupported Request Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpFatalErrorReport, "PCIE RP Fatal Error Report", HEX,
        Help "Indicate whether the Fatal Error Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNoFatalErrorReport, "PCIE RP No Fatal Error Report", HEX,
        Help "Indicate whether the No Fatal Error Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpCorrectableErrorReport, "PCIE RP Correctable Error Report", HEX,
        Help "Indicate whether the Correctable Error Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSystemErrorOnFatalError, "PCIE RP System Error On Fatal Error", HEX,
        Help "Indicate whether the System Error on Fatal Error is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSystemErrorOnNonFatalError, "PCIE RP System Error On Non Fatal Error", HEX,
        Help "Indicate whether the System Error on Non Fatal Error is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSystemErrorOnCorrectableError, "PCIE RP System Error On Correctable Error", HEX,
        Help "Indicate whether the System Error on Correctable Error is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpMaxPayload, "PCIE RP Max Payload", HEX,
        Help "Max Payload Size supported, Default 128B, see enum PCH_PCIE_MAX_PAYLOAD."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpDpcEnabled, "DPC for PCIE RP Mask", HEX,
        Help "Enable/disable Downstream Port Containment for PCIE Root Ports. 0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on."
             "Valid range: 0x00 ~ 0x00FFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpDpcExtensionsEnabled, "DPC Extensions PCIE RP Mask", HEX,
        Help "Enable/disable DPC Extensions for PCIE Root Ports. 0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on."
             "Valid range: 0x00 ~ 0x00FFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSlotImplemented, "PCH PCIe root port connection type", HEX,
        Help "0: built-in device, 1:slot"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh3Method, "PCIE RP Gen3 Equalization Phase Method", HEX,
        Help "PCIe Gen3 Eq Ph3 Method (see CPU_PCIE_EQ_METHOD). 0: DEPRECATED, hardware equalization; 1: hardware equalization; 4: Fixed Coeficients."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh3Method, "PCIE RP Gen4 Equalization Phase Method", HEX,
        Help "PCIe Gen4 Eq Ph3 Method (see CPU_PCIE_EQ_METHOD). 0: DEPRECATED, hardware equalization; 1: hardware equalization; 4: Fixed Coeficients."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh3Enable, "Phase3 RP Gen3 EQ enable", &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh3Enable,
        Help "Phase3 Gen3 EQ enable. Disabled(0x0): Disable phase 3, Enabled(0x1): Enable phase 3, Auto(0x2)(Default): Use the current default method"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh3Enable, "Phase3 RP Gen4 EQ enable", &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh3Enable,
        Help "Phase3 Gen4 EQ enable. Disabled(0x0): Disable phase 3, Enabled(0x1): Enable phase 3, Auto(0x2)(Default): Use the current default method"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh23Enable, "Phase2-3 RP Gen3 EQ enable", &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3EqPh23Enable,
        Help "Phase2-3 Gen3 EQ enable. Disabled(0x0): Disable Phase2-3, Enabled(0x1): Enable Phase2-3, Auto(0x2)(Default): Use the current default method"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh23Enable, "Phase2-3 RP Gen4 EQ enable", &gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4EqPh23Enable,
        Help "Phase2-3 Gen4 EQ enable. Disabled(0x0): Disable Phase2-3, Enabled(0x1): Enable Phase2-3, Auto(0x2)(Default): Use the current default method"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPciePcetTimer, "PCET Timer", HEX,
        Help "Preset/Coefficient Evaluation Timeout. See CPU_PCIE_PCET. Default is 0x4"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Gen3CpuPciePresetCoeffList, "Gen3 Preset/Coeffiecient List Count", HEX,
        Help "Select Gen3 Hardware Autonomous Preset/Coefficient Count. See Gen3 CPU_PCIE_PRESETCOEFF_LIST. Default is 0x3"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Gen4CpuPciePresetCoeffList, "Gen4 Preset/Coeffiecient List Count", HEX,
        Help "Select Gen4 Hardware Autonomous Preset/Coefficient Count. See CPU_PCIE_PRESETCOEFF_LIST. Default is 0x3"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPciePx8gtswlpce, "Presets/Coefficients Evaluation for Gen3", HEX,
        Help "8.0GT/s Training Sequence Wait Latency For Presets/Coefficients Evaluation. See CPU_PCIE_PX8GTSWLPCE. Default is 0x3"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPciePx16gtswlpce, "Presets/Coefficients Evaluation for Gen4", HEX,
        Help "16.0GT/s Training Sequence Wait Latency For Presets/Coefficients Evaluation. See CPU_PCIE_PX16GTSWLPCE. Default is 0x4"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPhysicalSlotNumber, "PCIE RP Physical Slot Number", HEX,
        Help "Indicates the slot number for the root port. Default is the value as root port index."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpAspm, "PCIE RP Aspm", HEX,
        Help "The ASPM configuration of the root port (see: CPU_PCIE_ASPM_CONTROL). Default is CpuPcieAspmAutoConfig."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpL1Substates, "PCIE RP L1 Substates", HEX,
        Help "The L1 Substates configuration of the root port (see: CPU_PCIE_L1SUBSTATES_CONTROL). Default is CpuPcieL1SubstatesDisabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrEnable, "PCIE RP Ltr Enable", HEX,
        Help "Latency Tolerance Reporting Mechanism."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrConfigLock, "PCIE RP Ltr Config Lock", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpPtmEnabled, "PTM for PCIE RP Mask", HEX,
        Help "Enable/disable Precision Time Measurement for PCIE Root Ports. 0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on."
             "Valid range: 0x00 ~ 0x00FFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpDetectTimeoutMs, "PCIE RP Detect Timeout Ms", HEX,
        Help "The number of milliseconds within 0~65535 in reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpVcEnabled, "VC for PCIE RP Mask", HEX,
        Help "Enable/disable Virtual Channel for PCIE Root Ports. 0: disable, 1: enable. One bit for each port, bit0 for port1, bit1 for port2, and so on."
             "Valid range: 0x00 ~ 0x00FFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_GtClosEnable, "Force GT CLOS on LLC for Real Time Performance", &EN_DIS,
        Help "0(Default)=Disable, 1=Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_SkipPamLock, "Skip PAM regsiter lock", &EN_DIS,
        Help "Enable: PAM register will not be locked by RC, platform code should lock it, Disable(Default): PAM registers will be locked by RC"
    Combo $gPlatformFspPkgTokenSpaceGuid_EdramTestMode, "EDRAM Test Mode", &gPlatformFspPkgTokenSpaceGuid_EdramTestMode,
        Help "Enable: PAM register will not be locked by RC, platform code should lock it, Disable(Default): PAM registers will be locked by RC"
    Combo $gPlatformFspPkgTokenSpaceGuid_RenderStandby, "Enable/Disable IGFX RenderStandby", &EN_DIS,
        Help "Enable(Default): Enable IGFX RenderStandby, Disable: Disable IGFX RenderStandby"
    Combo $gPlatformFspPkgTokenSpaceGuid_PmSupport, "Enable/Disable IGFX PmSupport", &EN_DIS,
        Help "Enable(Default): Enable IGFX PmSupport, Disable: Disable IGFX PmSupport"
    Combo $gPlatformFspPkgTokenSpaceGuid_CdynmaxClampEnable, "Enable/Disable CdynmaxClamp", &EN_DIS,
        Help "Enable: Enable CdynmaxClamp, Disable(Default): Disable CdynmaxClamp"
    Combo $gPlatformFspPkgTokenSpaceGuid_GtFreqMax, "GT Frequency Limit", &gPlatformFspPkgTokenSpaceGuid_GtFreqMax,
        Help "0xFF: Auto(Default), 2: 100 Mhz, 3: 150 Mhz, 4: 200 Mhz, 5: 250 Mhz, 6: 300 Mhz, 7: 350 Mhz, 8: 400 Mhz, 9: 450 Mhz, 0xA: 500 Mhz, 0xB: 550 Mhz, 0xC: 600 Mhz, 0xD: 650 Mhz, 0xE: 700 Mhz, 0xF: 750 Mhz, 0x10: 800 Mhz, 0x11: 850 Mhz, 0x12:900 Mhz, 0x13: 950 Mhz, 0x14: 1000 Mhz, 0x15: 1050 Mhz, 0x16: 1100 Mhz, 0x17: 1150 Mhz, 0x18: 1200 Mhz"
    Combo $gPlatformFspPkgTokenSpaceGuid_DisableTurboGt, "Disable Turbo GT", &EN_DIS,
        Help " 0=Disable: GT frequency is not limited, 1=Enable: Disables Turbo GT frequency"
    Combo $gPlatformFspPkgTokenSpaceGuid_SkipCdClockInit, "Enable/Disable CdClock Init", &EN_DIS,
        Help "Enable: Skip Full CD clock initializaton, Disable(Default): Initialize the full CD clock if not initialized by Gfx PEIM"
    EditNum $gPlatformFspPkgTokenSpaceGuid_LogoPixelHeight, "LogoPixelHeight Address", HEX,
        Help "Address of LogoPixelHeight"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_LogoPixelWidth, "LogoPixelWidth Address", HEX,
        Help "Address of LogoPixelWidth"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SaPostMemTestRsvd, "SaPostMemTestRsvd", &EN_DIS,
        Help "Reserved for SA Post-Mem Test"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrMaxSnoopLatency, "PCIE RP Ltr Max Snoop Latency", HEX,
        Help "Latency Tolerance Reporting, Max Snoop Latency."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpLtrMaxNoSnoopLatency, "PCIE RP Ltr Max No Snoop Latency", HEX,
        Help "Latency Tolerance Reporting, Max Non-Snoop Latency."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSnoopLatencyOverrideMode, "PCIE RP Snoop Latency Override Mode", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Mode."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSnoopLatencyOverrideMultiplier, "PCIE RP Snoop Latency Override Multiplier", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Multiplier."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpSnoopLatencyOverrideValue, "PCIE RP Snoop Latency Override Value", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNonSnoopLatencyOverrideMode, "PCIE RP Non Snoop Latency Override Mode", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Mode."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNonSnoopLatencyOverrideMultiplier, "PCIE RP Non Snoop Latency Override Multiplier", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Multiplier."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpNonSnoopLatencyOverrideValue, "PCIE RP Non Snoop Latency Override Value", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3Uptp, "PCIE RP Upstream Port Transmiter Preset", HEX,
        Help "Used during Gen3 Link Equalization. Used for all lanes.  Default is 7."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen3Dptp, "PCIE RP Downstream Port Transmiter Preset", HEX,
        Help "Used during Gen3 Link Equalization. Used for all lanes.  Default is 7."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4Uptp, "PCIE RP Upstream Port Transmiter Preset", HEX,
        Help "Used during Gen3 Link Equalization. Used for all lanes.  Default is 7."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuPcieRpGen4Dptp, "PCIE RP Downstream Port Transmiter Preset", HEX,
        Help "Used during Gen3 Link Equalization. Used for all lanes.  Default is 7."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
EndPage

Page "PCH(PostMem)"
    Combo $gPlatformFspPkgTokenSpaceGuid_ScsEmmcEnabled, "Enable eMMC Controller", &EN_DIS,
        Help "Enable/disable eMMC Controller."
    Combo $gPlatformFspPkgTokenSpaceGuid_ScsEmmcHs400Enabled, "Enable eMMC HS400 Mode", &EN_DIS,
        Help "Enable eMMC HS400 Mode."
    Combo $gPlatformFspPkgTokenSpaceGuid_ScsEmmcDdr50Enabled, "Enable eMMC DDR50 Mode", &EN_DIS,
        Help "Enable eMMC DDR50 Mode."
    Combo $gPlatformFspPkgTokenSpaceGuid_EmmcUseCustomDlls, "Use DLL values from policy", &EN_DIS,
        Help "Set if FSP should use HS400 DLL values from policy"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcTxCmdDelayRegValue, "Emmc Tx CMD Delay control register value", HEX,
        Help "Please see Tx CMD Delay Control register definition for help"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcTxDataDelay1RegValue, "Emmc Tx DATA Delay control 1 register value", HEX,
        Help "Please see Tx DATA Delay control 1 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcTxDataDelay2RegValue, "Emmc Tx DATA Delay control 2 register value", HEX,
        Help "Please see Tx DATA Delay control 2 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcRxCmdDataDelay1RegValue, "Emmc Rx CMD + DATA Delay control 1 register value", HEX,
        Help "Please see Rx CMD + DATA Delay control 1 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcRxCmdDataDelay2RegValue, "Emmc Rx CMD + DATA Delay control 2 register value", HEX,
        Help "Please see Rx CMD + DATA Delay control 2 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcRxStrobeDelayRegValue, "Emmc Rx Strobe Delay control register value", HEX,
        Help "Please see Rx Strobe Delay control register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_ScsSdCardEnabled, "Enable SdCard Controller", &EN_DIS,
        Help "Enable/disable SD Card Controller."
    Combo $gPlatformFspPkgTokenSpaceGuid_SdCardPowerEnableActiveHigh, "SdCard power enable polarity", &gPlatformFspPkgTokenSpaceGuid_SdCardPowerEnableActiveHigh,
        Help "Choose SD_PWREN# polarity"
    Combo $gPlatformFspPkgTokenSpaceGuid_SdCardUseCustomDlls, "Use tuned DLL values from policy", &EN_DIS,
        Help "Set if FSP should use HS400 DLL values from policy"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardTxCmdDelayRegValue, "SdCard Tx CMD Delay control register value", HEX,
        Help "Please see Tx CMD Delay Control register definition for help"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardTxDataDelay1RegValue, "SdCard Tx DATA Delay control 1 register value", HEX,
        Help "Please see Tx DATA Delay control 1 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardTxDataDelay2RegValue, "SdCard Tx DATA Delay control 2 register value", HEX,
        Help "Please see Tx DATA Delay control 2 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardRxCmdDataDelay1RegValue, "SdCard Rx CMD + DATA Delay control 1 register value", HEX,
        Help "Please see Rx CMD + DATA Delay control 1 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardRxCmdDataDelay2RegValue, "SdCard Rx CMD + DATA Delay control 2 register value", HEX,
        Help "Please see Rx CMD + DATA Delay control 2 register definition for help"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioPrwEnBPinMux, "SdCard Power Enable Pin Mux", HEX,
        Help "Select Power Enable pin muxing. Refer to GPIO_*_MUXING_SDCARD_PWR_EN* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioPrwEnBPadTermination, "SdCard Power Enable Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCmdPinMux, "SdCard Command Pin Mux", HEX,
        Help "Select Command pin muxing. Refer to GPIO_*_MUXING_SDCARD_CMD* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCmdPadTermination, "SdCard Command Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioDataPinMux, "SdCard Data Pin Mux", HEX,
        Help "Select Data pin muxing. Refer to GPIO_*_MUXING_SDCARD_DATAx_* for possible values. One UINT32 for each data pin [0-4]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioDataPadTermination, "SdCard Data Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up. One byte for each data pin [0-4]"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCdbPinMux, "SdCard Cdb Pin Mux", HEX,
        Help "Select Cdb pin muxing. Refer to GPIO_*_MUXING_SDCARD_CDB* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioCdbPadTermination, "SdCard Cdb Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkPinMux, "SdCard Clock Pin Mux", HEX,
        Help "Select Clock pin muxing. Refer to GPIO_*_MUXING_SDCARD_CLK* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkPadTermination, "SdCard Clock Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioWpPinMux, "SdCard Wp PinMux", HEX,
        Help "Select Wp pin muxing. Refer to GPIO_*_MUXING_SDCARD_WP* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioWpPadTermination, "SdCard Wp Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkFbPinMux, "SdCard Clock Feedback Pin Mux", HEX,
        Help "Select  pin muxing. Refer to GPIO_*_MUXING_SDCARD_CLK_FB* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SdCardGpioClkFbPadTermination, "SdCard Clock Feedback Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioCmdPinMux, "Emmc Command Pin Mux", HEX,
        Help "Select  pin muxing. Refer to GPIO_*_MUXING_EMMC_CMD* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioCmdPadTermination, "Emmc Command Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioDataPinMux, "Emmc Data Pin Mux", HEX,
        Help "Select  pin muxing. Refer to GPIO_*_MUXING_EMMC_DATA_x* for possible values. One UINT32 for each data pin [0-8]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioDataPadTermination, "Emmc Data Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up. One byte for each data pin [0-8]"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioRclkPinMux, "Emmc Rclk PinMux", HEX,
        Help "Select Rclk pin muxing. Refer to GPIO_*_MUXING_EMMC_RCLK* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioRclkPadTermination, "Emmc Rclk Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioClkPinMux, "Emmc Clock Pin Mux", HEX,
        Help "Select Clock pin muxing. Refer to GPIO_*_MUXING_EMMC_CLK* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioClkPadTermination, "Emmc Clock Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioResetbPinMux, "Emmc Resetb PinMux", HEX,
        Help "Select Resetb pin muxing. Refer to GPIO_*_MUXING_EMMC_RESETB* for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioResetbPadTermination, "Emmc Resetb Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioHipMonPinMux, "Emmc HipMon PinMux", HEX,
        Help "Select HipMon pin muxing. Refer to GPIO_MUXING_EMMC_HIP_MON for possible values."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_EmmcGpioHipMonPadTermination, "Emmc HipMon Pad Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_ShowSpiController, "Show SPI controller", &EN_DIS,
        Help "Enable/disable to show SPI controller."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SiipRegionBase, "SiipRegionBase", HEX,
        Help "Memory Base of Siip Firmware"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SiipRegionSize, "SiipRegionSize", HEX,
        Help "Size of Siip Firmware"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IsiRegionBase, "IsiRegionBase", HEX,
        Help "Memory Base of Isi Config"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IsiRegionSize, "IsiRegionSize", HEX,
        Help "Size of Isi Config"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataSalpSupport, "Enable SATA SALP Support", &EN_DIS,
        Help "Enable/disable SATA Aggressive Link Power Management."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataPortMultiplier, "PCH Sata Port Multiplier", &EN_DIS,
        Help "Enable / Disable SATA Port Multiplier"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsEnable, "Enable SATA ports", HEX,
        Help "Enable/disable SATA ports. One byte for each port, byte0 for port0, byte1 for port1, and so on."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsDevSlp, "Enable SATA DEVSLP Feature", HEX,
        Help "Enable/disable SATA DEVSLP per port. 0 is disable, 1 is enable. One byte for each port, byte0 for port0, byte1 for port1, and so on."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PortUsb20Enable, "Enable USB2 ports", HEX,
        Help "Enable/disable per USB2 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_USB20Otg, "Select USB2 ports Operation Mode", HEX,
        Help "Selectively Enable USB2 Host/Device Mode. 1 is Device Mode, 2 is Host Mode. One byte for each port, byte0 for port0, byte1 for port1, and so on."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_USB30Otg, "Select USB3 ports Operation Mode", HEX,
        Help "Selectively Enable USB3 Host/Device Mode. 1 is Device Mode, 2 is Host Mode. One byte for each port, byte0 for port0, byte1 for port1, and so on."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PortUsb30Enable, "Enable USB3 ports", HEX,
        Help "Enable/disable per USB3 ports. One byte for each port, byte0 for port0, byte1 for port1, and so on."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_XdciEnable, "Enable xDCI controller", &EN_DIS,
        Help "Enable/disable to xDCI controller."
    EditNum $gPlatformFspPkgTokenSpaceGuid_DevIntConfigPtr, "Address of PCH_DEVICE_INTERRUPT_CONFIG table.", HEX,
        Help "The address of the table of PCH_DEVICE_INTERRUPT_CONFIG."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_NumOfDevIntConfig, "Number of DevIntConfig Entry", HEX,
        Help "Number of Device Interrupt Configuration Entry. If this is not zero, the DevIntConfigPtr must not be NULL."
             "Valid range: 0x00 ~ 0x40"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PxRcConfig, "PIRQx to IRQx Map Config", HEX,
        Help "PIRQx to IRQx mapping. The valid value is 0x00 to 0x0F for each. First byte is for PIRQA, second byte is for PIRQB, and so on. The setting is only available in Legacy 8259 PCI mode."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_GpioIrqRoute, "Select GPIO IRQ Route", HEX,
        Help "GPIO IRQ Select. The valid value is 14 or 15."
             "Valid range: 0x00 ~ 0x0F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SciIrqSelect, "Select SciIrqSelect", HEX,
        Help "SCI IRQ Select. The valid value is 9, 10, 11, and 20, 21, 22, 23 for APIC only."
             "Valid range: 0x00 ~ 0x17"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TcoIrqSelect, "Select TcoIrqSelect", HEX,
        Help "TCO IRQ Select. The valid value is 9, 10, 11, 20, 21, 22, 23."
             "Valid range: 0x00 ~ 0x17"
    Combo $gPlatformFspPkgTokenSpaceGuid_TcoIrqEnable, "Enable/Disable Tco IRQ", &EN_DIS,
        Help "Enable/disable TCO IRQ"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaVerbTableEntryNum, "PCH HDA Verb Table Entry Number", HEX,
        Help "Number of Entries in Verb Table."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchHdaVerbTablePtr, "PCH HDA Verb Table Pointer", HEX,
        Help "Pointer to Array of pointers to Verb Table."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataEnable, "Enable SATA", &EN_DIS,
        Help "Enable/disable SATA controller."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataMode, "SATA Mode", &gPlatformFspPkgTokenSpaceGuid_SataMode,
        Help "Select SATA controller working mode."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiMode, "SPIn Device Mode", HEX,
        Help "Selects SPI operation mode. N represents controller index: SPI0, SPI1, ... Available modes: 0:SerialIoSpiDisabled, 1:SerialIoSpiPci, 2:SerialIoSpiHidden"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsPolarity, "SPI<N> Chip Select Polarity", HEX,
        Help "Sets polarity for each chip Select. Available options: 0:SerialIoSpiCsActiveLow, 1:SerialIoSpiCsActiveHigh"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsEnable, "SPI<N> Chip Select Enable", HEX,
        Help "0:Disabled, 1:Enabled. Enables GPIO for CS0 or CS1 if it is Enabled"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiDefaultCsOutput, "SPIn Default Chip Select Output", HEX,
        Help "Sets Default CS as Output. N represents controller index: SPI0, SPI1, ... Available options: 0:CS0, 1:CS1"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsMode, "SPIn Default Chip Select Mode HW/SW", HEX,
        Help "Sets Default CS Mode Hardware or Software. N represents controller index: SPI0, SPI1, ... Available options: 0:HW, 1:SW"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsGpioMode, "SPIn Default Chip Select Pin Native/GPIO", HEX,
        Help "Sets Default CS Mode Hardware or Software. N represents controller index: SPI0, SPI1, ... Available options: 0:Native, 1:GPIO"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsState, "SPIn Default Chip Select State Low/High", HEX,
        Help "Sets Default CS State Low or High. N represents controller index: SPI0, SPI1, ... Available options: 0:Low, 1:High"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiCsGpioPin, "SerialIoSpiCsPinMuxPolicy", HEX,
        Help "Select SerialIo SPI Cs pin muxing. Refer to GPIO_*_MUXING_SERIALIO_SPIx_CS* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiMisoEnable, "SPIn Master Input Slave Output Enable/Disable", HEX,
        Help "0:Disabled, 1:Enabled. Sets Native Mode for SPIx MISO GPIO if it is Enabled"
             "Valid range: 0x000000 ~ 0xFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoSpiDelayRxClk, "SPIn Delayed Rx Clock setting", HEX,
        Help "00:default, 01:Internal, 10:NegEdge Tx Clock, 11:NegEdge Delayed Rx Clk. Configure Delayed Rx Clock"
             "Valid range: 0x000000 ~ 0xFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartMode, "UARTn Device Mode", HEX,
        Help "Selects Uart operation mode. N represents controller index: Uart0, Uart1, ... Available modes: 0:SerialIoUartDisabled, 1:SerialIoUartPci, 2:SerialIoUartHidden, 3:SerialIoUartCom, 4:SerialIoUartSkipInit"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartBaudRate, "Default BaudRate for each Serial IO UART", HEX,
        Help "Set default BaudRate Supported from 0 - default to 6000000"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartParity, "Default ParityType for each Serial IO UART", HEX,
        Help "Set default Parity. 0: DefaultParity, 1: NoParity, 2: EvenParity, 3: OddParity"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDataBits, "Default DataBits for each Serial IO UART", HEX,
        Help "Set default word length. 0: Default, 5,6,7,8"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartStopBits, "Default StopBits for each Serial IO UART", HEX,
        Help "Set default stop bits. 0: DefaultStopBits, 1: OneStopBit, 2: OneFiveStopBits, 3: TwoStopBits"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartPowerGating, "Power Gating mode for each Serial IO UART that works in COM mode", HEX,
        Help "Set Power Gating. 0: Disabled, 1: Enabled, 2: Auto"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDmaEnable, "Enable Dma for each Serial IO UART that supports it", HEX,
        Help "Set DMA/PIO mode. 0: Disabled, 1: Enabled"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartAutoFlow, "Enables UART hardware flow control, CTS and RTS lines", HEX,
        Help "Enables UART hardware flow control, CTS and RTS lines."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartRtsPinMuxPolicy, "SerialIoUartRtsPinMuxPolicy", HEX,
        Help "Select SerialIo Uart Rts pin muxing. Refer to GPIO_*_MUXING_SERIALIO_UARTx_RTS* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartCtsPinMuxPolicy, "SerialIoUartCtsPinMuxPolicy", HEX,
        Help "Select SerialIo Uart Cts pin muxing. Refer to GPIO_*_MUXING_SERIALIO_UARTx_CTS* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartRxPinMuxPolicy, "SerialIoUartRxPinMuxPolicy", HEX,
        Help "Select SerialIo Uart Rx pin muxing. Refer to GPIO_*_MUXING_SERIALIO_UARTx_RX* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartTxPinMuxPolicy, "SerialIoUartTxPinMuxPolicy", HEX,
        Help "Select SerialIo Uart Tx pin muxing. Refer to GPIO_*_MUXING_SERIALIO_UARTx_TX* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoI2cMode, "I2Cn Device Mode", HEX,
        Help "Selects I2c operation mode. N represents controller index: I2c0, I2c1, ... Available modes: 0:SerialIoI2cDisabled, 1:SerialIoI2cPci, 2:SerialIoI2cHidden"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSerialIoI2cSdaPinMux, "Serial IO I2C SDA Pin Muxing", HEX,
        Help "Select SerialIo I2c Sda pin muxing. Refer to GPIO_*_MUXING_SERIALIO_I2Cx_SDA* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSerialIoI2cSclPinMux, "Serial IO I2C SCL Pin Muxing", HEX,
        Help "Select SerialIo I2c Scl pin muxing. Refer to GPIO_*_MUXING_SERIALIO_I2Cx_SCL* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSerialIoI2cPadsTermination, "PCH SerialIo I2C Pads Termination", HEX,
        Help "0x0: Hardware default, 0x1: None, 0x13: 1kOhm weak pull-up, 0x15: 5kOhm weak pull-up, 0x19: 20kOhm weak pull-up - Enable/disable SerialIo I2C0,I2C1,... pads termination respectively. One byte for each controller, byte0 for I2C0, byte1 for I2C1, and so on."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb2PhyPetxiset, "USB Per Port HS Preemphasis Bias", HEX,
        Help "USB Per Port HS Preemphasis Bias. 000b-0mV, 001b-11.25mV, 010b-16.9mV, 011b-28.15mV, 100b-28.15mV, 101b-39.35mV, 110b-45mV, 111b-56.3mV. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb2PhyTxiset, "USB Per Port HS Transmitter Bias", HEX,
        Help "USB Per Port HS Transmitter Bias. 000b-0mV, 001b-11.25mV, 010b-16.9mV, 011b-28.15mV, 100b-28.15mV, 101b-39.35mV, 110b-45mV, 111b-56.3mV, One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb2PhyPredeemp, "USB Per Port HS Transmitter Emphasis", HEX,
        Help "USB Per Port HS Transmitter Emphasis. 00b - Emphasis OFF, 01b - De-emphasis ON, 10b - Pre-emphasis ON, 11b - Pre-emphasis & De-emphasis ON. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb2PhyPehalfbit, "USB Per Port Half Bit Pre-emphasis", HEX,
        Help "USB Per Port Half Bit Pre-emphasis. 1b - half-bit pre-emphasis, 0b - full-bit pre-emphasis. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDeEmphEnable, "Enable the write to USB 3.0 TX Output -3.5dB De-Emphasis Adjustment", HEX,
        Help "Enable the write to USB 3.0 TX Output -3.5dB De-Emphasis Adjustment. Each value in arrary can be between 0-1. One byte for each port."
             "Valid range: 0x00 ~ 0x01010101010101010101"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDeEmph, "USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Setting", HEX,
        Help "USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Setting, HSIO_TX_DWORD5[21:16], <b>Default = 29h</b> (approximately -3.5dB De-Emphasis). One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDownscaleAmpEnable, "Enable the write to USB 3.0 TX Output Downscale Amplitude Adjustment", HEX,
        Help "Enable the write to USB 3.0 TX Output Downscale Amplitude Adjustment, Each value in arrary can be between 0-1. One byte for each port."
             "Valid range: 0x00 ~ 0x01010101010101010101"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxDownscaleAmp, "USB 3.0 TX Output Downscale Amplitude Adjustment", HEX,
        Help "USB 3.0 TX Output Downscale Amplitude Adjustment, HSIO_TX_DWORD8[21:16], <b>Default = 00h</b>. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchLanEnable, "Enable LAN", &EN_DIS,
        Help "Enable/disable LAN controller."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PciePtm, "PCIe PTM enable/disable", HEX,
        Help "Enable/disable Precision Time Measurement for PCIE Root Ports."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieDpc, "PCIe DPC enable/disable", HEX,
        Help "Enable/disable Downstream Port Containment for PCIE Root Ports."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEdpc, "PCIe DPC extensions enable/disable", HEX,
        Help "Enable/disable Downstream Port Containment Extensions for PCIE Root Ports."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_UsbPdoProgramming, "USB PDO Programming", &EN_DIS,
        Help "Enable/disable PDO programming for USB in PEI phase. Disabling will allow for programming during later phase. 1: enable, 0: disable"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PmcPowerButtonDebounce, "Power button debounce configuration", HEX,
        Help "Debounce time for PWRBTN in microseconds. For values not supported by HW, they will be rounded down to closest supported on. 0: disable, 250-1024000us: supported range"
             "Valid range: 0x00 ~ 0x009C4000"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchEspiBmeMasterSlaveEnabled, "PCH eSPI Master and Slave BME enabled", &EN_DIS,
        Help "PCH eSPI Master and Slave BME enabled"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstLegacyOrom, "PCH SATA use RST Legacy OROM", &EN_DIS,
        Help "Use PCH SATA RST Legacy OROM when CSM is Enabled"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailEnabledStates, "Mask to enable the usage of external V1p05 VR rail in specific S0ix or Sx states", HEX,
        Help "Enable External V1P05 Rail in: BIT0:S0i1/S0i2, BIT1:S0i3, BIT2:S3, BIT3:S4, BIT4:S5"
             "Valid range: 0x00 ~ 0x1F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailSupportedVoltageStates, "Mask to enable the platform configuration of external V1p05 VR rail", HEX,
        Help "External V1P05 Rail Supported Configuration"
             "Valid range: 0x00 ~ 0x0F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailVoltage, "External V1P05 Voltage Value that will be used in S0i2/S0i3 states", HEX,
        Help "Value is given in 2.5mV increments (0=0mV, 1=2.5mV, 2=5mV...)"
             "Valid range: 0x0 ~ 0x07FF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailIccMax, "External V1P05 Icc Max Value", HEX,
        Help "Granularity of this setting is 1mA and maximal possible value is 200mA"
             "Valid range: 0x0 ~ 0xC8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailEnabledStates, "Mask to enable the usage of external Vnn VR rail in specific S0ix or Sx states", HEX,
        Help "Enable External Vnn Rail in: BIT0:S0i1/S0i2, BIT1:S0i3, BIT2:S3, BIT3:S4, BIT4:S5"
             "Valid range: 0x00 ~ 0x1F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSupportedVoltageStates, "Mask to enable the platform configuration of external Vnn VR rail", HEX,
        Help "External Vnn Rail Supported Configuration"
             "Valid range: 0x00 ~ 0x0F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailVoltage, "External Vnn Voltage Value that will be used in S0ix/Sx states", HEX,
        Help "Value is given in 2.5mV increments (0=0mV, 1=2.5mV, 2=5mV...), Default is set to 420"
             "Valid range: 0x0 ~ 0x07FF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailIccMax, "External Vnn Icc Max Value that will be used in S0ix/Sx states", HEX,
        Help "Granularity of this setting is 1mA and maximal possible value is 200mA"
             "Valid range: 0x0 ~ 0xC8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxEnabledStates, "Mask to enable the usage of external Vnn VR rail in Sx states", HEX,
        Help "Use only if Ext Vnn Rail config is different in Sx. Enable External Vnn Rail in Sx: BIT0-1:Reserved, BIT2:S3, BIT3:S4, BIT4:S5"
             "Valid range: 0x00 ~ 0x1F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxVoltage, "External Vnn Voltage Value that will be used in Sx states", HEX,
        Help "Use only if Ext Vnn Rail config is different in Sx. Value is given in 2.5mV increments (0=0mV, 1=2.5mV, 2=5mV...)"
             "Valid range: 0x0 ~ 0x07FF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxIccMax, "External Vnn Icc Max Value that will be used in Sx states", HEX,
        Help "Use only if Ext Vnn Rail config is different in Sx. Granularity of this setting is 1mA and maximal possible value is 200mA"
             "Valid range: 0x0 ~ 0xC8"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxLowToHighCurModeVolTranTime, "Transition time in microseconds from Low Current Mode Voltage to High Current Mode Voltage", HEX,
        Help "This field has 1us resolution. When value is 0 PCH will not transition VCCIN_AUX to low current mode voltage."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxRetToHighCurModeVolTranTime, "Transition time in microseconds from Retention Mode Voltage to High Current Mode Voltage", HEX,
        Help "This field has 1us resolution. When value is 0 PCH will not transition VCCIN_AUX to retention mode voltage."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxRetToLowCurModeVolTranTime, "Transition time in microseconds from Retention Mode Voltage to Low Current Mode Voltage", HEX,
        Help "This field has 1us resolution. When value is 0 PCH will not transition VCCIN_AUX to retention mode voltage."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrVccinAuxOffToHighCurModeVolTranTime, "Transition time in microseconds from Off (0V) to High Current Mode Voltage", HEX,
        Help "This field has 1us resolution. When value is 0 Transition to 0V is disabled."
             "Valid range: 0x0 ~ 0x7FF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ChipsetInitBinPtr, "Pointer of ChipsetInit Binary", HEX,
        Help "ChipsetInit Binary Pointer."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ChipsetInitBinLen, "Length of ChipsetInit Binary", HEX,
        Help "ChipsetInit Binary Length."
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ChipsetInitSyncEnable, "ChipsetInit Sync Enable", HEX,
        Help "Enable/Disable. 0: Disable, 1: Enable"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchFivrDynPm, "FIVR Dynamic Power Management", &EN_DIS,
        Help "Enable/Disable FIVR Dynamic Power Management."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailIccMaximum, "External V1P05 Icc Max Value", HEX,
        Help "Granularity of this setting is 1mA and maximal possible value is 500mA"
             "Valid range: 0x0 ~ 0x1F4"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailIccMaximum, "External Vnn Icc Max Value that will be used in S0ix/Sx states", HEX,
        Help "Granularity of this setting is 1mA and maximal possible value is 500mA"
             "Valid range: 0x0 ~ 0x1F4"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailSxIccMaximum, "External Vnn Icc Max Value that will be used in Sx states", HEX,
        Help "Use only if Ext Vnn Rail config is different in Sx. Granularity of this setting is 1mA and maximal possible value is 500mA"
             "Valid range: 0x0 ~ 0x1F4"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchEspiLockLinkConfiguration, "PCH eSPI Link Configuration Lock (SBLCL)", &EN_DIS,
        Help "Enable/Disable lock of communication through SET_CONFIG/GET_CONFIG to eSPI slaves addresseses from range 0x0 - 0x7FF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchSpiExtendedBiosDecodeRangeEnable, "Extented BIOS Direct Read Decode enable", &EN_DIS,
        Help "Enable/Disable access to bigger than 16MB BIOS Region through Direct Memory Reads. 0: disabled (default), 1: enabled"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPostMemRsvd, "PchPostMemRsvd", &EN_DIS,
        Help "Reserved for PCH Post-Mem"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSpiExtendedBiosDecodeRangeBase, "Extended BIOS Direct Read Decode Range base", HEX,
        Help "Bits of 31:16 of a memory address that'll be a base for Extended BIOS Direct Read Decode."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchSpiExtendedBiosDecodeRangeLimit, "Extended BIOS Direct Read Decode Range limit", HEX,
        Help "Bits of 31:16 of a memory address that'll be a limit for Extended BIOS Direct Read Decode."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_CnviMode, "CNVi Configuration", &gPlatformFspPkgTokenSpaceGuid_CnviMode,
        Help "This option allows for automatic detection of Connectivity Solution. [Auto Detection] assumes that CNVi will be enabled when available, [Disable] allows for disabling CNVi."
    Combo $gPlatformFspPkgTokenSpaceGuid_CnviBtCore, "CNVi BT Core", &EN_DIS,
        Help "Enable/Disable CNVi BT Core, Default is ENABLE. 0: DISABLE, 1: ENABLE"
    Combo $gPlatformFspPkgTokenSpaceGuid_CnviBtAudioOffload, "CNVi BT Audio Offload", &EN_DIS,
        Help "Enable/Disable BT Audio Offload, Default is DISABLE. 0: DISABLE, 1: ENABLE"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CnviRfResetPinMux, "CNVi RF_RESET pin muxing", HEX,
        Help "Select CNVi RF_RESET# pin depending on board routing. TGP-LP: GPP_A8 = 0x2942E408(default) or GPP_F4 = 0x194BE404. TGP-H: 0. TGP-K: 0. Refer to GPIO_*_MUXING_CNVI_RF_RESET_* in GpioPins*.h."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CnviClkreqPinMux, "CNVi CLKREQ pin muxing", HEX,
        Help "Select CNVi CLKREQ pin depending on board routing. TGP-LP: GPP_A9 = 0x3942E609(default) or GPP_F5 = 0x394BE605. TGP-H: 0. TGP-K: 0. Refer to GPIO_*_MUXING_CNVI_MODEM_CLKREQ_* in GpioPins*.h."
             "Valid range: 0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchEspiHostC10ReportEnable, "Enable Host C10 reporting through eSPI", &EN_DIS,
        Help "Enable/disable Host C10 reporting to Slave via eSPI Virtual Wire."
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcUsb2PhySusPgEnable, "PCH USB2 PHY Power Gating enable", &EN_DIS,
        Help "1: Will enable USB2 PHY SUS Well Power Gating, 0: Will not enable PG of USB2 PHY Sus Well PG"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchUsbOverCurrentEnable, "PCH USB OverCurrent mapping enable", &EN_DIS,
        Help "1: Will program USB OC pin mapping in xHCI controller memory, 0: Will clear OC pin mapping allow for NOA usage of OC pins"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchEspiLgmrEnable, "Espi Lgmr Memory Range decode ", &EN_DIS,
        Help "This option enables or disables espi lgmr "
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtV1p05RailCtrlRampTmr, "External V1P05 Control Ramp Timer value", HEX,
        Help "Hold off time to be used when changing the v1p05_ctrl for external bypass value in us"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchFivrExtVnnRailCtrlRampTmr, "External VNN Control Ramp Timer value", HEX,
        Help "Hold off time to be used when changing the vnn_ctrl for external bypass value in us"
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHotEnable, "PCHHOT# pin", &EN_DIS,
        Help "Enable PCHHOT# pin assertion when temperature is higher than PchHotLevel. 0: disable, 1: enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataLedEnable, "SATA LED", &EN_DIS,
        Help "SATA LED indicating SATA controller activity. 0: disable, 1: enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmVrAlert, "VRAlert# Pin", &EN_DIS,
        Help "When VRAlert# feature pin is enabled and its state is '0', the PMC requests throttling to a T3 Tstate to the PCH throttling unit.. 0: disable, 1: enable"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSlotImplemented, "PCH PCIe root port connection type", HEX,
        Help "0: built-in device, 1:slot"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpAcsEnabled, "PCIE RP Access Control Services Extended Capability", HEX,
        Help "Enable/Disable PCIE RP Access Control Services Extended Capability"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpEnableCpm, "PCIE RP Clock Power Management", HEX,
        Help "Enable/Disable PCIE RP Clock Power Management, even if disabled, CLKREQ# signal can still be controlled by L1 PM substates mechanism"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpMultiVcEnabled, "PCIE RP Multi VC Enabled", HEX,
        Help "Enable/Disable PCIE RP Multiple Virtual Channels"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpVc1TcMap, "PCIE RP VC1 to TC Mapping", HEX,
        Help "PCIE RP Virtual Channel 1 to Traffic Class mapping"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpDetectTimeoutMs, "PCIE RP Detect Timeout Ms", HEX,
        Help "The number of milliseconds within 0~65535 in reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcModPhySusPgEnable, "ModPHY SUS Power Domain Dynamic Gating", &EN_DIS,
        Help "Enable/Disable ModPHY SUS Power Domain Dynamic Gating. Setting not supported on PCH-H. 0: disable, 1: enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcV1p05PhyExtFetControlEn, "V1p05-PHY supply external FET control", &EN_DIS,
        Help "Enable/Disable control using EXT_PWR_GATE# pin of external FET to power gate v1p05-PHY supply. 0: disable, 1: enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcV1p05IsExtFetControlEn, "V1p05-IS supply external FET control", &EN_DIS,
        Help "Enable/Disable control using EXT_PWR_GATE2# pin of external FET to power gate v1p05-IS supply. 0: disable, 1: enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPostMasterClockGating, "PCH Master Clock Gating Control", &EN_DIS,
        Help "Provide a master control for clock gating for all PCH devices, 0: Disabled; 1: Default"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPostMasterPowerGating, "PCH Master Power Gating Control", &EN_DIS,
        Help "Provide a master control for power gating for all PCH devices, 0: Disabled; 1: Default"
    Combo $gPlatformFspPkgTokenSpaceGuid_SciPinMuxEnable, "Sci Pin Mux Enable", &EN_DIS,
        Help "Enable/Disable Sci Gpio Pin Mux. <b>0: Disable</b>; 1: Enable."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPwrOptEnable, "Enable Power Optimizer", &EN_DIS,
        Help "Enable DMI Power Optimizer on PCH side."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchWriteProtectionEnable, "PCH Flash Protection Ranges Write Enble", HEX,
        Help "Write or erase is blocked by hardware."
             "Valid range: 0x00 ~ 0xFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchReadProtectionEnable, "PCH Flash Protection Ranges Read Enble", HEX,
        Help "Read is blocked by hardware."
             "Valid range: 0x00 ~ 0xFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchProtectedRangeLimit, "PCH Protect Range Limit", HEX,
        Help "Left shifted address by 12 bits with address bits 11:0 are assumed to be FFFh for limit comparison."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchProtectedRangeBase, "PCH Protect Range Base", HEX,
        Help "Left shifted address by 12 bits with address bits 11:0 are assumed to be 0."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaPme, "Enable Pme", &EN_DIS,
        Help "Enable Azalia wake-on-ring."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchHdaLinkFrequency, "HD Audio Link Frequency", &gPlatformFspPkgTokenSpaceGuid_PchHdaLinkFrequency,
        Help "HDA Link Freq (PCH_HDAUDIO_LINK_FREQUENCY enum): 0: 6MHz, 1: 12MHz, 2: 24MHz."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchIoApicEntry24_119, "Enable PCH Io Apic Entry 24-119", &EN_DIS,
        Help "0: Disable; 1: Enable."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchIoApicId, "PCH Io Apic ID", HEX,
        Help "This member determines IOAPIC ID. Default is 0x02."
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchLanLtrEnable, "Enable PCH Lan LTR capabilty of PCH internal LAN", &EN_DIS,
        Help "0: Disable; 1: Enable."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchLockDownBiosLock, "Enable LOCKDOWN BIOS LOCK", &EN_DIS,
        Help "Enable the BIOS Lock feature and set EISS bit (D31:F5:RegDCh[5]) for the BIOS region protection."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchCrid, "PCH Compatibility Revision ID", &EN_DIS,
        Help "This member describes whether or not the CRID feature of PCH should be enabled."
    Combo $gPlatformFspPkgTokenSpaceGuid_RtcBiosInterfaceLock, "RTC BIOS Interface Lock", &EN_DIS,
        Help "Enable RTC BIOS interface lock. When set, prevents RTC TS (BUC.TS) from being changed."
    Combo $gPlatformFspPkgTokenSpaceGuid_RtcMemoryLock, "RTC Cmos Memory Lock", &EN_DIS,
        Help "Enable RTC lower and upper 128 byte Lock bits to lock Bytes 38h-3Fh in the upper and and lower 128-byte bank of RTC RAM."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpHotPlug, "Enable PCIE RP HotPlug", HEX,
        Help "Indicate whether the root port is hot plug available."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpPmSci, "Enable PCIE RP Pm Sci", HEX,
        Help "Indicate whether the root port power manager SCI is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpTransmitterHalfSwing, "Enable PCIE RP Transmitter Half Swing", HEX,
        Help "Indicate whether the Transmitter Half Swing is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpClkReqDetect, "Enable PCIE RP Clk Req Detect", HEX,
        Help "Probe CLKREQ# signal before enabling CLKREQ# based power management."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpAdvancedErrorReporting, "PCIE RP Advanced Error Report", HEX,
        Help "Indicate whether the Advanced Error Reporting is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpUnsupportedRequestReport, "PCIE RP Unsupported Request Report", HEX,
        Help "Indicate whether the Unsupported Request Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpFatalErrorReport, "PCIE RP Fatal Error Report", HEX,
        Help "Indicate whether the Fatal Error Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpNoFatalErrorReport, "PCIE RP No Fatal Error Report", HEX,
        Help "Indicate whether the No Fatal Error Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpCorrectableErrorReport, "PCIE RP Correctable Error Report", HEX,
        Help "Indicate whether the Correctable Error Report is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSystemErrorOnFatalError, "PCIE RP System Error On Fatal Error", HEX,
        Help "Indicate whether the System Error on Fatal Error is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSystemErrorOnNonFatalError, "PCIE RP System Error On Non Fatal Error", HEX,
        Help "Indicate whether the System Error on Non Fatal Error is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSystemErrorOnCorrectableError, "PCIE RP System Error On Correctable Error", HEX,
        Help "Indicate whether the System Error on Correctable Error is enabled."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpMaxPayload, "PCIE RP Max Payload", HEX,
        Help "Max Payload Size supported, Default 128B, see enum PCH_PCIE_MAX_PAYLOAD."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_ThcPort0Assignment, "Touch Host Controller Port 0 Assignment", &gPlatformFspPkgTokenSpaceGuid_ThcPort0Assignment,
        Help "Assign THC Port 0"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ThcPort0InterruptPinMuxing, "THC Port 0 Interrupt Pin Mux", HEX,
        Help "Set THC Port 0 Pin Muxing Value if signal can be enabled on multiple pads. Refer to GPIO_*_MUXING_THC_SPIx_INTB_* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_ThcPort1Assignment, "Touch Host Controller Port 1 Assignment", &gPlatformFspPkgTokenSpaceGuid_ThcPort1Assignment,
        Help "Assign THC Port 1"
    Combo $gPlatformFspPkgTokenSpaceGuid_ThcPort1ReadFrequency, "Touch Host Controller Port 1 ReadFrequency", &gPlatformFspPkgTokenSpaceGuid_ThcPort1ReadFrequency,
        Help "Set THC Port 1 Read Frequency (THC_PORT_FREQUENCY enum): 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24MHz,10:30MHz"
    Combo $gPlatformFspPkgTokenSpaceGuid_ThcPort1WriteFrequency, "Touch Host Controller Port 1 WriteFrequency", &gPlatformFspPkgTokenSpaceGuid_ThcPort1WriteFrequency,
        Help "Set THC Port 1 Write Frequency (THC_PORT_FREQUENCY enum): 0:2p1MHz,1:2p5Mz,2:3Mz,3:3p75Mz,4:5MHz,5:7p5MHz,6:15MHz,7:17MHz,8:20MHz,9:24MHz,10:30MHz"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ThcPort1InterruptPinMuxing, "THC Port 1 Interrupt Pin Mux", HEX,
        Help "Set THC Port 1 Pin Muxing Value if signal can be enabled on multiple pads. Refer to GPIO_*_MUXING_THC_SPIx_INTB_* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpPcieSpeed, "PCIE RP Pcie Speed", HEX,
        Help "Determines each PCIE Port speed capability. 0: Auto; 1: Gen1; 2: Gen2; 3: Gen3 (see: PCH_PCIE_SPEED)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpPhysicalSlotNumber, "PCIE RP Physical Slot Number", HEX,
        Help "Indicates the slot number for the root port. Default is the value as root port index."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpCompletionTimeout, "PCIE RP Completion Timeout", HEX,
        Help "The root port completion timeout(see: PCH_PCIE_COMPLETION_TIMEOUT). Default is PchPcieCompletionTO_Default."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpAspm, "PCIE RP Aspm", HEX,
        Help "The ASPM configuration of the root port (see: PCH_PCIE_ASPM_CONTROL). Default is PchPcieAspmAutoConfig."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpL1Substates, "PCIE RP L1 Substates", HEX,
        Help "The L1 Substates configuration of the root port (see: PCH_PCIE_L1SUBSTATES_CONTROL). Default is PchPcieL1SubstatesL1_1_2."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrEnable, "PCIE RP Ltr Enable", HEX,
        Help "Latency Tolerance Reporting Mechanism."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrConfigLock, "PCIE RP Ltr Config Lock", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieEqOverrideDefault, "PCIe override default settings for EQ", &EN_DIS,
        Help "Choose PCIe EQ method"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieEqMethod, "PCIe choose EQ method", &gPlatformFspPkgTokenSpaceGuid_PcieEqMethod,
        Help "Choose PCIe EQ method"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieEqMode, "PCIe choose EQ mode", &gPlatformFspPkgTokenSpaceGuid_PcieEqMode,
        Help "Choose PCIe EQ mode"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieEqLocalTransmitterOverrideEnable, "PCIe EQ local transmitter override", &EN_DIS,
        Help "Enable/Disable local transmitter override"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3NumberOfPresetsOrCoefficients, "PCIe number of valid list entries", HEX,
        Help "Select number of presets or coefficients depending on the mode"
             "Valid range: 0 ~ 11"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3PreCursorList, "PCIe pre-cursor coefficient list", HEX,
        Help "Provide a list of pre-cursor coefficients to be used during phase 3 EQ"
             "Valid range: 0x0 ~ 0x3F3F3F3F3F3F3F3F3F3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3PostCursorList, "PCIe post-cursor coefficient list", HEX,
        Help "Provide a list of post-cursor coefficients to be used during phase 3 EQ"
             "Valid range: 0 ~ 0x3F3F3F3F3F3F3F3F3F3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEqPh3PresetList, "PCIe preset list", HEX,
        Help "Provide a list of presets to be used during phase 3 EQ"
             "Valid range: 0 ~ 0x3F3F3F3F3F3F3F3F3F3F3F"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEqPh1DownstreamPortTransmitterPreset, "PCIe EQ phase 1 downstream transmitter port preset", HEX,
        Help "Allows to select the downstream port preset value that will be used during phase 1 of equalization"
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEqPh1UpstreamPortTransmitterPreset, "PCIe EQ phase 1 upstream tranmitter port preset", HEX,
        Help "Allows to select the upstream port preset value that will be used during phase 1 of equalization"
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieEqPh2LocalTransmitterOverridePreset, "PCIe EQ phase 2 local transmitter override preset", HEX,
        Help "Allows to select the value of the preset used during phase 2 local transmitter override"
             "Valid range: 0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieEnablePeerMemoryWrite, "PCIE Enable Peer Memory Write", &EN_DIS,
        Help "This member describes whether Peer Memory Writes are enabled on the platform."
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieComplianceTestMode, "PCIE Compliance Test Mode", &EN_DIS,
        Help "Compliance Test Mode shall be enabled when using Compliance Load Board."
    Combo $gPlatformFspPkgTokenSpaceGuid_TestPcieClockGating, "PCI Express Clock Gating", &gPlatformFspPkgTokenSpaceGuid_TestPcieClockGating,
        Help "Enable/Disable Clock Gating, 0: PLATFORM_POR, 1: FORCE_ENABLE, 2: FORCE_DISABLE."
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieRpFunctionSwap, "PCIE Rp Function Swap", &EN_DIS,
        Help "Allows BIOS to use root port function number swapping when root port of function 0 is disabled."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen3ProgramStaticEq, "Enable/Disable PEG GEN3 Static EQ Phase1 programming", &EN_DIS,
        Help "Program Gen3 EQ Phase1 Static Presets. Disabled(0x0): Disable EQ Phase1 Static Presets Programming, Enabled(0x1)(Default): Enable  EQ Phase1 Static Presets Programming"
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuPcieGen4ProgramStaticEq, "Enable/Disable GEN4 Static EQ Phase1 programming", &EN_DIS,
        Help "Program Gen4 EQ Phase1 Static Presets. Disabled(0x0): Disable EQ Phase1 Static Presets Programming, Enabled(0x1)(Default): Enable  EQ Phase1 Static Presets Programming"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmPmeB0S5Dis, "PCH Pm PME_B0_S5_DIS", &EN_DIS,
        Help "When cleared (default), wake events from PME_B0_STS are allowed in S5 if PME_B0_EN = 1."
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieRpImrEnabled, "PCIE IMR", &EN_DIS,
        Help "Enables Isolated Memory Region for PCIe."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpImrSelection, "PCIE IMR port number", HEX,
        Help "Selects PCIE root port number for IMR feature."
             "Valid range: 0x0 ~ 23"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmWolEnableOverride, "PCH Pm Wol Enable Override", &EN_DIS,
        Help "Corresponds to the WOL Enable Override bit in the General PM Configuration B (GEN_PMCON_B) register."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmPcieWakeFromDeepSx, "PCH Pm Pcie Wake From DeepSx", &EN_DIS,
        Help "Determine if enable PCIe to wake from deep Sx."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmWoWlanEnable, "PCH Pm WoW lan Enable", &EN_DIS,
        Help "Determine if WLAN wake from Sx, corresponds to the HOST_WLAN_PP_EN bit in the PWRM_CFG3 register."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmWoWlanDeepSxEnable, "PCH Pm WoW lan DeepSx Enable", &EN_DIS,
        Help "Determine if WLAN wake from DeepSx, corresponds to the DSX_WLAN_PP_EN bit in the PWRM_CFG3 register."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmLanWakeFromDeepSx, "PCH Pm Lan Wake From DeepSx", &EN_DIS,
        Help "Determine if enable LAN to wake from deep Sx."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmDeepSxPol, "PCH Pm Deep Sx Pol", &EN_DIS,
        Help "Deep Sx Policy."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPmSlpS3MinAssert, "PCH Pm Slp S3 Min Assert", HEX,
        Help "SLP_S3 Minimum Assertion Width Policy. Default is PchSlpS350ms."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPmSlpS4MinAssert, "PCH Pm Slp S4 Min Assert", HEX,
        Help "SLP_S4 Minimum Assertion Width Policy. Default is PchSlpS44s."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPmSlpSusMinAssert, "PCH Pm Slp Sus Min Assert", HEX,
        Help "SLP_SUS Minimum Assertion Width Policy. Default is PchSlpSus4s."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPmSlpAMinAssert, "PCH Pm Slp A Min Assert", HEX,
        Help "SLP_A Minimum Assertion Width Policy. Default is PchSlpA2s."
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchEnableDbcObs, "USB Overcurrent Override for DbC", &EN_DIS,
        Help "This option overrides USB Over Current enablement state that USB OC will be disabled after enabling this option. Enable when DbC is used to avoid signaling conflicts."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmSlpStrchSusUp, "PCH Pm Slp Strch Sus Up", &EN_DIS,
        Help "Enable SLP_X Stretching After SUS Well Power Up."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmSlpLanLowDc, "PCH Pm Slp Lan Low Dc", &EN_DIS,
        Help "Enable/Disable SLP_LAN# Low on DC Power."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPmPwrBtnOverridePeriod, "PCH Pm Pwr Btn Override Period", HEX,
        Help "PCH power button override period. 000b-4s, 001b-6s, 010b-8s, 011b-10s, 100b-12s, 101b-14s."
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmDisableDsxAcPresentPulldown, "PCH Pm Disable Dsx Ac Present Pulldown", &EN_DIS,
        Help "When Disable, PCH will internal pull down AC_PRESENT in deep SX and during G3 exit."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmDisableNativePowerButton, "PCH Pm Disable Native Power Button", &EN_DIS,
        Help "Power button native mode disable."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmMeWakeSts, "PCH Pm ME_WAKE_STS", &EN_DIS,
        Help "Clear the ME_WAKE_STS bit in the Power and Reset Status (PRSTS) register."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmWolOvrWkSts, "PCH Pm WOL_OVR_WK_STS", &EN_DIS,
        Help "Clear the WOL_OVR_WK_STS bit in the Power and Reset Status (PRSTS) register."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPmPwrCycDur, "PCH Pm Reset Power Cycle Duration", HEX,
        Help "Could be customized in the unit of second. Please refer to EDS for all support settings. 0 is default, 1 is 1 second, 2 is 2 seconds, ..."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPmPciePllSsc, "PCH Pm Pcie Pll Ssc", HEX,
        Help "Specifies the Pcie Pll Spread Spectrum Percentage. The default is 0xFF: AUTO - No BIOS override."
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchLegacyIoLowLatency, "PCH Legacy IO Low Latency Enable", &EN_DIS,
        Help "Set to enable low latency of legacy IO. <b>0: Disable</b>, 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataPwrOptEnable, "PCH Sata Pwr Opt Enable", &EN_DIS,
        Help "SATA Power Optimizer on PCH side."
    Combo $gPlatformFspPkgTokenSpaceGuid_EsataSpeedLimit, "PCH Sata eSATA Speed Limit", &EN_DIS,
        Help "When enabled, BIOS will configure the PxSCTL.SPD to 2 to limit the eSATA port speed."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataSpeedLimit, "PCH Sata Speed Limit", HEX,
        Help "Indicates the maximum speed the SATA controller can support 0h: PchSataSpeedDefault."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsHotPlug, "Enable SATA Port HotPlug", HEX,
        Help "Enable SATA Port HotPlug."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsInterlockSw, "Enable SATA Port Interlock Sw", HEX,
        Help "Enable SATA Port Interlock Sw."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsExternal, "Enable SATA Port External", HEX,
        Help "Enable SATA Port External."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsSpinUp, "Enable SATA Port SpinUp", HEX,
        Help "Enable the COMRESET initialization Sequence to the device."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsSolidStateDrive, "Enable SATA Port Solid State Drive", HEX,
        Help "0: HDD; 1: SSD."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsEnableDitoConfig, "Enable SATA Port Enable Dito Config", HEX,
        Help "Enable DEVSLP Idle Timeout settings (DmVal, DitoVal)."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsDmVal, "Enable SATA Port DmVal", HEX,
        Help "DITO multiplier. Default is 15."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsDitoVal, "Enable SATA Port DmVal", HEX,
        Help "DEVSLP Idle Timeout (DITO), Default is 625."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsZpOdd, "Enable SATA Port ZpOdd", HEX,
        Help "Support zero power ODD."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataPortsRxPolarity, "Enable SATA Port RxPolarity", HEX,
        Help "Reverse RxPolarity."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstRaidDeviceId, "PCH Sata Rst Raid Alternate Id", &EN_DIS,
        Help "Enable RAID Alternate ID."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstRaid0, "PCH Sata Rst Raid0", &EN_DIS,
        Help "RAID0."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstRaid1, "PCH Sata Rst Raid1", &EN_DIS,
        Help "RAID1."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstRaid10, "PCH Sata Rst Raid10", &EN_DIS,
        Help "RAID10."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstRaid5, "PCH Sata Rst Raid5", &EN_DIS,
        Help "RAID5."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstIrrt, "PCH Sata Rst Irrt", &EN_DIS,
        Help "Intel Rapid Recovery Technology."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstOromUiBanner, "PCH Sata Rst Orom Ui Banner", &EN_DIS,
        Help "OROM UI and BANNER."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataRstOromUiDelay, "PCH Sata Rst Orom Ui Delay", HEX,
        Help "00b: 2 secs; 01b: 4 secs; 10b: 6 secs; 11: 8 secs (see: PCH_SATA_OROM_DELAY)."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstHddUnlock, "PCH Sata Rst Hdd Unlock", &EN_DIS,
        Help "Indicates that the HDD password unlock in the OS is enabled."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstLedLocate, "PCH Sata Rst Led Locate", &EN_DIS,
        Help "Indicates that the LED/SGPIO hardware is attached and ping to locate feature is enabled on the OS."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstIrrtOnly, "PCH Sata Rst Irrt Only", &EN_DIS,
        Help "Allow only IRRT drives to span internal and external ports."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstSmartStorage, "PCH Sata Rst Smart Storage", &EN_DIS,
        Help "RST Smart Storage caching Bit."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataRstPcieEnable, "PCH Sata Rst Pcie Storage Remap enable", HEX,
        Help "Enable Intel RST for PCIe Storage remapping."
             "Valid range: 0x00 ~ 0xFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataRstPcieStoragePort, "PCH Sata Rst Pcie Storage Port", HEX,
        Help "Intel RST for PCIe Storage remapping - PCIe Port Selection (1-based, 0 = autodetect)."
             "Valid range: 0x00 ~ 0xFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataRstPcieDeviceResetDelay, "PCH Sata Rst Pcie Device Reset Delay", HEX,
        Help "PCIe Storage Device Reset Delay in milliseconds. Default value is 100ms"
             "Valid range: 0x00 ~ 0xFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_UfsEnable, "UFS enable/disable", &EN_DIS,
        Help "PCIe Storage Device Reset Delay in milliseconds. Default value is 100ms"
    Combo $gPlatformFspPkgTokenSpaceGuid_IehMode, "IEH Mode", &gPlatformFspPkgTokenSpaceGuid_IehMode,
        Help "Integrated Error Handler Mode, 0: Bypass, 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_DisplayFusaConfigEnable, "Fusa Display Configuration", &EN_DIS,
        Help "Fusa (Functional Safety) Enable Fusa Feature on Display, 0: Disable, 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_GraphicFusaConfigEnable, "Fusa Graphics Configuration", &EN_DIS,
        Help "Fusa (Functional Safety) Enable Fusa Feature on Graphics, 0: Disable, 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_OpioFusaConfigEnable, "Fusa Opio Configuration", &EN_DIS,
        Help "Fusa (Functional Safety) Enable Fusa Feature on Opio, 0: Disable, 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_PsfFusaConfigEnable, "Fusa Psf Configuration", &EN_DIS,
        Help "Fusa (Functional Safety) Enable Fusa Feature on Psf, 0: Disable, 1: Enable"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchT0Level, "Thermal Throttling Custimized T0Level Value", HEX,
        Help "Custimized T0Level value."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchT1Level, "Thermal Throttling Custimized T1Level Value", HEX,
        Help "Custimized T1Level value."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchT2Level, "Thermal Throttling Custimized T2Level Value", HEX,
        Help "Custimized T2Level value."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTTEnable, "Enable The Thermal Throttle", &EN_DIS,
        Help "Enable the thermal throttle function."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTTState13Enable, "PMSync State 13", &EN_DIS,
        Help "When set to 1 and the programmed GPIO pin is a 1, then PMSync state 13 will force at least T2 state."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTTLock, "Thermal Throttle Lock", &EN_DIS,
        Help "Thermal Throttle Lock."
    Combo $gPlatformFspPkgTokenSpaceGuid_TTSuggestedSetting, "Thermal Throttling Suggested Setting", &EN_DIS,
        Help "Thermal Throttling Suggested Setting."
    Combo $gPlatformFspPkgTokenSpaceGuid_TTCrossThrottling, "Enable PCH Cross Throttling", &EN_DIS,
        Help "Enable/Disable PCH Cross Throttling"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchDmiTsawEn, "DMI Thermal Sensor Autonomous Width Enable", &EN_DIS,
        Help "DMI Thermal Sensor Autonomous Width Enable."
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiSuggestedSetting, "DMI Thermal Sensor Suggested Setting", &EN_DIS,
        Help "DMT thermal sensor suggested representative values."
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiTS0TW, "Thermal Sensor 0 Target Width", &gPlatformFspPkgTokenSpaceGuid_DmiTS0TW,
        Help "Thermal Sensor 0 Target Width."
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiTS1TW, "Thermal Sensor 1 Target Width", &gPlatformFspPkgTokenSpaceGuid_DmiTS1TW,
        Help "Thermal Sensor 1 Target Width."
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiTS2TW, "Thermal Sensor 2 Target Width", &gPlatformFspPkgTokenSpaceGuid_DmiTS2TW,
        Help "Thermal Sensor 2 Target Width."
    Combo $gPlatformFspPkgTokenSpaceGuid_DmiTS3TW, "Thermal Sensor 3 Target Width", &gPlatformFspPkgTokenSpaceGuid_DmiTS3TW,
        Help "Thermal Sensor 3 Target Width."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP0T1M, "Port 0 T1 Multipler", HEX,
        Help "Port 0 T1 Multipler."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP0T2M, "Port 0 T2 Multipler", HEX,
        Help "Port 0 T2 Multipler."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP0T3M, "Port 0 T3 Multipler", HEX,
        Help "Port 0 T3 Multipler."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP0TDisp, "Port 0 Tdispatch", HEX,
        Help "Port 0 Tdispatch."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP1T1M, "Port 1 T1 Multipler", HEX,
        Help "Port 1 T1 Multipler."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP1T2M, "Port 1 T2 Multipler", HEX,
        Help "Port 1 T2 Multipler."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP1T3M, "Port 1 T3 Multipler", HEX,
        Help "Port 1 T3 Multipler."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP1TDisp, "Port 1 Tdispatch", HEX,
        Help "Port 1 Tdispatch."
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP0Tinact, "Port 0 Tinactive", HEX,
        Help "Port 0 Tinactive."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataP0TDispFinit, "Port 0 Alternate Fast Init Tdispatch", &EN_DIS,
        Help "Port 0 Alternate Fast Init Tdispatch."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SataP1Tinact, "Port 1 Tinactive", HEX,
        Help "Port 1 Tinactive."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataP1TDispFinit, "Port 1 Alternate Fast Init Tdispatch", &EN_DIS,
        Help "Port 1 Alternate Fast Init Tdispatch."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataThermalSuggestedSetting, "Sata Thermal Throttling Suggested Setting", &EN_DIS,
        Help "Sata Thermal Throttling Suggested Setting."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchMemoryThrottlingEnable, "Enable Memory Thermal Throttling", &EN_DIS,
        Help "Enable Memory Thermal Throttling."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchMemoryPmsyncEnable, "Memory Thermal Throttling", HEX,
        Help "Enable Memory Thermal Throttling."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchMemoryC0TransmitEnable, "Enable Memory Thermal Throttling", HEX,
        Help "Enable Memory Thermal Throttling."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchMemoryPinSelection, "Enable Memory Thermal Throttling", HEX,
        Help "Enable Memory Thermal Throttling."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchTemperatureHotLevel, "Thermal Device Temperature", HEX,
        Help "Decides the temperature."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchEnableComplianceMode, "Enable xHCI Compliance Mode", &EN_DIS,
        Help "Compliance Mode can be enabled for testing through this option but this is disabled by default."
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb2OverCurrentPin, "USB2 Port Over Current Pin", HEX,
        Help "Describe the specific over current pin number of USB 2.0 Port N."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3OverCurrentPin, "USB3 Port Over Current Pin", HEX,
        Help "Describe the specific over current pin number of USB 3.0 Port N."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrOverrideEnable, "Enable xHCI LTR override", &EN_DIS,
        Help "Enables override of recommended LTR values for xHCI"
    Combo $gPlatformFspPkgTokenSpaceGuid_UsbClockGatingEnable, "USB Clock Gating Enable", &EN_DIS,
        Help "Enable or disable USB clock gating"
    Combo $gPlatformFspPkgTokenSpaceGuid_UsbPowerGatingEnable, "USB Power Gating Enable", &EN_DIS,
        Help "Enable or disable USB power gating"
    EditNum $gPlatformFspPkgTokenSpaceGuid_USB3LinkSpeed, "USB3 LINK SPEED", HEX,
        Help "Set USB3 LINK SPEED=0 for GEN2, Set USB3 LINK SPEED=1 for GEN1"
             "Valid range: 0x00 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrHighIdleTimeOverride, "xHCI High Idle Time LTR override", HEX,
        Help "Value used for overriding LTR recommendation for xHCI High Idle Time LTR setting"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrMediumIdleTimeOverride, "xHCI Medium Idle Time LTR override", HEX,
        Help "Value used for overriding LTR recommendation for xHCI Medium Idle Time LTR setting"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchUsbLtrLowIdleTimeOverride, "xHCI Low Idle Time LTR override", HEX,
        Help "Value used for overriding LTR recommendation for xHCI Low Idle Time LTR setting"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_Enable8254ClockGating, "Enable 8254 Static Clock Gating", &EN_DIS,
        Help "Set 8254CGE=1 is required for SLP_S0 support. However, set 8254CGE=1 in POST time might fail to boot legacy OS using 8254 timer. Make sure it is disabled to support legacy OS using 8254 timer. Also enable this while S0ix is enabled."
    Combo $gPlatformFspPkgTokenSpaceGuid_Enable8254ClockGatingOnS3, "Enable 8254 Static Clock Gating On S3", &EN_DIS,
        Help "This is only applicable when Enable8254ClockGating is disabled. FSP will do the 8254 CGE programming on S3 resume when Enable8254ClockGatingOnS3 is enabled. This avoids the SMI requirement for the programming."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstOptaneMemory, "PCH Sata Rst Optane Memory", &EN_DIS,
        Help "Optane Memory"
    Combo $gPlatformFspPkgTokenSpaceGuid_SataRstCpuAttachedStorage, "PCH Sata Rst CPU Attached Storage", &EN_DIS,
        Help "CPU Attached Storage"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableTcoTimer, "Enable TCO timer.", &EN_DIS,
        Help "When FALSE, it disables PCH ACPI timer, and stops TCO timer. NOTE: This will have huge power impact when it's enabled. If TCO timer is disabled, uCode ACPI timer emulation must be enabled, and WDAT table must not be exposed to the OS."
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableTimedGpio0, "Enable Timed GPIO 0.", &EN_DIS,
        Help "When FALSE, it disables Timed GPIO 0."
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableTimedGpio1, "Enable Timed GPIO 1.", &EN_DIS,
        Help "When FALSE, it disables Timed GPIO 1."
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableVnnVoltageRaise, "Enable VNN Voltage Raise.", &EN_DIS,
        Help "When TRUE, it enable VNN Voltage Raise."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseGbeSbInterruptEnable, "Enable PCH PSE GBE sideband interrupt", HEX,
        Help "Set if PSE GBE are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SnoopFilterQosSupported, "TCC SnoopFilterQosSupported", &EN_DIS,
        Help "Check if Snoop Filter QOS is supported"
    Combo $gPlatformFspPkgTokenSpaceGuid_PsOnEnable, "Enable PS_ON.", &EN_DIS,
        Help "PS_ON is a new C10 state from the CPU on desktop SKUs that enables a lower power target that will be required by the California Energy Commission (CEC). When FALSE, PS_ON is to be disabled."
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcCpuC10GatePinEnable, "Pmc Cpu C10 Gate Pin Enable", &EN_DIS,
        Help "Enable/Disable platform support for CPU_C10_GATE# pin to control gating of CPU VccIO and VccSTG rails instead of SLP_S0# pin."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchDmiAspmCtrl, "Pch Dmi Aspm Ctrl", &gPlatformFspPkgTokenSpaceGuid_PchDmiAspmCtrl,
        Help "ASPM configuration on the PCH side of the DMI/OPI Link. Default is <b>PchPcieAspmAutoConfig</b>"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchDmiCwbEnable, "PchDmiCwbEnable", &EN_DIS,
        Help "Central Write Buffer feature configurable and disabled by default"
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcOsIdleEnable, "OS IDLE Mode Enable", &EN_DIS,
        Help "Enable/Disable OS Idle Mode"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchS0ixAutoDemotion, "S0ix Auto-Demotion", &EN_DIS,
        Help "Enable/Disable the Low Power Mode Auto-Demotion Host Control feature."
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcGrTscEnable, "Global Reset TSC Enable", &EN_DIS,
        Help "Enable/Disable PMC Global Reset Three Strike Counter feature. If enabled, PMC will keep the platform in S5 after the third consecutive type 7 global reset occurs during boot flow"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmLatchEventsC10Exit, "Latch Events C10 Exit", &EN_DIS,
        Help "When this bit is set to 1, SLP_S0# entry events in SLP_S0_DEBUG_REGx registers are captured on C10 exit (instead of C10 entry which is default)"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate3UniqTranEnable, "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 3", HEX,
        Help "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 3, Each value in array can be between 0-1. One byte for each port."
             "Valid range: 0x00 ~ 0x01010101010101010101"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate3UniqTran, "USB 3.0 TX Output Unique Transition Bit Scale for rate 3", HEX,
        Help "USB 3.0 TX Output Unique Transition Bit Scale for rate 3, HSIO_TX_DWORD9[6:0], <b>Default = 4Ch</b>. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate2UniqTranEnable, "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 2", HEX,
        Help "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 2, Each value in array can be between 0-1. One byte for each port."
             "Valid range: 0x00 ~ 0x01010101010101010101"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate2UniqTran, "USB 3.0 TX Output Unique Transition Bit Scale for rate 2", HEX,
        Help "USB 3.0 TX Output Unique Transition Bit Scale for rate 2, HSIO_TX_DWORD9[14:8], <b>Default = 4Ch</b>. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate1UniqTranEnable, "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 1", HEX,
        Help "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 1, Each value in array can be between 0-1. One byte for each port."
             "Valid range: 0x00 ~ 0x01010101010101010101"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate1UniqTran, "USB 3.0 TX Output Unique Transition Bit Scale for rate 1", HEX,
        Help "USB 3.0 TX Output Unique Transition Bit Scale for rate 1, HSIO_TX_DWORD9[22:16], <b>Default = 4Ch</b>. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate0UniqTranEnable, "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 0", HEX,
        Help "Enable the write to USB 3.0 TX Output Unique Transition Bit Mode for rate 0, Each value in array can be between 0-1. One byte for each port."
             "Valid range: 0x00 ~ 0x01010101010101010101"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Usb3HsioTxRate0UniqTran, "USB 3.0 TX Output Unique Transition Bit Scale for rate 0", HEX,
        Help "USB 3.0 TX Output Unique Transition Bit Scale for rate 0, HSIO_TX_DWORD9[30:24], <b>Default = 4Ch</b>. One byte for each port."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchLockDownGlobalSmi, "Enable LOCKDOWN SMI", &EN_DIS,
        Help "Enable SMI_LOCK bit to prevent writes to the Global SMI Enable bit."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchLockDownBiosInterface, "Enable LOCKDOWN BIOS Interface", &EN_DIS,
        Help "Enable BIOS Interface Lock Down bit to prevent writes to the Backup Control Register."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchUnlockGpioPads, "Unlock all GPIO pads", &EN_DIS,
        Help "Force all GPIO pads to be unlocked for debug purpose."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchSbAccessUnlock, "PCH Unlock SideBand access", &EN_DIS,
        Help "The SideBand PortID mask for certain end point (e.g. PSFx) will be locked before 3rd party code execution. 0: Lock SideBand access; 1: Unlock SideBand access."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrMaxSnoopLatency, "PCIE RP Ltr Max Snoop Latency", HEX,
        Help "Latency Tolerance Reporting, Max Snoop Latency."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpLtrMaxNoSnoopLatency, "PCIE RP Ltr Max No Snoop Latency", HEX,
        Help "Latency Tolerance Reporting, Max Non-Snoop Latency."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMode, "PCIE RP Snoop Latency Override Mode", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Mode."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideMultiplier, "PCIE RP Snoop Latency Override Multiplier", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Multiplier."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSnoopLatencyOverrideValue, "PCIE RP Snoop Latency Override Value", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMode, "PCIE RP Non Snoop Latency Override Mode", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Mode."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideMultiplier, "PCIE RP Non Snoop Latency Override Multiplier", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Multiplier."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpNonSnoopLatencyOverrideValue, "PCIE RP Non Snoop Latency Override Value", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitScale, "PCIE RP Slot Power Limit Scale", HEX,
        Help "Specifies scale used for slot power limit value. Leave as 0 to set to default."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcieRpSlotPowerLimitValue, "PCIE RP Slot Power Limit Value", HEX,
        Help "Specifies upper limit on power supplie by slot. Leave as 0 to set to default."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcieEnablePort8xhDecode, "PCIE RP Enable Port8xh Decode", &EN_DIS,
        Help "This member describes whether PCIE root port Port 8xh Decode is enabled. 0: Disable; 1: Enable."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPciePort8xhDecodePortIndex, "PCIE Port8xh Decode Port Index", HEX,
        Help "The Index of PCIe Port that is selected for Port8xh Decode (0 Based)."
             "Valid range: 0x0 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPmDisableEnergyReport, "PCH Energy Reporting", &EN_DIS,
        Help "Disable/Enable PCH to CPU energy report feature."
    Combo $gPlatformFspPkgTokenSpaceGuid_SataTestMode, "PCH Sata Test Mode", &EN_DIS,
        Help "Allow entrance to the PCH SATA test modes."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchXhciOcLock, "PCH USB OverCurrent mapping lock enable", &EN_DIS,
        Help "If this policy option is enabled then BIOS will program OCCFDONE bit in xHCI meaning that OC mapping data will be consumed by xHCI and OC mapping registers will be locked."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PmcLpmS0ixSubStateEnableMask, "Low Power Mode Enable/Disable config mask", HEX,
        Help "Configure if respective S0i2/3 sub-states are to be supported. Each bit corresponds to one sub-state (LPMx - BITx): LPM0-s0i2.0, LPM1-s0i2.1, LPM2-s0i2.2, LPM3-s0i3.0, LPM4-s0i3.1, LPM5-s0i3.2, LPM6-s0i3.3, LPM7-s0i3.4."
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchUsbPullUpResistorEnable, "PCH USB Internal PullUp Resistor enable", &EN_DIS,
        Help "1: PCH USB Internal PullUp Resistor enable 0: PCH USB Internal PullUp Resistor disable"
    Combo $gPlatformFspPkgTokenSpaceGuid_MctpBroadcastCycle, "Mctp Broadcast Cycle", &EN_DIS,
        Help "Test, Determine if MCTP Broadcast is enabled <b>0: Disable</b>; 1: Enable."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoLpssD3, "Enable LPSS Device D3 state", HEX,
        Help "Enable LPSS Device D3 state. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
EndPage

Page "Security (Pre-Mem)"
    Combo $gPlatformFspPkgTokenSpaceGuid_BiosGuard, "BiosGuard", &EN_DIS,
        Help "Enable/Disable. 0: Disable, Enable/Disable BIOS Guard feature, 1: enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_EnableSgx, "EnableSgx", &gPlatformFspPkgTokenSpaceGuid_EnableSgx,
        Help "Enable/Disable. 0: Disable, Enable/Disable SGX feature, 1: enable, 2: Software Control"
    Combo $gPlatformFspPkgTokenSpaceGuid_Txt, "Txt", &EN_DIS,
        Help "Enable/Disable. 0: Disable, Enable/Disable Txt feature, 1: enable"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PrmrrSize, "PrmrrSize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of PrmrrSize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SinitMemorySize, "SinitMemorySize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of SinitMemorySize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TxtDprMemoryBase, "TxtDprMemoryBase", HEX,
        Help "Enable/Disable. 0: Disable, define default value of TxtDprMemoryBase , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TxtHeapMemorySize, "TxtHeapMemorySize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of TxtHeapMemorySize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TxtDprMemorySize, "TxtDprMemorySize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of TxtDprMemorySize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_BiosAcmBase, "BiosAcmBase", HEX,
        Help "Enable/Disable. 0: Disable, define default value of BiosAcmBase , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_BiosAcmSize, "BiosAcmSize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of BiosAcmSize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ApStartupBase, "ApStartupBase", HEX,
        Help "Enable/Disable. 0: Disable, define default value of BiosAcmBase , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TgaSize, "TgaSize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of TgaSize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TxtLcpPdBase, "TxtLcpPdBase", HEX,
        Help "Enable/Disable. 0: Disable, define default value of TxtLcpPdBase , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TxtLcpPdSize, "TxtLcpPdSize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of TxtLcpPdSize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_IsTPMPresence, "IsTPMPresence", HEX,
        Help "IsTPMPresence default values"
             "Valid range: 0x00 ~ 0xFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_ReservedSecurityPreMem, "ReservedSecurityPreMem", &EN_DIS,
        Help "Reserved for Security Pre-Mem"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TotalFlashSize, "TotalFlashSize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of TotalFlashSize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_BiosSize, "BiosSize", HEX,
        Help "Enable/Disable. 0: Disable, define default value of BiosSize , 1: enable"
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_TxtAcheckRequest, "TxtAcheckRequest", &EN_DIS,
        Help "Enable/Disable. When Enabled, it will forcing calling TXT Acheck once."
    Combo $gPlatformFspPkgTokenSpaceGuid_SecurityTestRsvd, "SecurityTestRsvd", &EN_DIS,
        Help "Reserved for SA Pre-Mem Test"
EndPage

Page "ME (Pre-Mem)"
    Combo $gPlatformFspPkgTokenSpaceGuid_HeciTimeouts, "HECI Timeouts", &EN_DIS,
        Help "0: Disable, 1: Enable (Default) timeout check for HECI"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Heci1BarAddress, "HECI1 BAR address", HEX,
        Help "BAR address of HECI1"
             "Valid range: 0x00 ~ 0xFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Heci2BarAddress, "HECI2 BAR address", HEX,
        Help "BAR address of HECI2"
             "Valid range: 0x00 ~ 0xFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_Heci3BarAddress, "HECI3 BAR address", HEX,
        Help "BAR address of HECI3"
             "Valid range: 0x00 ~ 0xFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_DidInitStat, "Force ME DID Init Status", &EN_DIS,
        Help "Test, 0: disable, 1: Success, 2: No Memory in Channels, 3: Memory Init Error, Set ME DID init stat value"
    Combo $gPlatformFspPkgTokenSpaceGuid_DisableCpuReplacedPolling, "CPU Replaced Polling Disable", &EN_DIS,
        Help "Test, 0: disable, 1: enable, Setting this option disables CPU replacement polling loop"
    Combo $gPlatformFspPkgTokenSpaceGuid_SendDidMsg, "ME DID Message", &EN_DIS,
        Help "Test, 0: disable, 1: enable, Enable/Disable ME DID Message (disable will prevent the DID message from being sent)"
    Combo $gPlatformFspPkgTokenSpaceGuid_DisableMessageCheck, "Check HECI message before send", &EN_DIS,
        Help "Test, 0: disable, 1: enable, Enable/Disable message check."
    Combo $gPlatformFspPkgTokenSpaceGuid_SkipMbpHob, "Skip MBP HOB", &EN_DIS,
        Help "Test, 0: disable, 1: enable, Enable/Disable MOB HOB."
    Combo $gPlatformFspPkgTokenSpaceGuid_HeciCommunication2, "HECI2 Interface Communication", &EN_DIS,
        Help "Test, 0: disable, 1: enable, Adds or Removes HECI2 Device from PCI space."
    Combo $gPlatformFspPkgTokenSpaceGuid_KtDeviceEnable, "Enable KT device", &EN_DIS,
        Help "Test, 0: disable, 1: enable, Enable or Disable KT device."
    Combo $gPlatformFspPkgTokenSpaceGuid_SkipCpuReplacementCheck, "Skip CPU replacement check", &EN_DIS,
        Help "Test, 0: disable, 1: enable, Setting this option to skip CPU replacement check"
EndPage

Page "ME (Post-Mem)"
    Combo $gPlatformFspPkgTokenSpaceGuid_Heci3Enabled, "HECI3 state", &EN_DIS,
        Help "The HECI3 state from Mbp for reference in S3 path or when MbpHob is not installed. 0: disable, 1: enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_AmtEnabled, "AMT Switch", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, Enable or disable AMT functionality."
    Combo $gPlatformFspPkgTokenSpaceGuid_WatchDogEnabled, "WatchDog Timer Switch", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, Enable or disable WatchDog timer. Setting is invalid if AmtEnabled is 0."
    Combo $gPlatformFspPkgTokenSpaceGuid_ManageabilityMode, "Manageability Mode set by Mebx", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, Enable or disable Manageability Mode."
    Combo $gPlatformFspPkgTokenSpaceGuid_FwProgress, "PET Progress", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, Enable/Disable PET Events Progress to receive PET Events. Setting is invalid if AmtEnabled is 0."
    Combo $gPlatformFspPkgTokenSpaceGuid_AmtSolEnabled, "SOL Switch", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, Serial Over Lan enable/disable state by Mebx. Setting is invalid if AmtEnabled is 0."
    EditNum $gPlatformFspPkgTokenSpaceGuid_WatchDogTimerOs, "OS Timer", HEX,
        Help "16 bits Value, Set OS watchdog timer. Setting is invalid if AmtEnabled is 0."
             "Valid range: 0x00 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_WatchDogTimerBios, "BIOS Timer", HEX,
        Help "16 bits Value, Set BIOS watchdog timer. Setting is invalid if AmtEnabled is 0."
             "Valid range: 0x00 ~ 0xFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_RemoteAssistance, "Remote Assistance Trigger Availablilty", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, Remote Assistance enable/disable state by Mebx."
    Combo $gPlatformFspPkgTokenSpaceGuid_AmtKvmEnabled, "KVM Switch", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, KVM enable/disable state by Mebx. Setting is invalid if AmtEnabled is 0."
    Combo $gPlatformFspPkgTokenSpaceGuid_ForcMebxSyncUp, "KVM Switch", &EN_DIS,
        Help "Enable/Disable. 0: Disable, 1: enable, KVM enable/disable state by Mebx."
    Combo $gPlatformFspPkgTokenSpaceGuid_MeUnconfigOnRtcClear, "ME Unconfig on RTC clear", &gPlatformFspPkgTokenSpaceGuid_MeUnconfigOnRtcClear,
        Help "0: Disable ME Unconfig On Rtc Clear. <b>1: Enable ME Unconfig On Rtc Clear</b>. 2: Cmos is clear, status unkonwn. 3: Reserved"
EndPage

Page "GBETSN"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTsnEnable, "Enable PCH TSN", &EN_DIS,
        Help "Enable/disable TSN on the PCH."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTsnGbeMultiVcEnable, "PCH TSN Multi VC Enable", &EN_DIS,
        Help "Enable/Disable PCH TSN GBE Multiple Virtual Channel"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTsnGbeLinkSpeed, "PCH TSN Link Speed", &gPlatformFspPkgTokenSpaceGuid_PchTsnGbeLinkSpeed,
        Help "Set PCH TSN Link Speed."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchTsnGbeSgmiiEnable, "PCH TSN SGMII Support", &EN_DIS,
        Help "Enable/disable SGMII support"
    Combo $gPlatformFspPkgTokenSpaceGuid_PseTsnGbeMultiVcEnable, "PSE TSN Multi VC Enable", &EN_DIS,
        Help "Enable/Disable PSE TSN GBE Multiple Virtual Channel"
    Combo $gPlatformFspPkgTokenSpaceGuid_PseTsnGbeLinkSpeed, "PSE TSN Link Speed", &gPlatformFspPkgTokenSpaceGuid_PseTsnGbeLinkSpeed,
        Help "Set TSN Link Speed."
    Combo $gPlatformFspPkgTokenSpaceGuid_PseTsnGbeSgmiiEnable, "PSE TSN SGMII Support", &EN_DIS,
        Help "Enable/disable SGMII support"
    Combo $gPlatformFspPkgTokenSpaceGuid_PseTsnGbePhyInterfaceType, "PSE TSN Phy Interface Type", &gPlatformFspPkgTokenSpaceGuid_PseTsnGbePhyInterfaceType,
        Help "Set PSE TSN Phy Interface Type"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TsnMacAddrBase, "Tsn Mac Address Sub Region Base", HEX,
        Help "Base address of TSN MAC Address Sub Region"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TsnMacAddrSize, "Tsn Mac Address Sub Region Size", HEX,
        Help "Size of TSN MAC Address Sub Region"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PseTsnIpConfigBase, "PSE Tsn Ip Config Sub Region Base", HEX,
        Help "Base address of PSE TSN IP Config Sub Region"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PseTsnIpConfigSize, "PSE Tsn Ip Config Sub Region Size", HEX,
        Help "Size of PSE TSN IP Config Sub Region"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TsnConfigBase, "Tsn Config Sub Region Base", HEX,
        Help "Base address of TSN Config Sub Region"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TsnConfigSize, "Tsn Config Sub Region Size", HEX,
        Help "Size of TSN Config Sub Region"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PseGbeDllOverride, "PSE GBE0 DLL OVERRIDE", &EN_DIS,
        Help "Enable/Disable PSE GBE DLL OVERRIDE"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PseGbeTxDelay, "PSE GBE TX_Delay", HEX,
        Help "PSE GBE TX_Delay configuration."
             "Valid range: 0x00 ~ 0x3F"
EndPage

Page "PSE"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseLogOutputChannel, "PCH PSE Log Output Channel", HEX,
        Help "Set PSE Log Output Channel. 0: internal memory; 1 to 6: UART channels; Other: shut down"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseLogOutputSize, "PCH PSE Log Output Size", HEX,
        Help "Set PSE Log Output Size"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseLogOutputOffset, "PCH PSE Log Output Offset", HEX,
        Help "Set PSE Log Output Offset"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseOobProvDone, "PCH PSE OOB Prov State Offset", HEX,
        Help "Set PSE OOB Prov State Offset"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2sEnable, "Enable PCH PSE I2S pins assigned", HEX,
        Help "Set if PSE I2S native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2sTxPinMux, "PchPseI2sTxPinMux", HEX,
        Help "Select PSE I2S Tx pin muxing. Refer to GPIO_*_MUXING_PSE_I2Sx_TXD* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2sRxPinMux, "PchPseI2sRxPinMux", HEX,
        Help "Select PSE I2S Rx pin muxing. Refer to GPIO_*_MUXING_PSE_I2Sx_RXD* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2sSfrmPinMux, "PchPseI2sSfrmPinMux", HEX,
        Help "Select PSE I2S Sfrm pin muxing. Refer to GPIO_*_MUXING_PSE_I2Sx_SFRM* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2sSclkPinMux, "PchPseI2sSclkPinMux", HEX,
        Help "Select PSE I2S Sclk pin muxing. Refer to GPIO_*_MUXING_PSE_I2Sx_SCLK* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPsePwmEnable, "Enable PCH PSE PWM pins assigned", HEX,
        Help "Set if PSE PWM native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPsePwmPinEnable, "PchPsePwmPinEnable", HEX,
        Help "Set PWM pin to PSE PWM native function. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPsePwmPinMux, "PchPsePwmPinMux", HEX,
        Help "Select PSE Pwm pin muxing start from PWM0 to PWM15. Refer to GPIO_*_MUXING_PSE_PWM* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseUartEnable, "Enable PCH PSE UART pins assigned", HEX,
        Help "Set if PSE UART native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseHsuartEnable, "Enable PCH PSE HSUART pins assigned", HEX,
        Help "Set if PSE HSUART native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseQepEnable, "Enable PCH PSE QEP pins assigned", HEX,
        Help "Set if PSE QEP native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseDmaEnable, "Enable PCH PSE DMA pins assigned", HEX,
        Help "Set if PSE DMA native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseGbeEnable, "Enable PCH PSE GBE pins assigned", HEX,
        Help "Set if PSE GBE native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2cEnable, "Enable PCH PSE I2C pins assigned", HEX,
        Help "Set if PSE I2C native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiEnable, "Enable PCH PSE SPI pins assigned", HEX,
        Help "Set if PSE SPI native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs0Enable, "Enable PCH PSE SPI CS0 pins assigned", HEX,
        Help "Set if PSE SPI CS0 pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs1Enable, "Enable PCH PSE SPI CS1 pins assigned", HEX,
        Help "Set if PSE SPI CS1 pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiMosiPinMux, "PchPseSpiMosiPinMux", HEX,
        Help "Select PSE Spi Mosi pin muxing. Refer to GPIO_*_MUXING_PSE_SPIx_MOSI* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiMisoPinMux, "PchPseSpiMisoPinMux", HEX,
        Help "Select PSE Spi Miso pin muxing. Refer to GPIO_*_MUXING_PSE_SPIx_MISO* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiClkPinMux, "PchPseSpiClkPinMux", HEX,
        Help "Select PSE Spi Clk pin muxing. Refer to GPIO_*_MUXING_PSE_SPIx_SCLK* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs0PinMux, "PchPseSpiCs0PinMux", HEX,
        Help "Select PSE Spi Cs pin muxing. Refer to GPIO_*_MUXING_PSE_SPIx_Cs* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiCs1PinMux, "PchPseSpiCs1PinMux", HEX,
        Help "Select PSE Spi Cs pin muxing. Refer to GPIO_*_MUXING_PSE_SPIx_Cs* for possible values."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiDelayRxClk, "Enable PCH PSE SPI Delay RxClk", HEX,
        Help "Set if PSE SPI native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0x0A"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseAdcEnable, "Enable PCH PSE ADC pins assigned", HEX,
        Help "Set if PSE ADC native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseCanEnable, "Enable PCH PSE CAN pins assigned", HEX,
        Help "Set if PSE CAN native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2sSbInterruptEnable, "Enable PCH PSE I2S sideband interrupt", HEX,
        Help "Set if PSE I2S are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPsePwmSbInterruptEnable, "Enable PCH PSE PWM sideband interrupt", HEX,
        Help "Set if PSE PWM are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseUartSbInterruptEnable, "Enable PCH PSE UART sideband interrupt", HEX,
        Help "Set if PSE UART are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseQepSbInterruptEnable, "Enable PCH PSE QEP sideband interrupt", HEX,
        Help "Set if PSE QEP are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseDmaSbInterruptEnable, "Enable PCH PSE DMA sideband interrupt", HEX,
        Help "Set if PSE DMA are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseI2cSbInterruptEnable, "Enable PCH PSE I2C sideband interrupt", HEX,
        Help "Set if PSE I2C are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseSpiSbInterruptEnable, "Enable PCH PSE SPI sideband interrupt", HEX,
        Help "Set if PSE SPI are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseAdcSbInterruptEnable, "Enable PCH PSE ADC sideband interrupt", HEX,
        Help "Set if PSE ADC are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseLh2PseSbInterruptEnable, "Enable PCH PSE LH2OSE sideband interrupt", HEX,
        Help "Set if PSE LH2OSE are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseCanSbInterruptEnable, "Enable PCH PSE CAN sideband interrupt", HEX,
        Help "Set if PSE CAN are to be set to sideband interrupt. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTimedGpioEnable, "Enable PCH PSE Timed GPIO pins assigned", HEX,
        Help "Set if PSE Timed GPIO native pins and ownership are to be enabled by BIOS. 0: Disable/pins are not owned by PSE/host; 1: Pins are muxed to PSE IP, the IO is owned by PSE; 2: Pins are muxed to PSE IP, the IO is owned by host;"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTimedGpioPinAllocation, "Enable PCH PSE Timed GPIO 20 pins allocation", HEX,
        Help "Allocate 20 pins for PCH PSE Timed GPIO. 0: Top 20 pins; 1: Mid 20 pins; 2: Lower 20 pins."
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTimedGpioPinEnable, "Enable PCH PSE Timed GPIO Pin to PSE TGPIO native function", HEX,
        Help "Set TGPIO pin to PSE TGPIO native function. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio6PinMux, "Pch Pse Tgpio6 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio7PinMux, "Pch Pse Tgpio7 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio8PinMux, "Pch Pse Tgpio8 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio9PinMux, "Pch Pse Tgpio9 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio10PinMux, "Pch Pse Tgpio10 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio11PinMux, "Pch Pse Tgpio11 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio12PinMux, "Pch Pse Tgpio12 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio13PinMux, "Pch Pse Tgpio13 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio14PinMux, "Pch Pse Tgpio14 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio15PinMux, "Pch Pse Tgpio15 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio16PinMux, "Pch Pse Tgpio16 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio17PinMux, "Pch Pse Tgpio17 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio18PinMux, "Pch Pse Tgpio18 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseTgpio19PinMux, "Pch Pse Tgpio19 Pin Mux", HEX,
        Help "Select PSE Timed Gpio pin muxing. Refer to GPIO_*_MUXING_PSE_TGPIO* for possible values."
             "Valid range: 0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseJtagEnabled, "Enable PSE JTAG debug option", HEX,
        Help "Set if to enable JTAG debug feature for PSE. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseJtagPinMux, "Enable PSE JTAG pin option", HEX,
        Help "This option is used to enable or disable PSE JTAG pin pad mode. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseShellEnabled, "Enable PSE SHELL option", HEX,
        Help "Set if to enable PSE Shell feature. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseEcliteEnabled, "Enable PSE ECLITE option", HEX,
        Help "Set if to enable PSE Eclite feature. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseOobEnabled, "Enable PSE OOB option", HEX,
        Help "Set if to enable PSE OOB feature. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_CpuTempSensorReadEnable, "Enable CPU Temperature Read", HEX,
        Help "Set to enable CPU Temperature Read feature. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseWoLEnabled, "Enable PSE WoL option", HEX,
        Help "Set if to enable PSE WoL feature. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_PchPseAicEnabled, "Enable PSE AIC SPI1 option", HEX,
        Help "Set if to enable PSE AIC SPI1. 0: Disable; 1: Enable."
             "Valid range: 0x0 ~ 0xFF"
EndPage

Page "TCC"
    Combo $gPlatformFspPkgTokenSpaceGuid_TccModeEnablePreMem, "Tcc Tuning enable/disable", &EN_DIS,
        Help "<b>@deprecated</b> - Not used and has no effect, Please use DSO Tuning and Software SRAM"
    Combo $gPlatformFspPkgTokenSpaceGuid_TccTuningEnable, "Tcc Tuning enable/disable", &EN_DIS,
        Help "<b>@deprecated</b> - Not used and has no effect, Please use DSO Tuning and Software SRAM"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgBasePreMem, "Tcc Cache Config File Base Address", HEX,
        Help "Tcc (Time Coordinated Computing) Cache Config File File Base Address"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgSizePreMem, "Tcc Cache Config File Size", HEX,
        Help "Tcc (Time Coordinated Computing) Cache Config File Size"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgBasePreMem, "Tcc Stream Config File Base Address", HEX,
        Help "Tcc (Time Coordinated Computing) Stream Config File Base Address"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgSizePreMem, "Tcc Stream Config File Size", HEX,
        Help "Tcc (Time Coordinated Computing) Stream Config File Size"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SoftwareSramEnPreMem, "Software SRAM enable/disable", &EN_DIS,
        Help "Enable will allocate part of LLC as SSRAM. If Cache Configuration Subregion is available, it will allocate base off Cache Configuration Subregion"
    Combo $gPlatformFspPkgTokenSpaceGuid_DsoTuningEnPreMem, "Data Streams Optimizer enable/disable", &EN_DIS,
        Help "Enable will utilize DSO Subregion to tune system."
    Combo $gPlatformFspPkgTokenSpaceGuid_TccErrorLogEnPreMem, "TCC Error Log enable/disable", &EN_DIS,
        Help "Enable will log errors from TCC Flow."
    Combo $gPlatformFspPkgTokenSpaceGuid_TccModeEnable, "Tcc Tuning enable/disable", &EN_DIS,
        Help "<b>@deprecated</b> - Not used and has no effect, Please use DSO Tuning and Software SRAM"
    Combo $gPlatformFspPkgTokenSpaceGuid_PsfTccEnable, "PSF Tcc", &EN_DIS,
        Help "Psf Tcc (Time Coordinated Computing) Enable will decrease psf transaction latency by disable some psf power management features, 0: Disable, 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_TccModeInitFlag, "TCC Mode Default Flag", &EN_DIS,
        Help "Variable to determine TCC mode default value, 0: Disable, 1: Enable"
    Combo $gPlatformFspPkgTokenSpaceGuid_TccTuningEnable, "Tcc Tuning enable/disable", &EN_DIS,
        Help "<b>@deprecated</b> - Not used and has no effect, Please use DSO Tuning and Software SRAM"
    Combo $gPlatformFspPkgTokenSpaceGuid_IfuEnable, "IFU enable/disable", &EN_DIS,
        Help "Enable or Disable Instruction Fetch Unit(IFU). When enabled, Instructions will be prefetch to the cache."
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccBiosCfgBase, "Tcc BIOS Config File Base Address", HEX,
        Help "Tcc (Time Coordinated Computing) TCC BIOS Config File Base Address"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccBiosCfgSize, "Tcc BIOS Config File Size", HEX,
        Help "Tcc (Time Coordinated Computing) TCC BIOS Config File Size"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgBase, "Tcc Cache Config File Base Address", HEX,
        Help "Tcc (Time Coordinated Computing) Cache Config File Base Address"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccCacheCfgSize, "Tcc Cache Config File Size", HEX,
        Help "Tcc (Time Coordinated Computing) Cache Config File Size"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgBase, "Tcc Stream Buffer Config File Base Address", HEX,
        Help "Tcc (Time Coordinated Computing) Stream Buffer Config File Base Address"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccStreamCfgSize, "Tcc Stream Buffer Config File Size", HEX,
        Help "Tcc (Time Coordinated Computing) Stream Buffer Config File Size"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccCrlBinBase, "Tcc CRL Binary File Base Address", HEX,
        Help "Tcc (Time Coordinated Computing) CRL Binary File Base Address"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TccCrlBinSize, "Tcc CRL Binary File Size", HEX,
        Help "Tcc (Time Coordinated Computing) CRL Binary Config File Size"
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_SoftwareSramEn, "Software SRAM enable/disable", &EN_DIS,
        Help "Enable will allocate part of LLC as SSRAM. If Cache Configuration Subregion is available, it will allocate base off Cache Configuration Subregion"
    Combo $gPlatformFspPkgTokenSpaceGuid_DsoTuningEn, "Data Streams Optimizer enable/disable", &EN_DIS,
        Help "Enable will utilize DSO Subregion to tune system."
    Combo $gPlatformFspPkgTokenSpaceGuid_TccErrorLogEn, "TCC Error Log enable/disable", &EN_DIS,
        Help "@deprecated- only need to set fspm upd TccErrorLogEnPreMem"
EndPage

Page "Debug"
    Combo $gPlatformFspPkgTokenSpaceGuid_PlatformDebugConsent, "Platform Debug Consent", &gPlatformFspPkgTokenSpaceGuid_PlatformDebugConsent,
        Help "To 'opt-in' for debug, please select 'Enabled' with the desired debug probe type. Enabling this BIOS option may alter the default value of other debug-related BIOS options.\Manual: Do not use Platform Debug Consent to override other debug-relevant policies, but the user must set each debug option manually, aimed at advanced users.\nNote: DCI OOB (aka BSSB) uses CCA probe;[DCI OOB+DbC] and [USB2 DbC] have the same setting."
    Combo $gPlatformFspPkgTokenSpaceGuid_DciEn, "DCI Enable", &EN_DIS,
        Help "Determine if to enable DCI debug from host"
    Combo $gPlatformFspPkgTokenSpaceGuid_DciDbcMode, "DCI DbC Mode", &gPlatformFspPkgTokenSpaceGuid_DciDbcMode,
        Help "Disabled: Clear both USB2/3DBCEN; USB2: set USB2DBCEN; USB3: set USB3DBCEN; Both: Set both USB2/3DBCEN; No Change: Comply with HW value"
    Combo $gPlatformFspPkgTokenSpaceGuid_DciModphyPg, "Enable DCI ModPHY Pwoer Gate", &EN_DIS,
        Help "Enable ModPHY Pwoer Gate when DCI is enabled"
    Combo $gPlatformFspPkgTokenSpaceGuid_DciUsb3TypecUfpDbg, "USB3 Type-C UFP2DFP Kernel/Platform Debug Support", &gPlatformFspPkgTokenSpaceGuid_DciUsb3TypecUfpDbg,
        Help "This BIOS option enables kernel and platform debug for USB3 interface over a UFP Type-C receptacle, select 'No Change' will do nothing to UFP2DFP setting."
    Combo $gPlatformFspPkgTokenSpaceGuid_SerialIoDebugUartNumber, "UART Number For Debug Purpose", &gPlatformFspPkgTokenSpaceGuid_SerialIoDebugUartNumber,
        Help "UART number for debug purpose. 0:UART0, 1:UART1, 2:UART2, 3:UART3, 4:UART4, 5:UART5, 6:UART6. Note: If UART0 is selected as CNVi BT Core interface, it cannot be used for debug purpose."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDbg2, "Serial IO UART DBG2 table", HEX,
        Help "Enable or disable Serial Io UART DBG2 table, default is Disable; <b>0: Disable;</b> 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_TraceHubMemBase, "Trace Hub Memory Base", HEX,
        Help "If Trace Hub is enabled and trace to memory is desired, BootLoader needs to allocate trace hub memory as reserved and uncacheable, set the base to ensure Trace Hub memory is configured properly."
             "Valid range: 0x0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PmcDbgMsgEn, "PMC Debug Message Enable", &EN_DIS,
        Help "When Enabled, PMC HW will send debug messages to trace hub; When Disabled, PMC HW will never send debug meesages to trace hub. Noted: When Enabled, may not enter S0ix"
    Combo $gPlatformFspPkgTokenSpaceGuid_PchLpcEnhancePort8xhDecoding, "PCH LPC Enhance the port 8xh decoding", &EN_DIS,
        Help "Original LPC only decodes one byte of port 80h."
    Combo $gPlatformFspPkgTokenSpaceGuid_PchPort80Route, "PCH Port80 Route", &EN_DIS,
        Help "Control where the Port 80h cycles are sent, 0: LPC; 1: PCI."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PcdDebugInterfaceFlags, "Debug Interfaces", HEX,
        Help "Debug Interfaces. BIT0-RAM, BIT1-UART, BIT3-USB3, BIT4-Serial IO, BIT5-TraceHub, BIT2 - Not used."
             "Valid range: 0x00 ~ 0x3F"
    Combo $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugControllerNumber, "Serial Io Uart Debug Controller Number", &gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugControllerNumber,
        Help "Select SerialIo Uart Controller for debug. Note: If UART0 is selected as CNVi BT Core interface, it cannot be used for debug purpose."
    Combo $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugAutoFlow, "Serial Io Uart Debug Auto Flow", &EN_DIS,
        Help "Enables UART hardware flow control, CTS and RTS lines."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugBaudRate, "Serial Io Uart Debug BaudRate", DEC,
        Help "Set default BaudRate Supported from 0 - default to 6000000. Recommended values 9600, 19200, 57600, 115200, 460800, 921600, 1500000, 1843200, 3000000, 3686400, 6000000"
             "Valid range: 0 ~ 6000000"
    Combo $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugParity, "Serial Io Uart Debug Parity", &gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugParity,
        Help "Set default Parity."
    Combo $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugStopBits, "Serial Io Uart Debug Stop Bits", &gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugStopBits,
        Help "Set default stop bits."
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugDataBits, "Serial Io Uart Debug Data Bits", HEX,
        Help "Set default word length. 0: Default, 5,6,7,8"
             "Valid range: 0x0 ~ 0x08"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SerialIoUartDebugMmioBase, "Serial Io Uart Debug Mmio Base", HEX,
        Help "Select SerialIo Uart default MMIO resource in SEC/PEI phase when PcdSerialIoUartMode = SerialIoUartPci."
             "Valid range: 0 ~ 0xFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugBaudRate, "PcdSerialDebugBaudRate", &gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugBaudRate,
        Help "Baud Rate for Serial Debug Messages. 3:9600, 4:19200, 6:56700, 7:115200."
    Combo $gPlatformFspPkgTokenSpaceGuid_CpuCrashLogEnable, "Enable/Disable CrashLog", &EN_DIS,
        Help "Enable(Default): Enable CPU CrashLog, Disable: Disable CPU CrashLog"
    Combo $gPlatformFspPkgTokenSpaceGuid_PtmEnabled, "Enable/Disable PTM", &EN_DIS,
        Help "This policy will enable/disable Precision Time Measurement for TCSS PCIe Root Ports"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpLtrEnable, "PCIE RP Ltr Enable", HEX,
        Help "Latency Tolerance Reporting Mechanism."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpSnoopLatencyOverrideMode, "PCIE RP Snoop Latency Override Mode", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Mode."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpSnoopLatencyOverrideMultiplier, "PCIE RP Snoop Latency Override Multiplier", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Multiplier."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpSnoopLatencyOverrideValue, "PCIE RP Snoop Latency Override Value", HEX,
        Help "Latency Tolerance Reporting, Snoop Latency Override Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    Combo $gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugLevel, "PcdSerialDebugLevel", &gPlatformFspPkgTokenSpaceGuid_PcdSerialDebugLevel,
        Help "Serial Debug Message Level. 0:Disable, 1:Error Only, 2:Error & Warnings, 3:Load, Error, Warnings & Info, 4:Load, Error, Warnings, Info & Event, 5:Load, Error, Warnings, Info & Verbose."
    EditNum $gPlatformFspPkgTokenSpaceGuid_PostCodeOutputPort, "Post Code Output Port", HEX,
        Help "This option configures Post Code Output Port"
             "Valid range: 0x0 ~ 0xFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpNonSnoopLatencyOverrideMode, "PCIE RP Non Snoop Latency Override Mode", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Mode."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpNonSnoopLatencyOverrideMultiplier, "PCIE RP Non Snoop Latency Override Multiplier", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Multiplier."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpNonSnoopLatencyOverrideValue, "PCIE RP Non Snoop Latency Override Value", HEX,
        Help "Latency Tolerance Reporting, Non-Snoop Latency Override Value."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpForceLtrOverride, "Force LTR Override", HEX,
        Help "Force LTR Override."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_SaPcieItbtRpLtrConfigLock, "PCIE RP Ltr Config Lock", HEX,
        Help "0: Disable; 1: Enable."
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ProcessorTraceMemBase, "Base of memory region allocated for Processor Trace", HEX,
        Help "Base address of memory region allocated for Processor Trace. Processor Trace requires 2^N alignment and size in bytes per thread, from 4KB to 128MB. <b>0: Disable</b>"
             "Valid range: 0x00 ~ 0xFFFFFFFFFFFFFFFF"
    EditNum $gPlatformFspPkgTokenSpaceGuid_ProcessorTraceMemLength, "Memory region allocation for Processor Trace", HEX,
        Help "Length in bytes of memory region allocated for Processor Trace. Processor Trace requires 2^N alignment and size in bytes per thread, from 4KB to 128MB. <b>0: Disable</b>"
             "Valid range: 0x00 ~ 0xFFFFFFFF"
EndPage

