Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 16:23:31 2024
| Host         : eecs-digital-05 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (10)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.687     -423.368                     73                36765       -0.450       -7.186                     16                36765        0.538        0.000                       0                 18087  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_mig_cw_fast      {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast            0.611        0.000                      0                15375        0.132        0.000                      0                15375        3.000        0.000                       0                  7555  
    clk_pixel_cw_hdmi       -9.687     -334.615                     41                21358        0.003        0.000                      0                21358        6.234        0.000                       0                 10511  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast                                                                                                                                                     2.845        0.000                       0                     2  
  clk_mig_cw_fast                                                                                                                                                        2.845        0.000                       0                     2  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi       -4.100      -88.754                     32                   32       -0.450       -7.186                     16                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000                wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000                wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 audio_processor/bandpasser/partial_acc20__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/bandpasser/partial_acc2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 7.718ns (83.894%)  route 1.482ns (16.106%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 7.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.584    -3.108    audio_processor/bandpasser/clk_100_passthrough
                         DSP48E1                                      r  audio_processor/bandpasser/partial_acc20__1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     1.098 r  audio_processor/bandpasser/partial_acc20__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     1.153    audio_processor/bandpasser/partial_acc20__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     2.671 r  audio_processor/bandpasser/partial_acc20__2/P[0]
                         net (fo=2, unplaced)         0.800     3.471    audio_processor/bandpasser/partial_acc20__2_n_105
                         LUT2 (Prop_lut2_I0_O)        0.124     3.595 r  audio_processor/bandpasser/partial_acc20_carry_i_3/O
                         net (fo=1, unplaced)         0.000     3.595    audio_processor/bandpasser/partial_acc20_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.145 r  audio_processor/bandpasser/partial_acc20_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.154    audio_processor/bandpasser/partial_acc20_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.268 r  audio_processor/bandpasser/partial_acc20_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.268    audio_processor/bandpasser/partial_acc20_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.382 r  audio_processor/bandpasser/partial_acc20_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.382    audio_processor/bandpasser/partial_acc20_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.496 r  audio_processor/bandpasser/partial_acc20_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.496    audio_processor/bandpasser/partial_acc20_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.610 r  audio_processor/bandpasser/partial_acc20_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.610    audio_processor/bandpasser/partial_acc20_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.724 r  audio_processor/bandpasser/partial_acc20_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    audio_processor/bandpasser/partial_acc20_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.838 r  audio_processor/bandpasser/partial_acc20_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.838    audio_processor/bandpasser/partial_acc20_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.167 r  audio_processor/bandpasser/partial_acc20_carry__6/O[3]
                         net (fo=1, unplaced)         0.618     5.785    audio_processor/bandpasser/partial_acc20_carry__6_n_4
                         LUT2 (Prop_lut2_I1_O)        0.307     6.092 r  audio_processor/bandpasser/partial_acc2[47]_i_2/O
                         net (fo=1, unplaced)         0.000     6.092    audio_processor/bandpasser/partial_acc2[47]_i_2_n_0
                         FDRE                                         r  audio_processor/bandpasser/partial_acc2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     5.916 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.676    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     6.767 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.439     7.206    audio_processor/bandpasser/clk_100_passthrough
                         FDRE                                         r  audio_processor/bandpasser/partial_acc2_reg[47]/C
                         clock pessimism             -0.459     6.747    
                         clock uncertainty           -0.074     6.674    
                         FDRE (Setup_fdre_C_D)        0.029     6.703    audio_processor/bandpasser/partial_acc2_reg[47]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  0.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/final_divider/dividend_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/final_divider/dividend_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.149%)  route 0.133ns (34.851%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.114    -0.919    audio_processor/my_yinner/final_divider/clk_100_passthrough
                         FDRE                                         r  audio_processor/my_yinner/final_divider/dividend_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.778 f  audio_processor/my_yinner/final_divider/dividend_reg[27]/Q
                         net (fo=3, unplaced)         0.133    -0.645    audio_processor/my_yinner/final_divider/dividend[27]
                         LUT2 (Prop_lut2_I1_O)        0.045    -0.600 r  audio_processor/my_yinner/final_divider/dividend[27]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.600    audio_processor/my_yinner/final_divider/dividend[27]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.537 r  audio_processor/my_yinner/final_divider/dividend_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.537    audio_processor/my_yinner/final_divider/dividend_reg[27]_i_1_n_4
                         FDRE                                         r  audio_processor/my_yinner/final_divider/dividend_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.259    -0.587    audio_processor/my_yinner/final_divider/clk_100_passthrough
                         FDRE                                         r  audio_processor/my_yinner/final_divider/dividend_reg[27]/C
                         clock pessimism             -0.187    -0.774    
                         FDRE (Hold_fdre_C_D)         0.105    -0.669    audio_processor/my_yinner/final_divider/dividend_reg[27]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           41  Failing Endpoints,  Worst Slack       -9.687ns,  Total Violation     -334.615ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.687ns  (required time - arrival time)
  Source:                 note_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        22.864ns  (logic 11.128ns (48.669%)  route 11.736ns (51.331%))
  Logic Levels:           23  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 10.890 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.892ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.584    -3.108    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.480    -4.587 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -3.788    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10511, unplaced)     0.800    -2.892    clk_pixel
                         FDRE                                         r  note_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -2.436 r  note_in_reg[5]/Q
                         net (fo=9, unplaced)         1.006    -1.430    my_game/ball/in_sphere1_i_7[4]
                         LUT6 (Prop_lut6_I0_O)        0.295    -1.135 r  my_game/ball/in_sphere1_i_15/O
                         net (fo=16, unplaced)        0.503    -0.632    mvg/in_sphere1__1_0
                         LUT2 (Prop_lut2_I1_O)        0.124    -0.508 r  mvg/in_sphere1_i_8/O
                         net (fo=1, unplaced)         0.000    -0.508    mvg/in_sphere1_i_8_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.042 r  mvg/in_sphere1_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.042    mvg/in_sphere1_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     0.390 r  mvg/in_sphere1_i_1/O[1]
                         net (fo=4, unplaced)         0.800     1.190    my_game/ball/in_sphere1__1_0[9]
                         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     5.405 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.460    my_game/ball/in_sphere1__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.978 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, unplaced)         0.800     7.777    my_game/ball/in_sphere1__1_n_105
                         LUT2 (Prop_lut2_I0_O)        0.124     7.901 r  my_game/ball/tmds_out[7]_i_66/O
                         net (fo=1, unplaced)         0.000     7.901    my_game/ball/tmds_out[7]_i_66_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.451 r  my_game/ball/tmds_out_reg[7]_i_51/CO[3]
                         net (fo=1, unplaced)         0.009     8.460    my_game/ball/tmds_out_reg[7]_i_51_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.789 r  my_game/ball/tmds_out_reg[7]_i_37/O[3]
                         net (fo=1, unplaced)         0.618     9.407    my_game/ball/tmds_out_reg[7]_i_37_n_4
                         LUT2 (Prop_lut2_I1_O)        0.307     9.714 r  my_game/ball/tmds_out[7]_i_14/O
                         net (fo=1, unplaced)         0.000     9.714    my_game/ball/tmds_out[7]_i_14_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.115 r  my_game/ball/tmds_out_reg[7]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.115    my_game/ball/tmds_out_reg[7]_i_9_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.371 r  my_game/ball/tmds_out_reg[7]_i_10/O[2]
                         net (fo=1, unplaced)         0.967    11.338    my_game/ball/in_sphere0[26]
                         LUT6 (Prop_lut6_I2_O)        0.301    11.639 f  my_game/ball/tmds_out[7]_i_7/O
                         net (fo=3, unplaced)         0.467    12.106    my_game/ball/tmds_out[7]_i_7_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124    12.230 f  my_game/ball/tmds_out[1]_i_15/O
                         net (fo=1, unplaced)         0.449    12.679    my_game/ball/tmds_out[1]_i_15_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    12.803 r  my_game/ball/tmds_out[1]_i_3/O
                         net (fo=14, unplaced)        0.716    13.519    mvg/tmds_out_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    13.643 r  mvg/tmds_out[0]_i_2/O
                         net (fo=16, unplaced)        0.956    14.599    my_game/back/tmds_out_reg[0][0]
                         LUT3 (Prop_lut3_I2_O)        0.124    14.723 r  my_game/back/tmds_out[7]_i_3/O
                         net (fo=4, unplaced)         0.926    15.649    my_game/back/tmds_out[0]_i_2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.773 r  my_game/back/tmds_out[9]_i_2/O
                         net (fo=12, unplaced)        0.497    16.270    my_game/back/tmds_out[9]_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    16.394 r  my_game/back/count[4]_i_15__0/O
                         net (fo=7, unplaced)         0.937    17.331    my_game/back/count[4]_i_15__0_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    17.455 r  my_game/back/count[4]_i_18/O
                         net (fo=3, unplaced)         0.920    18.375    my_game/back/count[4]_i_18_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    18.499 r  my_game/back/count[4]_i_8__0/O
                         net (fo=1, unplaced)         1.111    19.610    my_game/back/count[4]_i_8__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.734 r  my_game/back/count[4]_i_3/O
                         net (fo=1, unplaced)         0.000    19.734    my_game/back/count[4]_i_3_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.238    19.972 r  my_game/back/count_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000    19.972    tmds_red/D[3]
                         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893     9.384 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.439    10.674    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290     9.384 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10511, unplaced)     0.655    10.890    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.459    10.431    
                         clock uncertainty           -0.210    10.221    
                         FDRE (Setup_fdre_C_D)        0.064    10.285    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.285    
                         arrival time                         -19.972    
  -------------------------------------------------------------------
                         slack                                 -9.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.239ns (33.796%)  route 0.468ns (66.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.114    -0.919    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.477    -1.397 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10511, unplaced)     0.210    -0.824    red_ser/clk_pixel
                         FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.683 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, unplaced)         0.131    -0.551    red_ser/blue_ser/pwup_rst
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.453 r  red_ser/primary_i_1/O
                         net (fo=6, unplaced)         0.337    -0.116    blue_ser/RST0
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.259    -0.587    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -1.230 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10511, unplaced)     0.355    -0.491    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism             -0.187    -0.679    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559    -0.120    blue_ser/primary
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576               my_game/note_loader/audio_addr_reg_rep_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892              wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234                note_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234                note_in_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538                wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666              wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                wizard_migcam/clkout3_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_mig_cw_fast
  To Clock:  clk_mig_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mig_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845                wizard_migcam/clkout2_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000              wizard_migcam/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845               wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000              wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633               wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :           32  Failing Endpoints,  Worst Slack       -4.100ns,  Total Violation      -88.754ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation       -7.186ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.100ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        3.489ns  (logic 0.875ns (25.079%)  route 2.614ns (74.921%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 1667.455 - 1670.034 ) 
    Source Clock Delay      (SCD):    -3.108ns = ( 1666.892 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584  1672.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612  1665.413 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800  1666.212    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096  1666.308 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.584  1666.892    audio_processor/my_yinner/clk_100_passthrough
                         FDRE                                         r  audio_processor/my_yinner/f_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456  1667.348 r  audio_processor/my_yinner/f_out_reg[14]/Q
                         net (fo=2, unplaced)         0.976  1668.324    audio_processor/my_yinner/f_out_reg[15]_0[14]
                         LUT6 (Prop_lut6_I0_O)        0.295  1668.619 r  audio_processor/my_yinner/note_in[15]_i_4/O
                         net (fo=1, unplaced)         1.111  1669.730    audio_processor/my_yinner/note_in[15]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124  1669.854 r  audio_processor/my_yinner/note_in[15]_i_1/O
                         net (fo=16, unplaced)        0.527  1670.381    audio_processor_n_17
                         FDRE                                         r  note_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439  1671.843    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893  1665.950 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760  1666.710    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091  1666.801 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.439  1667.240    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290  1665.950 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760  1666.710    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091  1666.801 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10511, unplaced)     0.655  1667.455    clk_pixel
                         FDRE                                         r  note_in_reg[0]/C
                         clock pessimism             -0.459  1666.996    
                         clock uncertainty           -0.513  1666.484    
                         FDRE (Setup_fdre_C_CE)      -0.202  1666.281    note_in_reg[0]
  -------------------------------------------------------------------
                         required time                       1666.282    
                         arrival time                       -1670.381    
  -------------------------------------------------------------------
                         slack                                 -4.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.450ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.228%)  route 0.145ns (50.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.323    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.719    -1.397 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.059    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.026    -1.033 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.114    -0.919    audio_processor/my_yinner/clk_100_passthrough
                         FDRE                                         r  audio_processor/my_yinner/f_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.778 r  audio_processor/my_yinner/f_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145    -0.633    f0[0]
                         FDRE                                         r  note_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.655    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.885    -1.230 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_migcam/clkout1_buf/O
                         net (fo=7558, unplaced)      0.259    -0.587    wizard_hdmi/CLK
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -0.643    -1.230 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -0.875    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.029    -0.846 r  wizard_hdmi/clkout1_buf/O
                         net (fo=10511, unplaced)     0.355    -0.491    clk_pixel
                         FDRE                                         r  note_in_reg[0]/C
                         clock pessimism             -0.187    -0.679    
                         clock uncertainty            0.513    -0.166    
                         FDRE (Hold_fdre_C_D)        -0.017    -0.183    note_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                 -0.450    





