TimeQuest Timing Analyzer report for MIPS32
Sun Aug 24 01:44:43 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clk'
 12. Slow Model Hold: 'Clk'
 13. Slow Model Minimum Pulse Width: 'Clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Clk'
 24. Fast Model Hold: 'Clk'
 25. Fast Model Minimum Pulse Width: 'Clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 149.5 MHz ; 149.5 MHz       ; Clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clk   ; -5.689 ; -770.973      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clk   ; 0.519 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clk   ; -1.880 ; -1028.340             ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clk'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.689 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 6.732      ;
; -5.546 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 6.589      ;
; -5.357 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.006      ; 6.399      ;
; -5.243 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.012      ; 6.291      ;
; -5.200 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 6.243      ;
; -5.193 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.012      ; 6.241      ;
; -5.156 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 6.199      ;
; -5.141 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.006      ; 6.183      ;
; -5.074 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.001      ; 6.111      ;
; -5.069 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 6.112      ;
; -5.056 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 6.099      ;
; -5.034 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.001      ; 6.071      ;
; -5.028 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.006      ; 6.070      ;
; -5.026 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.012      ; 6.074      ;
; -5.002 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 6.045      ;
; -4.955 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.001      ; 5.992      ;
; -4.937 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.001      ; 5.974      ;
; -4.900 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.012      ; 5.948      ;
; -4.868 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.001      ; 5.905      ;
; -4.860 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.001      ; 5.897      ;
; -4.854 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.006      ; 5.896      ;
; -4.853 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.896      ;
; -4.844 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[31]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.888      ;
; -4.816 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.005      ; 5.857      ;
; -4.783 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.006      ; 5.825      ;
; -4.756 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.800      ;
; -4.752 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[13]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.012      ; 5.800      ;
; -4.746 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[4]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.001      ; 5.783      ;
; -4.693 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]                                                                             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.006      ; 5.735      ;
; -4.668 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[28]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.712      ;
; -4.621 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.006      ; 5.663      ;
; -4.595 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.011      ; 5.642      ;
; -4.537 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[21]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.011      ; 5.584      ;
; -4.532 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[27]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.576      ;
; -4.523 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.567      ;
; -4.502 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[25]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.546      ;
; -4.468 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[24]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.005      ; 5.509      ;
; -4.450 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.011      ; 5.497      ;
; -4.384 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[30]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.428      ;
; -4.380 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.424      ;
; -4.372 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.416      ;
; -4.368 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.004      ; 5.408      ;
; -4.355 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[26]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.399      ;
; -4.342 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[15]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.012      ; 5.390      ;
; -4.287 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[18]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.011      ; 5.334      ;
; -4.266 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[23]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.310      ;
; -4.260 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.303      ;
; -4.233 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.011      ; 5.280      ;
; -4.229 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.273      ;
; -4.225 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.004      ; 5.265      ;
; -4.204 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[22]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.005      ; 5.245      ;
; -4.193 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.236      ;
; -4.191 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.234      ;
; -4.167 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.211      ;
; -4.164 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[20]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.011      ; 5.211      ;
; -4.158 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.202      ;
; -4.136 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.002      ; 5.174      ;
; -4.117 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.160      ;
; -4.114 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; -0.003     ; 5.147      ;
; -4.102 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.004      ; 5.142      ;
; -4.096 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.140      ;
; -4.083 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[19]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; -0.003     ; 5.116      ;
; -4.082 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; -0.003     ; 5.115      ;
; -4.079 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[12]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; -0.003     ; 5.112      ;
; -4.077 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.013      ; 5.126      ;
; -4.075 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.118      ;
; -4.075 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[31]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.017      ; 5.128      ;
; -4.050 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.093      ;
; -4.042 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[30]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.017      ; 5.095      ;
; -4.040 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[13]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; -0.003     ; 5.073      ;
; -4.040 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.083      ;
; -4.036 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.003      ; 5.075      ;
; -4.034 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.078      ;
; -4.027 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.013      ; 5.076      ;
; -4.024 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.068      ;
; -4.023 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.002      ; 5.061      ;
; -4.017 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.061      ;
; -4.015 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.059      ;
; -4.005 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                                        ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; Clk          ; Clk         ; 1.000        ; 0.081      ; 5.051      ;
; -3.990 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 5.034      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.986 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.061     ; 4.961      ;
; -3.981 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[14]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; -0.003     ; 5.014      ;
; -3.975 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 5.018      ;
; -3.965 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10]                                                                                        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM                                                                                                ; Clk          ; Clk         ; 1.000        ; 0.002      ; 5.003      ;
; -3.963 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                                                                                                        ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; Clk          ; Clk         ; 1.000        ; 0.081      ; 5.009      ;
; -3.959 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.004      ; 4.999      ;
; -3.955 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 4.998      ;
; -3.955 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 4.999      ;
; -3.953 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                                        ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2 ; Clk          ; Clk         ; 1.000        ; 0.090      ; 5.008      ;
; -3.953 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                                                                                                        ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1 ; Clk          ; Clk         ; 1.000        ; 0.090      ; 5.008      ;
; -3.953 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.008      ; 4.997      ;
; -3.932 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                               ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.007      ; 4.975      ;
; -3.928 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]                                                                                      ; Clk          ; Clk         ; 1.000        ; 0.006      ; 4.970      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clk'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.519 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2]  ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]       ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[28]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.656 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[1]  ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|RegWrite_WB           ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.927      ;
; 0.665 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.932      ;
; 0.671 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.935      ;
; 0.673 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.938      ;
; 0.695 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.961      ;
; 0.695 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.961      ;
; 0.696 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemtoReg_MEM          ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|MemtoReg_WB           ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.961      ;
; 0.700 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.966      ;
; 0.701 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.965      ;
; 0.701 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.967      ;
; 0.702 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.969      ;
; 0.702 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.969      ;
; 0.708 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.973      ;
; 0.708 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[19]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.973      ;
; 0.709 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.976      ;
; 0.709 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[8]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.974      ;
; 0.710 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[23]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.975      ;
; 0.712 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.978      ;
; 0.732 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[26]     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.999      ;
; 0.800 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.066      ;
; 0.803 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[12]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.070      ;
; 0.809 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0]  ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[7]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.074      ;
; 0.846 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[14]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.111      ;
; 0.848 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.113      ;
; 0.848 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 1.112      ;
; 0.848 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 1.112      ;
; 0.854 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[4]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.120      ;
; 0.857 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.122      ;
; 0.858 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[24]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.123      ;
; 0.859 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]         ; Clk          ; Clk         ; 0.000        ; -0.002     ; 1.123      ;
; 0.860 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[20]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.125      ;
; 0.861 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.127      ;
; 0.875 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.141      ;
; 0.902 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]      ; Clk          ; Clk         ; 0.000        ; 0.007      ; 1.175      ;
; 0.921 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]        ; Clk          ; Clk         ; 0.000        ; -0.003     ; 1.184      ;
; 0.926 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 1.187      ;
; 0.929 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 1.193      ;
; 0.929 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 1.190      ;
; 0.931 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 1.192      ;
; 0.933 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 1.197      ;
; 0.933 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]   ; Clk          ; Clk         ; 0.000        ; -0.003     ; 1.196      ;
; 0.938 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]         ; Clk          ; Clk         ; 0.000        ; -0.005     ; 1.199      ;
; 0.939 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.204      ;
; 0.939 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[31]     ; Clk          ; Clk         ; 0.000        ; -0.002     ; 1.203      ;
; 0.947 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.212      ;
; 0.956 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 1.217      ;
; 0.956 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]        ; Clk          ; Clk         ; 0.000        ; -0.003     ; 1.219      ;
; 0.959 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.224      ;
; 0.960 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]    ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.225      ;
; 0.960 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.225      ;
; 0.960 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.225      ;
; 0.970 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]   ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.238      ;
; 0.971 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]   ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.239      ;
; 0.972 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.239      ;
; 0.976 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]        ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.244      ;
; 0.977 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]    ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.242      ;
; 0.978 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 1.239      ;
; 0.979 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]   ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.247      ;
; 0.980 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.245      ;
; 0.982 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.249      ;
; 0.983 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.251      ;
; 0.984 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]    ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 1.251      ;
; 0.984 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]    ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.249      ;
; 0.984 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.252      ;
; 0.984 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]        ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.252      ;
; 0.984 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[27]      ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.252      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.986 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.251      ;
; 0.988 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.253      ;
; 0.988 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.253      ;
; 0.988 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.253      ;
; 0.989 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[18]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[18]     ; Clk          ; Clk         ; 0.000        ; 0.005      ; 1.260      ;
; 0.990 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.258      ;
; 0.990 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.255      ;
; 0.991 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.259      ;
; 0.991 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.256      ;
; 0.991 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]   ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.259      ;
; 0.991 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[11]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[11]     ; Clk          ; Clk         ; 0.000        ; 0.005      ; 1.262      ;
; 0.992 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]   ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.260      ;
; 0.993 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 1.258      ;
; 0.993 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; Clk          ; Clk         ; 0.000        ; 0.002      ; 1.261      ;
; 0.994 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 1.260      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; Write_Data_WB[*]   ; Clk        ; 4.513 ; 4.513 ; Fall       ; Clk             ;
;  Write_Data_WB[0]  ; Clk        ; 4.513 ; 4.513 ; Fall       ; Clk             ;
;  Write_Data_WB[1]  ; Clk        ; 4.018 ; 4.018 ; Fall       ; Clk             ;
;  Write_Data_WB[2]  ; Clk        ; 4.115 ; 4.115 ; Fall       ; Clk             ;
;  Write_Data_WB[3]  ; Clk        ; 3.901 ; 3.901 ; Fall       ; Clk             ;
;  Write_Data_WB[4]  ; Clk        ; 4.324 ; 4.324 ; Fall       ; Clk             ;
;  Write_Data_WB[5]  ; Clk        ; 4.382 ; 4.382 ; Fall       ; Clk             ;
;  Write_Data_WB[6]  ; Clk        ; 4.037 ; 4.037 ; Fall       ; Clk             ;
;  Write_Data_WB[7]  ; Clk        ; 3.979 ; 3.979 ; Fall       ; Clk             ;
;  Write_Data_WB[8]  ; Clk        ; 4.329 ; 4.329 ; Fall       ; Clk             ;
;  Write_Data_WB[9]  ; Clk        ; 4.439 ; 4.439 ; Fall       ; Clk             ;
;  Write_Data_WB[10] ; Clk        ; 4.468 ; 4.468 ; Fall       ; Clk             ;
;  Write_Data_WB[11] ; Clk        ; 3.929 ; 3.929 ; Fall       ; Clk             ;
;  Write_Data_WB[12] ; Clk        ; 4.358 ; 4.358 ; Fall       ; Clk             ;
;  Write_Data_WB[13] ; Clk        ; 4.345 ; 4.345 ; Fall       ; Clk             ;
;  Write_Data_WB[14] ; Clk        ; 4.071 ; 4.071 ; Fall       ; Clk             ;
;  Write_Data_WB[15] ; Clk        ; 4.330 ; 4.330 ; Fall       ; Clk             ;
;  Write_Data_WB[16] ; Clk        ; 4.513 ; 4.513 ; Fall       ; Clk             ;
;  Write_Data_WB[17] ; Clk        ; 4.050 ; 4.050 ; Fall       ; Clk             ;
;  Write_Data_WB[18] ; Clk        ; 3.853 ; 3.853 ; Fall       ; Clk             ;
;  Write_Data_WB[19] ; Clk        ; 3.903 ; 3.903 ; Fall       ; Clk             ;
;  Write_Data_WB[20] ; Clk        ; 4.025 ; 4.025 ; Fall       ; Clk             ;
;  Write_Data_WB[21] ; Clk        ; 3.632 ; 3.632 ; Fall       ; Clk             ;
;  Write_Data_WB[22] ; Clk        ; 3.868 ; 3.868 ; Fall       ; Clk             ;
;  Write_Data_WB[23] ; Clk        ; 3.591 ; 3.591 ; Fall       ; Clk             ;
;  Write_Data_WB[24] ; Clk        ; 4.133 ; 4.133 ; Fall       ; Clk             ;
;  Write_Data_WB[25] ; Clk        ; 4.137 ; 4.137 ; Fall       ; Clk             ;
;  Write_Data_WB[26] ; Clk        ; 4.438 ; 4.438 ; Fall       ; Clk             ;
;  Write_Data_WB[27] ; Clk        ; 4.329 ; 4.329 ; Fall       ; Clk             ;
;  Write_Data_WB[28] ; Clk        ; 4.377 ; 4.377 ; Fall       ; Clk             ;
;  Write_Data_WB[29] ; Clk        ; 4.090 ; 4.090 ; Fall       ; Clk             ;
;  Write_Data_WB[30] ; Clk        ; 3.563 ; 3.563 ; Fall       ; Clk             ;
;  Write_Data_WB[31] ; Clk        ; 4.009 ; 4.009 ; Fall       ; Clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; Write_Data_WB[*]   ; Clk        ; -3.253 ; -3.253 ; Fall       ; Clk             ;
;  Write_Data_WB[0]  ; Clk        ; -4.001 ; -4.001 ; Fall       ; Clk             ;
;  Write_Data_WB[1]  ; Clk        ; -3.462 ; -3.462 ; Fall       ; Clk             ;
;  Write_Data_WB[2]  ; Clk        ; -3.782 ; -3.782 ; Fall       ; Clk             ;
;  Write_Data_WB[3]  ; Clk        ; -3.599 ; -3.599 ; Fall       ; Clk             ;
;  Write_Data_WB[4]  ; Clk        ; -3.793 ; -3.793 ; Fall       ; Clk             ;
;  Write_Data_WB[5]  ; Clk        ; -3.779 ; -3.779 ; Fall       ; Clk             ;
;  Write_Data_WB[6]  ; Clk        ; -3.253 ; -3.253 ; Fall       ; Clk             ;
;  Write_Data_WB[7]  ; Clk        ; -3.447 ; -3.447 ; Fall       ; Clk             ;
;  Write_Data_WB[8]  ; Clk        ; -4.030 ; -4.030 ; Fall       ; Clk             ;
;  Write_Data_WB[9]  ; Clk        ; -4.118 ; -4.118 ; Fall       ; Clk             ;
;  Write_Data_WB[10] ; Clk        ; -3.909 ; -3.909 ; Fall       ; Clk             ;
;  Write_Data_WB[11] ; Clk        ; -3.658 ; -3.658 ; Fall       ; Clk             ;
;  Write_Data_WB[12] ; Clk        ; -3.809 ; -3.809 ; Fall       ; Clk             ;
;  Write_Data_WB[13] ; Clk        ; -3.764 ; -3.764 ; Fall       ; Clk             ;
;  Write_Data_WB[14] ; Clk        ; -3.798 ; -3.798 ; Fall       ; Clk             ;
;  Write_Data_WB[15] ; Clk        ; -4.042 ; -4.042 ; Fall       ; Clk             ;
;  Write_Data_WB[16] ; Clk        ; -4.168 ; -4.168 ; Fall       ; Clk             ;
;  Write_Data_WB[17] ; Clk        ; -3.774 ; -3.774 ; Fall       ; Clk             ;
;  Write_Data_WB[18] ; Clk        ; -3.261 ; -3.261 ; Fall       ; Clk             ;
;  Write_Data_WB[19] ; Clk        ; -3.349 ; -3.349 ; Fall       ; Clk             ;
;  Write_Data_WB[20] ; Clk        ; -3.540 ; -3.540 ; Fall       ; Clk             ;
;  Write_Data_WB[21] ; Clk        ; -3.325 ; -3.325 ; Fall       ; Clk             ;
;  Write_Data_WB[22] ; Clk        ; -3.573 ; -3.573 ; Fall       ; Clk             ;
;  Write_Data_WB[23] ; Clk        ; -3.314 ; -3.314 ; Fall       ; Clk             ;
;  Write_Data_WB[24] ; Clk        ; -3.836 ; -3.836 ; Fall       ; Clk             ;
;  Write_Data_WB[25] ; Clk        ; -3.581 ; -3.581 ; Fall       ; Clk             ;
;  Write_Data_WB[26] ; Clk        ; -3.673 ; -3.673 ; Fall       ; Clk             ;
;  Write_Data_WB[27] ; Clk        ; -3.737 ; -3.737 ; Fall       ; Clk             ;
;  Write_Data_WB[28] ; Clk        ; -3.830 ; -3.830 ; Fall       ; Clk             ;
;  Write_Data_WB[29] ; Clk        ; -3.802 ; -3.802 ; Fall       ; Clk             ;
;  Write_Data_WB[30] ; Clk        ; -3.273 ; -3.273 ; Fall       ; Clk             ;
;  Write_Data_WB[31] ; Clk        ; -3.731 ; -3.731 ; Fall       ; Clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_WB[*]      ; Clk        ; 8.277 ; 8.277 ; Rise       ; Clk             ;
;  ALU_Result_WB[0]     ; Clk        ; 6.913 ; 6.913 ; Rise       ; Clk             ;
;  ALU_Result_WB[1]     ; Clk        ; 7.386 ; 7.386 ; Rise       ; Clk             ;
;  ALU_Result_WB[2]     ; Clk        ; 6.735 ; 6.735 ; Rise       ; Clk             ;
;  ALU_Result_WB[3]     ; Clk        ; 6.070 ; 6.070 ; Rise       ; Clk             ;
;  ALU_Result_WB[4]     ; Clk        ; 7.884 ; 7.884 ; Rise       ; Clk             ;
;  ALU_Result_WB[5]     ; Clk        ; 7.623 ; 7.623 ; Rise       ; Clk             ;
;  ALU_Result_WB[6]     ; Clk        ; 7.928 ; 7.928 ; Rise       ; Clk             ;
;  ALU_Result_WB[7]     ; Clk        ; 7.215 ; 7.215 ; Rise       ; Clk             ;
;  ALU_Result_WB[8]     ; Clk        ; 7.526 ; 7.526 ; Rise       ; Clk             ;
;  ALU_Result_WB[9]     ; Clk        ; 7.043 ; 7.043 ; Rise       ; Clk             ;
;  ALU_Result_WB[10]    ; Clk        ; 8.105 ; 8.105 ; Rise       ; Clk             ;
;  ALU_Result_WB[11]    ; Clk        ; 7.689 ; 7.689 ; Rise       ; Clk             ;
;  ALU_Result_WB[12]    ; Clk        ; 8.277 ; 8.277 ; Rise       ; Clk             ;
;  ALU_Result_WB[13]    ; Clk        ; 6.736 ; 6.736 ; Rise       ; Clk             ;
;  ALU_Result_WB[14]    ; Clk        ; 7.627 ; 7.627 ; Rise       ; Clk             ;
;  ALU_Result_WB[15]    ; Clk        ; 7.778 ; 7.778 ; Rise       ; Clk             ;
;  ALU_Result_WB[16]    ; Clk        ; 7.005 ; 7.005 ; Rise       ; Clk             ;
;  ALU_Result_WB[17]    ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  ALU_Result_WB[18]    ; Clk        ; 7.693 ; 7.693 ; Rise       ; Clk             ;
;  ALU_Result_WB[19]    ; Clk        ; 7.964 ; 7.964 ; Rise       ; Clk             ;
;  ALU_Result_WB[20]    ; Clk        ; 7.955 ; 7.955 ; Rise       ; Clk             ;
;  ALU_Result_WB[21]    ; Clk        ; 6.952 ; 6.952 ; Rise       ; Clk             ;
;  ALU_Result_WB[22]    ; Clk        ; 7.793 ; 7.793 ; Rise       ; Clk             ;
;  ALU_Result_WB[23]    ; Clk        ; 7.325 ; 7.325 ; Rise       ; Clk             ;
;  ALU_Result_WB[24]    ; Clk        ; 7.781 ; 7.781 ; Rise       ; Clk             ;
;  ALU_Result_WB[25]    ; Clk        ; 7.631 ; 7.631 ; Rise       ; Clk             ;
;  ALU_Result_WB[26]    ; Clk        ; 8.189 ; 8.189 ; Rise       ; Clk             ;
;  ALU_Result_WB[27]    ; Clk        ; 6.938 ; 6.938 ; Rise       ; Clk             ;
;  ALU_Result_WB[28]    ; Clk        ; 6.945 ; 6.945 ; Rise       ; Clk             ;
;  ALU_Result_WB[29]    ; Clk        ; 6.741 ; 6.741 ; Rise       ; Clk             ;
;  ALU_Result_WB[30]    ; Clk        ; 6.375 ; 6.375 ; Rise       ; Clk             ;
;  ALU_Result_WB[31]    ; Clk        ; 7.929 ; 7.929 ; Rise       ; Clk             ;
; Instruction_EX[*]     ; Clk        ; 8.502 ; 8.502 ; Rise       ; Clk             ;
;  Instruction_EX[2]    ; Clk        ; 7.845 ; 7.845 ; Rise       ; Clk             ;
;  Instruction_EX[3]    ; Clk        ; 8.032 ; 8.032 ; Rise       ; Clk             ;
;  Instruction_EX[5]    ; Clk        ; 7.876 ; 7.876 ; Rise       ; Clk             ;
;  Instruction_EX[11]   ; Clk        ; 8.502 ; 8.502 ; Rise       ; Clk             ;
;  Instruction_EX[12]   ; Clk        ; 8.452 ; 8.452 ; Rise       ; Clk             ;
;  Instruction_EX[16]   ; Clk        ; 8.205 ; 8.205 ; Rise       ; Clk             ;
;  Instruction_EX[17]   ; Clk        ; 7.618 ; 7.618 ; Rise       ; Clk             ;
;  Instruction_EX[18]   ; Clk        ; 7.688 ; 7.688 ; Rise       ; Clk             ;
;  Instruction_EX[21]   ; Clk        ; 6.991 ; 6.991 ; Rise       ; Clk             ;
;  Instruction_EX[22]   ; Clk        ; 6.763 ; 6.763 ; Rise       ; Clk             ;
;  Instruction_EX[23]   ; Clk        ; 7.463 ; 7.463 ; Rise       ; Clk             ;
;  Instruction_EX[25]   ; Clk        ; 7.242 ; 7.242 ; Rise       ; Clk             ;
;  Instruction_EX[26]   ; Clk        ; 7.667 ; 7.667 ; Rise       ; Clk             ;
;  Instruction_EX[27]   ; Clk        ; 7.895 ; 7.895 ; Rise       ; Clk             ;
;  Instruction_EX[28]   ; Clk        ; 7.003 ; 7.003 ; Rise       ; Clk             ;
;  Instruction_EX[29]   ; Clk        ; 7.333 ; 7.333 ; Rise       ; Clk             ;
;  Instruction_EX[31]   ; Clk        ; 7.888 ; 7.888 ; Rise       ; Clk             ;
; MemtoReg_WB           ; Clk        ; 6.687 ; 6.687 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]       ; Clk        ; 7.590 ; 7.590 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]      ; Clk        ; 7.485 ; 7.485 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]      ; Clk        ; 7.181 ; 7.181 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]      ; Clk        ; 7.201 ; 7.201 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]      ; Clk        ; 7.190 ; 7.190 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]      ; Clk        ; 7.034 ; 7.034 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]      ; Clk        ; 6.941 ; 6.941 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]      ; Clk        ; 6.717 ; 6.717 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]      ; Clk        ; 7.198 ; 7.198 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]     ; Clk        ; 7.270 ; 7.270 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]     ; Clk        ; 7.185 ; 7.185 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]     ; Clk        ; 7.501 ; 7.501 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]     ; Clk        ; 7.275 ; 7.275 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]     ; Clk        ; 7.472 ; 7.472 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]     ; Clk        ; 7.246 ; 7.246 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]     ; Clk        ; 7.452 ; 7.452 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]     ; Clk        ; 7.173 ; 7.173 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]     ; Clk        ; 7.226 ; 7.226 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]     ; Clk        ; 7.192 ; 7.192 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]     ; Clk        ; 7.526 ; 7.526 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]     ; Clk        ; 7.590 ; 7.590 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]     ; Clk        ; 7.253 ; 7.253 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]     ; Clk        ; 7.535 ; 7.535 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]     ; Clk        ; 7.532 ; 7.532 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]     ; Clk        ; 6.730 ; 6.730 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]     ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]     ; Clk        ; 7.506 ; 7.506 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]     ; Clk        ; 7.522 ; 7.522 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]     ; Clk        ; 7.507 ; 7.507 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]     ; Clk        ; 7.045 ; 7.045 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]     ; Clk        ; 7.130 ; 7.130 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 7.706 ; 7.706 ; Rise       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 7.109 ; 7.109 ; Rise       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 7.061 ; 7.061 ; Rise       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 7.061 ; 7.061 ; Rise       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 7.109 ; 7.109 ; Rise       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_WB[*]      ; Clk        ; 6.070 ; 6.070 ; Rise       ; Clk             ;
;  ALU_Result_WB[0]     ; Clk        ; 6.913 ; 6.913 ; Rise       ; Clk             ;
;  ALU_Result_WB[1]     ; Clk        ; 7.386 ; 7.386 ; Rise       ; Clk             ;
;  ALU_Result_WB[2]     ; Clk        ; 6.735 ; 6.735 ; Rise       ; Clk             ;
;  ALU_Result_WB[3]     ; Clk        ; 6.070 ; 6.070 ; Rise       ; Clk             ;
;  ALU_Result_WB[4]     ; Clk        ; 7.884 ; 7.884 ; Rise       ; Clk             ;
;  ALU_Result_WB[5]     ; Clk        ; 7.623 ; 7.623 ; Rise       ; Clk             ;
;  ALU_Result_WB[6]     ; Clk        ; 7.928 ; 7.928 ; Rise       ; Clk             ;
;  ALU_Result_WB[7]     ; Clk        ; 7.215 ; 7.215 ; Rise       ; Clk             ;
;  ALU_Result_WB[8]     ; Clk        ; 7.526 ; 7.526 ; Rise       ; Clk             ;
;  ALU_Result_WB[9]     ; Clk        ; 7.043 ; 7.043 ; Rise       ; Clk             ;
;  ALU_Result_WB[10]    ; Clk        ; 8.105 ; 8.105 ; Rise       ; Clk             ;
;  ALU_Result_WB[11]    ; Clk        ; 7.689 ; 7.689 ; Rise       ; Clk             ;
;  ALU_Result_WB[12]    ; Clk        ; 8.277 ; 8.277 ; Rise       ; Clk             ;
;  ALU_Result_WB[13]    ; Clk        ; 6.736 ; 6.736 ; Rise       ; Clk             ;
;  ALU_Result_WB[14]    ; Clk        ; 7.627 ; 7.627 ; Rise       ; Clk             ;
;  ALU_Result_WB[15]    ; Clk        ; 7.778 ; 7.778 ; Rise       ; Clk             ;
;  ALU_Result_WB[16]    ; Clk        ; 7.005 ; 7.005 ; Rise       ; Clk             ;
;  ALU_Result_WB[17]    ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  ALU_Result_WB[18]    ; Clk        ; 7.693 ; 7.693 ; Rise       ; Clk             ;
;  ALU_Result_WB[19]    ; Clk        ; 7.964 ; 7.964 ; Rise       ; Clk             ;
;  ALU_Result_WB[20]    ; Clk        ; 7.955 ; 7.955 ; Rise       ; Clk             ;
;  ALU_Result_WB[21]    ; Clk        ; 6.952 ; 6.952 ; Rise       ; Clk             ;
;  ALU_Result_WB[22]    ; Clk        ; 7.793 ; 7.793 ; Rise       ; Clk             ;
;  ALU_Result_WB[23]    ; Clk        ; 7.325 ; 7.325 ; Rise       ; Clk             ;
;  ALU_Result_WB[24]    ; Clk        ; 7.781 ; 7.781 ; Rise       ; Clk             ;
;  ALU_Result_WB[25]    ; Clk        ; 7.631 ; 7.631 ; Rise       ; Clk             ;
;  ALU_Result_WB[26]    ; Clk        ; 8.189 ; 8.189 ; Rise       ; Clk             ;
;  ALU_Result_WB[27]    ; Clk        ; 6.938 ; 6.938 ; Rise       ; Clk             ;
;  ALU_Result_WB[28]    ; Clk        ; 6.945 ; 6.945 ; Rise       ; Clk             ;
;  ALU_Result_WB[29]    ; Clk        ; 6.741 ; 6.741 ; Rise       ; Clk             ;
;  ALU_Result_WB[30]    ; Clk        ; 6.375 ; 6.375 ; Rise       ; Clk             ;
;  ALU_Result_WB[31]    ; Clk        ; 7.929 ; 7.929 ; Rise       ; Clk             ;
; Instruction_EX[*]     ; Clk        ; 6.763 ; 6.763 ; Rise       ; Clk             ;
;  Instruction_EX[2]    ; Clk        ; 7.845 ; 7.845 ; Rise       ; Clk             ;
;  Instruction_EX[3]    ; Clk        ; 8.032 ; 8.032 ; Rise       ; Clk             ;
;  Instruction_EX[5]    ; Clk        ; 7.876 ; 7.876 ; Rise       ; Clk             ;
;  Instruction_EX[11]   ; Clk        ; 8.502 ; 8.502 ; Rise       ; Clk             ;
;  Instruction_EX[12]   ; Clk        ; 8.452 ; 8.452 ; Rise       ; Clk             ;
;  Instruction_EX[16]   ; Clk        ; 8.205 ; 8.205 ; Rise       ; Clk             ;
;  Instruction_EX[17]   ; Clk        ; 7.618 ; 7.618 ; Rise       ; Clk             ;
;  Instruction_EX[18]   ; Clk        ; 7.688 ; 7.688 ; Rise       ; Clk             ;
;  Instruction_EX[21]   ; Clk        ; 6.991 ; 6.991 ; Rise       ; Clk             ;
;  Instruction_EX[22]   ; Clk        ; 6.763 ; 6.763 ; Rise       ; Clk             ;
;  Instruction_EX[23]   ; Clk        ; 7.463 ; 7.463 ; Rise       ; Clk             ;
;  Instruction_EX[25]   ; Clk        ; 7.242 ; 7.242 ; Rise       ; Clk             ;
;  Instruction_EX[26]   ; Clk        ; 7.667 ; 7.667 ; Rise       ; Clk             ;
;  Instruction_EX[27]   ; Clk        ; 7.895 ; 7.895 ; Rise       ; Clk             ;
;  Instruction_EX[28]   ; Clk        ; 7.003 ; 7.003 ; Rise       ; Clk             ;
;  Instruction_EX[29]   ; Clk        ; 7.333 ; 7.333 ; Rise       ; Clk             ;
;  Instruction_EX[31]   ; Clk        ; 7.888 ; 7.888 ; Rise       ; Clk             ;
; MemtoReg_WB           ; Clk        ; 6.687 ; 6.687 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]       ; Clk        ; 6.717 ; 6.717 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]      ; Clk        ; 7.485 ; 7.485 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]      ; Clk        ; 7.181 ; 7.181 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]      ; Clk        ; 7.201 ; 7.201 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]      ; Clk        ; 7.190 ; 7.190 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]      ; Clk        ; 7.034 ; 7.034 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]      ; Clk        ; 6.941 ; 6.941 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]      ; Clk        ; 6.717 ; 6.717 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]      ; Clk        ; 7.198 ; 7.198 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]     ; Clk        ; 7.270 ; 7.270 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]     ; Clk        ; 7.185 ; 7.185 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]     ; Clk        ; 7.501 ; 7.501 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]     ; Clk        ; 7.275 ; 7.275 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]     ; Clk        ; 7.472 ; 7.472 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]     ; Clk        ; 7.246 ; 7.246 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]     ; Clk        ; 7.452 ; 7.452 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]     ; Clk        ; 7.173 ; 7.173 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]     ; Clk        ; 7.226 ; 7.226 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]     ; Clk        ; 7.192 ; 7.192 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]     ; Clk        ; 7.526 ; 7.526 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]     ; Clk        ; 7.590 ; 7.590 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]     ; Clk        ; 7.253 ; 7.253 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]     ; Clk        ; 7.535 ; 7.535 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]     ; Clk        ; 7.532 ; 7.532 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]     ; Clk        ; 6.730 ; 6.730 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]     ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]     ; Clk        ; 7.506 ; 7.506 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]     ; Clk        ; 7.522 ; 7.522 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]     ; Clk        ; 7.507 ; 7.507 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]     ; Clk        ; 7.045 ; 7.045 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]     ; Clk        ; 7.130 ; 7.130 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 7.706 ; 7.706 ; Rise       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 7.061 ; 7.061 ; Rise       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 7.061 ; 7.061 ; Rise       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 7.061 ; 7.061 ; Rise       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 7.109 ; 7.109 ; Rise       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clk   ; -2.058 ; -298.016      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clk   ; 0.238 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clk   ; -1.880 ; -1028.340             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clk'                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.058 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[0]                                                                                                ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.006      ; 3.096      ;
; -2.002 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]                                                                                                ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.006      ; 3.040      ;
; -1.899 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUSrc_EX                                                                                                  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.005      ; 2.936      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.898 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[10] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.863      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.837 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[11] ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.802      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.835 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[3]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.805      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.834 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[9]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.799      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.829 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.068     ; 2.793      ;
; -1.825 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[4]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.006      ; 2.863      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.823 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]  ; Clk          ; Clk         ; 1.000        ; -0.062     ; 2.793      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.818 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a1~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.783      ;
; -1.817 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[8]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.011      ; 2.860      ;
; -1.810 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.005      ; 2.847      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.808 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.773      ;
; -1.794 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.011      ; 2.837      ;
; -1.793 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.000      ; 2.825      ;
; -1.790 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[0]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.000      ; 2.822      ;
; -1.778 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.006      ; 2.816      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.775 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[7]  ; Clk          ; Clk         ; 1.000        ; -0.067     ; 2.740      ;
; -1.769 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.006      ; 2.807      ;
; -1.759 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3]                                                                              ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.005      ; 2.796      ;
; -1.749 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[1]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.000      ; 2.781      ;
; -1.728 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.006      ; 2.766      ;
; -1.727 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.005      ; 2.764      ;
; -1.724 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.000      ; 2.756      ;
; -1.722 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]                                                                                         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.006      ; 2.760      ;
; -1.721 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[9]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.011      ; 2.764      ;
; -1.698 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.000      ; 2.730      ;
; -1.692 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[1]                                                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Zero_MEM         ; Clk          ; Clk         ; 1.000        ; 0.005      ; 2.729      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg0 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg1 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg2 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg3 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg4 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg5 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg6 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
; -1.688 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg7 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[18] ; Clk          ; Clk         ; 1.000        ; -0.047     ; 2.673      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clk'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]    ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2]  ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[2]       ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[28]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]        ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.310 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.464      ;
; 0.311 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.463      ;
; 0.311 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.463      ;
; 0.315 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.466      ;
; 0.317 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemtoReg_MEM          ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|MemtoReg_WB           ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.468      ;
; 0.317 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]     ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.467      ;
; 0.318 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.472      ;
; 0.320 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.474      ;
; 0.321 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.471      ;
; 0.322 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.473      ;
; 0.323 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[1]  ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[19]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.475      ;
; 0.325 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.479      ;
; 0.325 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX             ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|RegWrite_MEM          ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|RegWrite_WB           ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[8]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.477      ;
; 0.326 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[23]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.477      ;
; 0.327 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]         ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.479      ;
; 0.340 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[26]     ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.493      ;
; 0.358 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]   ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.396 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_MEM            ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.548      ;
; 0.399 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0]  ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.551      ;
; 0.399 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[7]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.550      ;
; 0.399 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[12]     ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.549      ;
; 0.408 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[14]      ; Clk          ; Clk         ; 0.000        ; 0.006      ; 0.566      ;
; 0.409 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[14]     ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.559      ;
; 0.410 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.561      ;
; 0.411 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.561      ;
; 0.412 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]         ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.563      ;
; 0.415 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[26]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[26]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.566      ;
; 0.415 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[4]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.567      ;
; 0.417 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]         ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.567      ;
; 0.417 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]        ; Clk          ; Clk         ; 0.000        ; -0.003     ; 0.566      ;
; 0.417 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]      ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[24]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.568      ;
; 0.419 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[20]     ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.570      ;
; 0.421 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 0.568      ;
; 0.421 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.572      ;
; 0.422 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]        ; Clk          ; Clk         ; 0.000        ; -0.004     ; 0.570      ;
; 0.424 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 0.571      ;
; 0.424 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.575      ;
; 0.424 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]   ; Clk          ; Clk         ; 0.000        ; -0.003     ; 0.573      ;
; 0.427 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]      ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.578      ;
; 0.428 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]         ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]         ; Clk          ; Clk         ; 0.000        ; -0.005     ; 0.575      ;
; 0.429 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[31]     ; Clk          ; Clk         ; 0.000        ; -0.003     ; 0.578      ;
; 0.431 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.582      ;
; 0.435 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.589      ;
; 0.436 ; IF_PC_Reg:IF_PC_Reg|PC_IF[23]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.589      ;
; 0.438 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]   ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.592      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]        ; Clk          ; Clk         ; 0.000        ; -0.005     ; 0.585      ;
; 0.438 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]        ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]        ; Clk          ; Clk         ; 0.000        ; -0.003     ; 0.587      ;
; 0.438 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.588      ;
; 0.438 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.591      ;
; 0.438 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]   ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                     ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.592      ;
; 0.439 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.592      ;
; 0.440 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]    ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.591      ;
; 0.440 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.591      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.593      ;
; 0.440 ; IF_PC_Reg:IF_PC_Reg|PC_IF[30]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.590      ;
; 0.440 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.593      ;
; 0.441 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]    ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.592      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.592      ;
; 0.441 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]   ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.591      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.594      ;
; 0.442 ; IF_PC_Reg:IF_PC_Reg|PC_IF[14]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.593      ;
; 0.442 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]   ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.596      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]         ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.597      ;
; 0.443 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]         ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.597      ;
; 0.443 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]   ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.593      ;
; 0.444 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]    ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                      ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.597      ;
; 0.444 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]         ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]    ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.595      ;
; 0.445 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.596      ;
; 0.446 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]   ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.597      ;
; 0.446 ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.597      ;
; 0.446 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]   ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.596      ;
; 0.446 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]   ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.596      ;
; 0.446 ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.599      ;
; 0.446 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]   ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.596      ;
; 0.447 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]        ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]   ; Clk          ; Clk         ; 0.000        ; 0.001      ; 0.600      ;
; 0.447 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; Clk          ; Clk         ; 0.000        ; 0.000      ; 0.599      ;
; 0.449 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]        ; Clk          ; Clk         ; 0.000        ; -0.001     ; 0.600      ;
; 0.451 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]         ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.605      ;
; 0.451 ; IF_PC_Reg:IF_PC_Reg|PC_IF[19]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]        ; Clk          ; Clk         ; 0.000        ; -0.002     ; 0.601      ;
; 0.451 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[21]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[27]      ; Clk          ; Clk         ; 0.000        ; 0.002      ; 0.605      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clk'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg12  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg13  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg14  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg15  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg16  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg17  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_datain_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a0~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a10~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a11~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a12~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a13~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a14~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a15~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a16~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Fall       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a17~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clk   ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_fvh1:auto_generated|altsyncram_2pk1:altsyncram1|ram_block2a18~porta_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; Write_Data_WB[*]   ; Clk        ; 2.419 ; 2.419 ; Fall       ; Clk             ;
;  Write_Data_WB[0]  ; Clk        ; 2.393 ; 2.393 ; Fall       ; Clk             ;
;  Write_Data_WB[1]  ; Clk        ; 2.128 ; 2.128 ; Fall       ; Clk             ;
;  Write_Data_WB[2]  ; Clk        ; 2.211 ; 2.211 ; Fall       ; Clk             ;
;  Write_Data_WB[3]  ; Clk        ; 2.082 ; 2.082 ; Fall       ; Clk             ;
;  Write_Data_WB[4]  ; Clk        ; 2.300 ; 2.300 ; Fall       ; Clk             ;
;  Write_Data_WB[5]  ; Clk        ; 2.327 ; 2.327 ; Fall       ; Clk             ;
;  Write_Data_WB[6]  ; Clk        ; 2.138 ; 2.138 ; Fall       ; Clk             ;
;  Write_Data_WB[7]  ; Clk        ; 2.092 ; 2.092 ; Fall       ; Clk             ;
;  Write_Data_WB[8]  ; Clk        ; 2.300 ; 2.300 ; Fall       ; Clk             ;
;  Write_Data_WB[9]  ; Clk        ; 2.367 ; 2.367 ; Fall       ; Clk             ;
;  Write_Data_WB[10] ; Clk        ; 2.358 ; 2.358 ; Fall       ; Clk             ;
;  Write_Data_WB[11] ; Clk        ; 2.104 ; 2.104 ; Fall       ; Clk             ;
;  Write_Data_WB[12] ; Clk        ; 2.329 ; 2.329 ; Fall       ; Clk             ;
;  Write_Data_WB[13] ; Clk        ; 2.306 ; 2.306 ; Fall       ; Clk             ;
;  Write_Data_WB[14] ; Clk        ; 2.169 ; 2.169 ; Fall       ; Clk             ;
;  Write_Data_WB[15] ; Clk        ; 2.299 ; 2.299 ; Fall       ; Clk             ;
;  Write_Data_WB[16] ; Clk        ; 2.419 ; 2.419 ; Fall       ; Clk             ;
;  Write_Data_WB[17] ; Clk        ; 2.157 ; 2.157 ; Fall       ; Clk             ;
;  Write_Data_WB[18] ; Clk        ; 2.038 ; 2.038 ; Fall       ; Clk             ;
;  Write_Data_WB[19] ; Clk        ; 2.082 ; 2.082 ; Fall       ; Clk             ;
;  Write_Data_WB[20] ; Clk        ; 2.113 ; 2.113 ; Fall       ; Clk             ;
;  Write_Data_WB[21] ; Clk        ; 1.963 ; 1.963 ; Fall       ; Clk             ;
;  Write_Data_WB[22] ; Clk        ; 2.062 ; 2.062 ; Fall       ; Clk             ;
;  Write_Data_WB[23] ; Clk        ; 1.935 ; 1.935 ; Fall       ; Clk             ;
;  Write_Data_WB[24] ; Clk        ; 2.218 ; 2.218 ; Fall       ; Clk             ;
;  Write_Data_WB[25] ; Clk        ; 2.186 ; 2.186 ; Fall       ; Clk             ;
;  Write_Data_WB[26] ; Clk        ; 2.346 ; 2.346 ; Fall       ; Clk             ;
;  Write_Data_WB[27] ; Clk        ; 2.251 ; 2.251 ; Fall       ; Clk             ;
;  Write_Data_WB[28] ; Clk        ; 2.345 ; 2.345 ; Fall       ; Clk             ;
;  Write_Data_WB[29] ; Clk        ; 2.190 ; 2.190 ; Fall       ; Clk             ;
;  Write_Data_WB[30] ; Clk        ; 1.902 ; 1.902 ; Fall       ; Clk             ;
;  Write_Data_WB[31] ; Clk        ; 2.175 ; 2.175 ; Fall       ; Clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; Write_Data_WB[*]   ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Data_WB[0]  ; Clk        ; -2.144 ; -2.144 ; Fall       ; Clk             ;
;  Write_Data_WB[1]  ; Clk        ; -1.867 ; -1.867 ; Fall       ; Clk             ;
;  Write_Data_WB[2]  ; Clk        ; -2.024 ; -2.024 ; Fall       ; Clk             ;
;  Write_Data_WB[3]  ; Clk        ; -1.934 ; -1.934 ; Fall       ; Clk             ;
;  Write_Data_WB[4]  ; Clk        ; -2.050 ; -2.050 ; Fall       ; Clk             ;
;  Write_Data_WB[5]  ; Clk        ; -2.024 ; -2.024 ; Fall       ; Clk             ;
;  Write_Data_WB[6]  ; Clk        ; -1.769 ; -1.769 ; Fall       ; Clk             ;
;  Write_Data_WB[7]  ; Clk        ; -1.846 ; -1.846 ; Fall       ; Clk             ;
;  Write_Data_WB[8]  ; Clk        ; -2.143 ; -2.143 ; Fall       ; Clk             ;
;  Write_Data_WB[9]  ; Clk        ; -2.199 ; -2.199 ; Fall       ; Clk             ;
;  Write_Data_WB[10] ; Clk        ; -2.091 ; -2.091 ; Fall       ; Clk             ;
;  Write_Data_WB[11] ; Clk        ; -1.965 ; -1.965 ; Fall       ; Clk             ;
;  Write_Data_WB[12] ; Clk        ; -2.058 ; -2.058 ; Fall       ; Clk             ;
;  Write_Data_WB[13] ; Clk        ; -2.017 ; -2.017 ; Fall       ; Clk             ;
;  Write_Data_WB[14] ; Clk        ; -2.028 ; -2.028 ; Fall       ; Clk             ;
;  Write_Data_WB[15] ; Clk        ; -2.149 ; -2.149 ; Fall       ; Clk             ;
;  Write_Data_WB[16] ; Clk        ; -2.226 ; -2.226 ; Fall       ; Clk             ;
;  Write_Data_WB[17] ; Clk        ; -2.010 ; -2.010 ; Fall       ; Clk             ;
;  Write_Data_WB[18] ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Data_WB[19] ; Clk        ; -1.811 ; -1.811 ; Fall       ; Clk             ;
;  Write_Data_WB[20] ; Clk        ; -1.876 ; -1.876 ; Fall       ; Clk             ;
;  Write_Data_WB[21] ; Clk        ; -1.795 ; -1.795 ; Fall       ; Clk             ;
;  Write_Data_WB[22] ; Clk        ; -1.908 ; -1.908 ; Fall       ; Clk             ;
;  Write_Data_WB[23] ; Clk        ; -1.794 ; -1.794 ; Fall       ; Clk             ;
;  Write_Data_WB[24] ; Clk        ; -2.061 ; -2.061 ; Fall       ; Clk             ;
;  Write_Data_WB[25] ; Clk        ; -1.920 ; -1.920 ; Fall       ; Clk             ;
;  Write_Data_WB[26] ; Clk        ; -1.989 ; -1.989 ; Fall       ; Clk             ;
;  Write_Data_WB[27] ; Clk        ; -1.965 ; -1.965 ; Fall       ; Clk             ;
;  Write_Data_WB[28] ; Clk        ; -2.077 ; -2.077 ; Fall       ; Clk             ;
;  Write_Data_WB[29] ; Clk        ; -2.039 ; -2.039 ; Fall       ; Clk             ;
;  Write_Data_WB[30] ; Clk        ; -1.749 ; -1.749 ; Fall       ; Clk             ;
;  Write_Data_WB[31] ; Clk        ; -2.024 ; -2.024 ; Fall       ; Clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_WB[*]      ; Clk        ; 4.566 ; 4.566 ; Rise       ; Clk             ;
;  ALU_Result_WB[0]     ; Clk        ; 3.903 ; 3.903 ; Rise       ; Clk             ;
;  ALU_Result_WB[1]     ; Clk        ; 4.049 ; 4.049 ; Rise       ; Clk             ;
;  ALU_Result_WB[2]     ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
;  ALU_Result_WB[3]     ; Clk        ; 3.460 ; 3.460 ; Rise       ; Clk             ;
;  ALU_Result_WB[4]     ; Clk        ; 4.362 ; 4.362 ; Rise       ; Clk             ;
;  ALU_Result_WB[5]     ; Clk        ; 4.266 ; 4.266 ; Rise       ; Clk             ;
;  ALU_Result_WB[6]     ; Clk        ; 4.407 ; 4.407 ; Rise       ; Clk             ;
;  ALU_Result_WB[7]     ; Clk        ; 3.996 ; 3.996 ; Rise       ; Clk             ;
;  ALU_Result_WB[8]     ; Clk        ; 4.198 ; 4.198 ; Rise       ; Clk             ;
;  ALU_Result_WB[9]     ; Clk        ; 3.974 ; 3.974 ; Rise       ; Clk             ;
;  ALU_Result_WB[10]    ; Clk        ; 4.376 ; 4.376 ; Rise       ; Clk             ;
;  ALU_Result_WB[11]    ; Clk        ; 4.284 ; 4.284 ; Rise       ; Clk             ;
;  ALU_Result_WB[12]    ; Clk        ; 4.566 ; 4.566 ; Rise       ; Clk             ;
;  ALU_Result_WB[13]    ; Clk        ; 3.768 ; 3.768 ; Rise       ; Clk             ;
;  ALU_Result_WB[14]    ; Clk        ; 4.219 ; 4.219 ; Rise       ; Clk             ;
;  ALU_Result_WB[15]    ; Clk        ; 4.254 ; 4.254 ; Rise       ; Clk             ;
;  ALU_Result_WB[16]    ; Clk        ; 3.891 ; 3.891 ; Rise       ; Clk             ;
;  ALU_Result_WB[17]    ; Clk        ; 3.921 ; 3.921 ; Rise       ; Clk             ;
;  ALU_Result_WB[18]    ; Clk        ; 4.285 ; 4.285 ; Rise       ; Clk             ;
;  ALU_Result_WB[19]    ; Clk        ; 4.406 ; 4.406 ; Rise       ; Clk             ;
;  ALU_Result_WB[20]    ; Clk        ; 4.421 ; 4.421 ; Rise       ; Clk             ;
;  ALU_Result_WB[21]    ; Clk        ; 3.903 ; 3.903 ; Rise       ; Clk             ;
;  ALU_Result_WB[22]    ; Clk        ; 4.328 ; 4.328 ; Rise       ; Clk             ;
;  ALU_Result_WB[23]    ; Clk        ; 4.106 ; 4.106 ; Rise       ; Clk             ;
;  ALU_Result_WB[24]    ; Clk        ; 4.251 ; 4.251 ; Rise       ; Clk             ;
;  ALU_Result_WB[25]    ; Clk        ; 4.260 ; 4.260 ; Rise       ; Clk             ;
;  ALU_Result_WB[26]    ; Clk        ; 4.532 ; 4.532 ; Rise       ; Clk             ;
;  ALU_Result_WB[27]    ; Clk        ; 3.916 ; 3.916 ; Rise       ; Clk             ;
;  ALU_Result_WB[28]    ; Clk        ; 3.919 ; 3.919 ; Rise       ; Clk             ;
;  ALU_Result_WB[29]    ; Clk        ; 3.774 ; 3.774 ; Rise       ; Clk             ;
;  ALU_Result_WB[30]    ; Clk        ; 3.660 ; 3.660 ; Rise       ; Clk             ;
;  ALU_Result_WB[31]    ; Clk        ; 4.410 ; 4.410 ; Rise       ; Clk             ;
; Instruction_EX[*]     ; Clk        ; 4.676 ; 4.676 ; Rise       ; Clk             ;
;  Instruction_EX[2]    ; Clk        ; 4.296 ; 4.296 ; Rise       ; Clk             ;
;  Instruction_EX[3]    ; Clk        ; 4.437 ; 4.437 ; Rise       ; Clk             ;
;  Instruction_EX[5]    ; Clk        ; 4.383 ; 4.383 ; Rise       ; Clk             ;
;  Instruction_EX[11]   ; Clk        ; 4.676 ; 4.676 ; Rise       ; Clk             ;
;  Instruction_EX[12]   ; Clk        ; 4.626 ; 4.626 ; Rise       ; Clk             ;
;  Instruction_EX[16]   ; Clk        ; 4.463 ; 4.463 ; Rise       ; Clk             ;
;  Instruction_EX[17]   ; Clk        ; 4.149 ; 4.149 ; Rise       ; Clk             ;
;  Instruction_EX[18]   ; Clk        ; 4.199 ; 4.199 ; Rise       ; Clk             ;
;  Instruction_EX[21]   ; Clk        ; 3.929 ; 3.929 ; Rise       ; Clk             ;
;  Instruction_EX[22]   ; Clk        ; 3.819 ; 3.819 ; Rise       ; Clk             ;
;  Instruction_EX[23]   ; Clk        ; 4.160 ; 4.160 ; Rise       ; Clk             ;
;  Instruction_EX[25]   ; Clk        ; 4.065 ; 4.065 ; Rise       ; Clk             ;
;  Instruction_EX[26]   ; Clk        ; 4.207 ; 4.207 ; Rise       ; Clk             ;
;  Instruction_EX[27]   ; Clk        ; 4.387 ; 4.387 ; Rise       ; Clk             ;
;  Instruction_EX[28]   ; Clk        ; 3.951 ; 3.951 ; Rise       ; Clk             ;
;  Instruction_EX[29]   ; Clk        ; 4.150 ; 4.150 ; Rise       ; Clk             ;
;  Instruction_EX[31]   ; Clk        ; 4.321 ; 4.321 ; Rise       ; Clk             ;
; MemtoReg_WB           ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]       ; Clk        ; 4.203 ; 4.203 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]      ; Clk        ; 4.161 ; 4.161 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]      ; Clk        ; 3.970 ; 3.970 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]      ; Clk        ; 3.973 ; 3.973 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]      ; Clk        ; 4.020 ; 4.020 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]      ; Clk        ; 3.954 ; 3.954 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]      ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]      ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]      ; Clk        ; 4.030 ; 4.030 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]     ; Clk        ; 4.010 ; 4.010 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]     ; Clk        ; 3.957 ; 3.957 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]     ; Clk        ; 4.108 ; 4.108 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]     ; Clk        ; 4.019 ; 4.019 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]     ; Clk        ; 4.167 ; 4.167 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]     ; Clk        ; 4.053 ; 4.053 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]     ; Clk        ; 4.137 ; 4.137 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]     ; Clk        ; 4.004 ; 4.004 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]     ; Clk        ; 3.991 ; 3.991 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]     ; Clk        ; 3.967 ; 3.967 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]     ; Clk        ; 4.201 ; 4.201 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]     ; Clk        ; 4.174 ; 4.174 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]     ; Clk        ; 4.064 ; 4.064 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]     ; Clk        ; 4.137 ; 4.137 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]     ; Clk        ; 4.203 ; 4.203 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]     ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]     ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]     ; Clk        ; 4.120 ; 4.120 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]     ; Clk        ; 4.127 ; 4.127 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]     ; Clk        ; 4.187 ; 4.187 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]     ; Clk        ; 3.964 ; 3.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]     ; Clk        ; 3.949 ; 3.949 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 4.313 ; 4.313 ; Rise       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 3.999 ; 3.999 ; Rise       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 3.974 ; 3.974 ; Rise       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 3.971 ; 3.971 ; Rise       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 3.999 ; 3.999 ; Rise       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_WB[*]      ; Clk        ; 3.460 ; 3.460 ; Rise       ; Clk             ;
;  ALU_Result_WB[0]     ; Clk        ; 3.903 ; 3.903 ; Rise       ; Clk             ;
;  ALU_Result_WB[1]     ; Clk        ; 4.049 ; 4.049 ; Rise       ; Clk             ;
;  ALU_Result_WB[2]     ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
;  ALU_Result_WB[3]     ; Clk        ; 3.460 ; 3.460 ; Rise       ; Clk             ;
;  ALU_Result_WB[4]     ; Clk        ; 4.362 ; 4.362 ; Rise       ; Clk             ;
;  ALU_Result_WB[5]     ; Clk        ; 4.266 ; 4.266 ; Rise       ; Clk             ;
;  ALU_Result_WB[6]     ; Clk        ; 4.407 ; 4.407 ; Rise       ; Clk             ;
;  ALU_Result_WB[7]     ; Clk        ; 3.996 ; 3.996 ; Rise       ; Clk             ;
;  ALU_Result_WB[8]     ; Clk        ; 4.198 ; 4.198 ; Rise       ; Clk             ;
;  ALU_Result_WB[9]     ; Clk        ; 3.974 ; 3.974 ; Rise       ; Clk             ;
;  ALU_Result_WB[10]    ; Clk        ; 4.376 ; 4.376 ; Rise       ; Clk             ;
;  ALU_Result_WB[11]    ; Clk        ; 4.284 ; 4.284 ; Rise       ; Clk             ;
;  ALU_Result_WB[12]    ; Clk        ; 4.566 ; 4.566 ; Rise       ; Clk             ;
;  ALU_Result_WB[13]    ; Clk        ; 3.768 ; 3.768 ; Rise       ; Clk             ;
;  ALU_Result_WB[14]    ; Clk        ; 4.219 ; 4.219 ; Rise       ; Clk             ;
;  ALU_Result_WB[15]    ; Clk        ; 4.254 ; 4.254 ; Rise       ; Clk             ;
;  ALU_Result_WB[16]    ; Clk        ; 3.891 ; 3.891 ; Rise       ; Clk             ;
;  ALU_Result_WB[17]    ; Clk        ; 3.921 ; 3.921 ; Rise       ; Clk             ;
;  ALU_Result_WB[18]    ; Clk        ; 4.285 ; 4.285 ; Rise       ; Clk             ;
;  ALU_Result_WB[19]    ; Clk        ; 4.406 ; 4.406 ; Rise       ; Clk             ;
;  ALU_Result_WB[20]    ; Clk        ; 4.421 ; 4.421 ; Rise       ; Clk             ;
;  ALU_Result_WB[21]    ; Clk        ; 3.903 ; 3.903 ; Rise       ; Clk             ;
;  ALU_Result_WB[22]    ; Clk        ; 4.328 ; 4.328 ; Rise       ; Clk             ;
;  ALU_Result_WB[23]    ; Clk        ; 4.106 ; 4.106 ; Rise       ; Clk             ;
;  ALU_Result_WB[24]    ; Clk        ; 4.251 ; 4.251 ; Rise       ; Clk             ;
;  ALU_Result_WB[25]    ; Clk        ; 4.260 ; 4.260 ; Rise       ; Clk             ;
;  ALU_Result_WB[26]    ; Clk        ; 4.532 ; 4.532 ; Rise       ; Clk             ;
;  ALU_Result_WB[27]    ; Clk        ; 3.916 ; 3.916 ; Rise       ; Clk             ;
;  ALU_Result_WB[28]    ; Clk        ; 3.919 ; 3.919 ; Rise       ; Clk             ;
;  ALU_Result_WB[29]    ; Clk        ; 3.774 ; 3.774 ; Rise       ; Clk             ;
;  ALU_Result_WB[30]    ; Clk        ; 3.660 ; 3.660 ; Rise       ; Clk             ;
;  ALU_Result_WB[31]    ; Clk        ; 4.410 ; 4.410 ; Rise       ; Clk             ;
; Instruction_EX[*]     ; Clk        ; 3.819 ; 3.819 ; Rise       ; Clk             ;
;  Instruction_EX[2]    ; Clk        ; 4.296 ; 4.296 ; Rise       ; Clk             ;
;  Instruction_EX[3]    ; Clk        ; 4.437 ; 4.437 ; Rise       ; Clk             ;
;  Instruction_EX[5]    ; Clk        ; 4.383 ; 4.383 ; Rise       ; Clk             ;
;  Instruction_EX[11]   ; Clk        ; 4.676 ; 4.676 ; Rise       ; Clk             ;
;  Instruction_EX[12]   ; Clk        ; 4.626 ; 4.626 ; Rise       ; Clk             ;
;  Instruction_EX[16]   ; Clk        ; 4.463 ; 4.463 ; Rise       ; Clk             ;
;  Instruction_EX[17]   ; Clk        ; 4.149 ; 4.149 ; Rise       ; Clk             ;
;  Instruction_EX[18]   ; Clk        ; 4.199 ; 4.199 ; Rise       ; Clk             ;
;  Instruction_EX[21]   ; Clk        ; 3.929 ; 3.929 ; Rise       ; Clk             ;
;  Instruction_EX[22]   ; Clk        ; 3.819 ; 3.819 ; Rise       ; Clk             ;
;  Instruction_EX[23]   ; Clk        ; 4.160 ; 4.160 ; Rise       ; Clk             ;
;  Instruction_EX[25]   ; Clk        ; 4.065 ; 4.065 ; Rise       ; Clk             ;
;  Instruction_EX[26]   ; Clk        ; 4.207 ; 4.207 ; Rise       ; Clk             ;
;  Instruction_EX[27]   ; Clk        ; 4.387 ; 4.387 ; Rise       ; Clk             ;
;  Instruction_EX[28]   ; Clk        ; 3.951 ; 3.951 ; Rise       ; Clk             ;
;  Instruction_EX[29]   ; Clk        ; 4.150 ; 4.150 ; Rise       ; Clk             ;
;  Instruction_EX[31]   ; Clk        ; 4.321 ; 4.321 ; Rise       ; Clk             ;
; MemtoReg_WB           ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]       ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]      ; Clk        ; 4.161 ; 4.161 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]      ; Clk        ; 3.970 ; 3.970 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]      ; Clk        ; 3.973 ; 3.973 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]      ; Clk        ; 4.020 ; 4.020 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]      ; Clk        ; 3.954 ; 3.954 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]      ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]      ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]      ; Clk        ; 4.030 ; 4.030 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]     ; Clk        ; 4.010 ; 4.010 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]     ; Clk        ; 3.957 ; 3.957 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]     ; Clk        ; 4.108 ; 4.108 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]     ; Clk        ; 4.019 ; 4.019 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]     ; Clk        ; 4.167 ; 4.167 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]     ; Clk        ; 4.053 ; 4.053 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]     ; Clk        ; 4.137 ; 4.137 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]     ; Clk        ; 4.004 ; 4.004 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]     ; Clk        ; 3.991 ; 3.991 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]     ; Clk        ; 3.967 ; 3.967 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]     ; Clk        ; 4.201 ; 4.201 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]     ; Clk        ; 4.174 ; 4.174 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]     ; Clk        ; 4.064 ; 4.064 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]     ; Clk        ; 4.137 ; 4.137 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]     ; Clk        ; 4.203 ; 4.203 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]     ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]     ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]     ; Clk        ; 4.120 ; 4.120 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]     ; Clk        ; 4.127 ; 4.127 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]     ; Clk        ; 4.187 ; 4.187 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]     ; Clk        ; 3.964 ; 3.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]     ; Clk        ; 3.949 ; 3.949 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 4.313 ; 4.313 ; Rise       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 3.971 ; 3.971 ; Rise       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 3.974 ; 3.974 ; Rise       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 3.971 ; 3.971 ; Rise       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 3.999 ; 3.999 ; Rise       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.689   ; 0.238 ; N/A      ; N/A     ; -1.880              ;
;  Clk             ; -5.689   ; 0.238 ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS  ; -770.973 ; 0.0   ; 0.0      ; 0.0     ; -1028.34            ;
;  Clk             ; -770.973 ; 0.000 ; N/A      ; N/A     ; -1028.340           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; Write_Data_WB[*]   ; Clk        ; 4.513 ; 4.513 ; Fall       ; Clk             ;
;  Write_Data_WB[0]  ; Clk        ; 4.513 ; 4.513 ; Fall       ; Clk             ;
;  Write_Data_WB[1]  ; Clk        ; 4.018 ; 4.018 ; Fall       ; Clk             ;
;  Write_Data_WB[2]  ; Clk        ; 4.115 ; 4.115 ; Fall       ; Clk             ;
;  Write_Data_WB[3]  ; Clk        ; 3.901 ; 3.901 ; Fall       ; Clk             ;
;  Write_Data_WB[4]  ; Clk        ; 4.324 ; 4.324 ; Fall       ; Clk             ;
;  Write_Data_WB[5]  ; Clk        ; 4.382 ; 4.382 ; Fall       ; Clk             ;
;  Write_Data_WB[6]  ; Clk        ; 4.037 ; 4.037 ; Fall       ; Clk             ;
;  Write_Data_WB[7]  ; Clk        ; 3.979 ; 3.979 ; Fall       ; Clk             ;
;  Write_Data_WB[8]  ; Clk        ; 4.329 ; 4.329 ; Fall       ; Clk             ;
;  Write_Data_WB[9]  ; Clk        ; 4.439 ; 4.439 ; Fall       ; Clk             ;
;  Write_Data_WB[10] ; Clk        ; 4.468 ; 4.468 ; Fall       ; Clk             ;
;  Write_Data_WB[11] ; Clk        ; 3.929 ; 3.929 ; Fall       ; Clk             ;
;  Write_Data_WB[12] ; Clk        ; 4.358 ; 4.358 ; Fall       ; Clk             ;
;  Write_Data_WB[13] ; Clk        ; 4.345 ; 4.345 ; Fall       ; Clk             ;
;  Write_Data_WB[14] ; Clk        ; 4.071 ; 4.071 ; Fall       ; Clk             ;
;  Write_Data_WB[15] ; Clk        ; 4.330 ; 4.330 ; Fall       ; Clk             ;
;  Write_Data_WB[16] ; Clk        ; 4.513 ; 4.513 ; Fall       ; Clk             ;
;  Write_Data_WB[17] ; Clk        ; 4.050 ; 4.050 ; Fall       ; Clk             ;
;  Write_Data_WB[18] ; Clk        ; 3.853 ; 3.853 ; Fall       ; Clk             ;
;  Write_Data_WB[19] ; Clk        ; 3.903 ; 3.903 ; Fall       ; Clk             ;
;  Write_Data_WB[20] ; Clk        ; 4.025 ; 4.025 ; Fall       ; Clk             ;
;  Write_Data_WB[21] ; Clk        ; 3.632 ; 3.632 ; Fall       ; Clk             ;
;  Write_Data_WB[22] ; Clk        ; 3.868 ; 3.868 ; Fall       ; Clk             ;
;  Write_Data_WB[23] ; Clk        ; 3.591 ; 3.591 ; Fall       ; Clk             ;
;  Write_Data_WB[24] ; Clk        ; 4.133 ; 4.133 ; Fall       ; Clk             ;
;  Write_Data_WB[25] ; Clk        ; 4.137 ; 4.137 ; Fall       ; Clk             ;
;  Write_Data_WB[26] ; Clk        ; 4.438 ; 4.438 ; Fall       ; Clk             ;
;  Write_Data_WB[27] ; Clk        ; 4.329 ; 4.329 ; Fall       ; Clk             ;
;  Write_Data_WB[28] ; Clk        ; 4.377 ; 4.377 ; Fall       ; Clk             ;
;  Write_Data_WB[29] ; Clk        ; 4.090 ; 4.090 ; Fall       ; Clk             ;
;  Write_Data_WB[30] ; Clk        ; 3.563 ; 3.563 ; Fall       ; Clk             ;
;  Write_Data_WB[31] ; Clk        ; 4.009 ; 4.009 ; Fall       ; Clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; Write_Data_WB[*]   ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Data_WB[0]  ; Clk        ; -2.144 ; -2.144 ; Fall       ; Clk             ;
;  Write_Data_WB[1]  ; Clk        ; -1.867 ; -1.867 ; Fall       ; Clk             ;
;  Write_Data_WB[2]  ; Clk        ; -2.024 ; -2.024 ; Fall       ; Clk             ;
;  Write_Data_WB[3]  ; Clk        ; -1.934 ; -1.934 ; Fall       ; Clk             ;
;  Write_Data_WB[4]  ; Clk        ; -2.050 ; -2.050 ; Fall       ; Clk             ;
;  Write_Data_WB[5]  ; Clk        ; -2.024 ; -2.024 ; Fall       ; Clk             ;
;  Write_Data_WB[6]  ; Clk        ; -1.769 ; -1.769 ; Fall       ; Clk             ;
;  Write_Data_WB[7]  ; Clk        ; -1.846 ; -1.846 ; Fall       ; Clk             ;
;  Write_Data_WB[8]  ; Clk        ; -2.143 ; -2.143 ; Fall       ; Clk             ;
;  Write_Data_WB[9]  ; Clk        ; -2.199 ; -2.199 ; Fall       ; Clk             ;
;  Write_Data_WB[10] ; Clk        ; -2.091 ; -2.091 ; Fall       ; Clk             ;
;  Write_Data_WB[11] ; Clk        ; -1.965 ; -1.965 ; Fall       ; Clk             ;
;  Write_Data_WB[12] ; Clk        ; -2.058 ; -2.058 ; Fall       ; Clk             ;
;  Write_Data_WB[13] ; Clk        ; -2.017 ; -2.017 ; Fall       ; Clk             ;
;  Write_Data_WB[14] ; Clk        ; -2.028 ; -2.028 ; Fall       ; Clk             ;
;  Write_Data_WB[15] ; Clk        ; -2.149 ; -2.149 ; Fall       ; Clk             ;
;  Write_Data_WB[16] ; Clk        ; -2.226 ; -2.226 ; Fall       ; Clk             ;
;  Write_Data_WB[17] ; Clk        ; -2.010 ; -2.010 ; Fall       ; Clk             ;
;  Write_Data_WB[18] ; Clk        ; -1.745 ; -1.745 ; Fall       ; Clk             ;
;  Write_Data_WB[19] ; Clk        ; -1.811 ; -1.811 ; Fall       ; Clk             ;
;  Write_Data_WB[20] ; Clk        ; -1.876 ; -1.876 ; Fall       ; Clk             ;
;  Write_Data_WB[21] ; Clk        ; -1.795 ; -1.795 ; Fall       ; Clk             ;
;  Write_Data_WB[22] ; Clk        ; -1.908 ; -1.908 ; Fall       ; Clk             ;
;  Write_Data_WB[23] ; Clk        ; -1.794 ; -1.794 ; Fall       ; Clk             ;
;  Write_Data_WB[24] ; Clk        ; -2.061 ; -2.061 ; Fall       ; Clk             ;
;  Write_Data_WB[25] ; Clk        ; -1.920 ; -1.920 ; Fall       ; Clk             ;
;  Write_Data_WB[26] ; Clk        ; -1.989 ; -1.989 ; Fall       ; Clk             ;
;  Write_Data_WB[27] ; Clk        ; -1.965 ; -1.965 ; Fall       ; Clk             ;
;  Write_Data_WB[28] ; Clk        ; -2.077 ; -2.077 ; Fall       ; Clk             ;
;  Write_Data_WB[29] ; Clk        ; -2.039 ; -2.039 ; Fall       ; Clk             ;
;  Write_Data_WB[30] ; Clk        ; -1.749 ; -1.749 ; Fall       ; Clk             ;
;  Write_Data_WB[31] ; Clk        ; -2.024 ; -2.024 ; Fall       ; Clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_WB[*]      ; Clk        ; 8.277 ; 8.277 ; Rise       ; Clk             ;
;  ALU_Result_WB[0]     ; Clk        ; 6.913 ; 6.913 ; Rise       ; Clk             ;
;  ALU_Result_WB[1]     ; Clk        ; 7.386 ; 7.386 ; Rise       ; Clk             ;
;  ALU_Result_WB[2]     ; Clk        ; 6.735 ; 6.735 ; Rise       ; Clk             ;
;  ALU_Result_WB[3]     ; Clk        ; 6.070 ; 6.070 ; Rise       ; Clk             ;
;  ALU_Result_WB[4]     ; Clk        ; 7.884 ; 7.884 ; Rise       ; Clk             ;
;  ALU_Result_WB[5]     ; Clk        ; 7.623 ; 7.623 ; Rise       ; Clk             ;
;  ALU_Result_WB[6]     ; Clk        ; 7.928 ; 7.928 ; Rise       ; Clk             ;
;  ALU_Result_WB[7]     ; Clk        ; 7.215 ; 7.215 ; Rise       ; Clk             ;
;  ALU_Result_WB[8]     ; Clk        ; 7.526 ; 7.526 ; Rise       ; Clk             ;
;  ALU_Result_WB[9]     ; Clk        ; 7.043 ; 7.043 ; Rise       ; Clk             ;
;  ALU_Result_WB[10]    ; Clk        ; 8.105 ; 8.105 ; Rise       ; Clk             ;
;  ALU_Result_WB[11]    ; Clk        ; 7.689 ; 7.689 ; Rise       ; Clk             ;
;  ALU_Result_WB[12]    ; Clk        ; 8.277 ; 8.277 ; Rise       ; Clk             ;
;  ALU_Result_WB[13]    ; Clk        ; 6.736 ; 6.736 ; Rise       ; Clk             ;
;  ALU_Result_WB[14]    ; Clk        ; 7.627 ; 7.627 ; Rise       ; Clk             ;
;  ALU_Result_WB[15]    ; Clk        ; 7.778 ; 7.778 ; Rise       ; Clk             ;
;  ALU_Result_WB[16]    ; Clk        ; 7.005 ; 7.005 ; Rise       ; Clk             ;
;  ALU_Result_WB[17]    ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  ALU_Result_WB[18]    ; Clk        ; 7.693 ; 7.693 ; Rise       ; Clk             ;
;  ALU_Result_WB[19]    ; Clk        ; 7.964 ; 7.964 ; Rise       ; Clk             ;
;  ALU_Result_WB[20]    ; Clk        ; 7.955 ; 7.955 ; Rise       ; Clk             ;
;  ALU_Result_WB[21]    ; Clk        ; 6.952 ; 6.952 ; Rise       ; Clk             ;
;  ALU_Result_WB[22]    ; Clk        ; 7.793 ; 7.793 ; Rise       ; Clk             ;
;  ALU_Result_WB[23]    ; Clk        ; 7.325 ; 7.325 ; Rise       ; Clk             ;
;  ALU_Result_WB[24]    ; Clk        ; 7.781 ; 7.781 ; Rise       ; Clk             ;
;  ALU_Result_WB[25]    ; Clk        ; 7.631 ; 7.631 ; Rise       ; Clk             ;
;  ALU_Result_WB[26]    ; Clk        ; 8.189 ; 8.189 ; Rise       ; Clk             ;
;  ALU_Result_WB[27]    ; Clk        ; 6.938 ; 6.938 ; Rise       ; Clk             ;
;  ALU_Result_WB[28]    ; Clk        ; 6.945 ; 6.945 ; Rise       ; Clk             ;
;  ALU_Result_WB[29]    ; Clk        ; 6.741 ; 6.741 ; Rise       ; Clk             ;
;  ALU_Result_WB[30]    ; Clk        ; 6.375 ; 6.375 ; Rise       ; Clk             ;
;  ALU_Result_WB[31]    ; Clk        ; 7.929 ; 7.929 ; Rise       ; Clk             ;
; Instruction_EX[*]     ; Clk        ; 8.502 ; 8.502 ; Rise       ; Clk             ;
;  Instruction_EX[2]    ; Clk        ; 7.845 ; 7.845 ; Rise       ; Clk             ;
;  Instruction_EX[3]    ; Clk        ; 8.032 ; 8.032 ; Rise       ; Clk             ;
;  Instruction_EX[5]    ; Clk        ; 7.876 ; 7.876 ; Rise       ; Clk             ;
;  Instruction_EX[11]   ; Clk        ; 8.502 ; 8.502 ; Rise       ; Clk             ;
;  Instruction_EX[12]   ; Clk        ; 8.452 ; 8.452 ; Rise       ; Clk             ;
;  Instruction_EX[16]   ; Clk        ; 8.205 ; 8.205 ; Rise       ; Clk             ;
;  Instruction_EX[17]   ; Clk        ; 7.618 ; 7.618 ; Rise       ; Clk             ;
;  Instruction_EX[18]   ; Clk        ; 7.688 ; 7.688 ; Rise       ; Clk             ;
;  Instruction_EX[21]   ; Clk        ; 6.991 ; 6.991 ; Rise       ; Clk             ;
;  Instruction_EX[22]   ; Clk        ; 6.763 ; 6.763 ; Rise       ; Clk             ;
;  Instruction_EX[23]   ; Clk        ; 7.463 ; 7.463 ; Rise       ; Clk             ;
;  Instruction_EX[25]   ; Clk        ; 7.242 ; 7.242 ; Rise       ; Clk             ;
;  Instruction_EX[26]   ; Clk        ; 7.667 ; 7.667 ; Rise       ; Clk             ;
;  Instruction_EX[27]   ; Clk        ; 7.895 ; 7.895 ; Rise       ; Clk             ;
;  Instruction_EX[28]   ; Clk        ; 7.003 ; 7.003 ; Rise       ; Clk             ;
;  Instruction_EX[29]   ; Clk        ; 7.333 ; 7.333 ; Rise       ; Clk             ;
;  Instruction_EX[31]   ; Clk        ; 7.888 ; 7.888 ; Rise       ; Clk             ;
; MemtoReg_WB           ; Clk        ; 6.687 ; 6.687 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]       ; Clk        ; 7.590 ; 7.590 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]      ; Clk        ; 7.485 ; 7.485 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]      ; Clk        ; 7.181 ; 7.181 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]      ; Clk        ; 7.201 ; 7.201 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]      ; Clk        ; 7.190 ; 7.190 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]      ; Clk        ; 7.034 ; 7.034 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]      ; Clk        ; 6.941 ; 6.941 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]      ; Clk        ; 6.717 ; 6.717 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]      ; Clk        ; 7.198 ; 7.198 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]     ; Clk        ; 7.270 ; 7.270 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]     ; Clk        ; 7.185 ; 7.185 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]     ; Clk        ; 7.501 ; 7.501 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]     ; Clk        ; 7.275 ; 7.275 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]     ; Clk        ; 7.472 ; 7.472 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]     ; Clk        ; 7.246 ; 7.246 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]     ; Clk        ; 7.452 ; 7.452 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]     ; Clk        ; 7.173 ; 7.173 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]     ; Clk        ; 7.226 ; 7.226 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]     ; Clk        ; 7.192 ; 7.192 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]     ; Clk        ; 7.526 ; 7.526 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]     ; Clk        ; 7.590 ; 7.590 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]     ; Clk        ; 7.253 ; 7.253 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]     ; Clk        ; 7.535 ; 7.535 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]     ; Clk        ; 7.532 ; 7.532 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]     ; Clk        ; 6.730 ; 6.730 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]     ; Clk        ; 6.964 ; 6.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]     ; Clk        ; 7.506 ; 7.506 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]     ; Clk        ; 7.522 ; 7.522 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]     ; Clk        ; 7.507 ; 7.507 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]     ; Clk        ; 7.045 ; 7.045 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]     ; Clk        ; 7.130 ; 7.130 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 7.706 ; 7.706 ; Rise       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 7.109 ; 7.109 ; Rise       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 7.061 ; 7.061 ; Rise       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 7.061 ; 7.061 ; Rise       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 7.109 ; 7.109 ; Rise       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_WB[*]      ; Clk        ; 3.460 ; 3.460 ; Rise       ; Clk             ;
;  ALU_Result_WB[0]     ; Clk        ; 3.903 ; 3.903 ; Rise       ; Clk             ;
;  ALU_Result_WB[1]     ; Clk        ; 4.049 ; 4.049 ; Rise       ; Clk             ;
;  ALU_Result_WB[2]     ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
;  ALU_Result_WB[3]     ; Clk        ; 3.460 ; 3.460 ; Rise       ; Clk             ;
;  ALU_Result_WB[4]     ; Clk        ; 4.362 ; 4.362 ; Rise       ; Clk             ;
;  ALU_Result_WB[5]     ; Clk        ; 4.266 ; 4.266 ; Rise       ; Clk             ;
;  ALU_Result_WB[6]     ; Clk        ; 4.407 ; 4.407 ; Rise       ; Clk             ;
;  ALU_Result_WB[7]     ; Clk        ; 3.996 ; 3.996 ; Rise       ; Clk             ;
;  ALU_Result_WB[8]     ; Clk        ; 4.198 ; 4.198 ; Rise       ; Clk             ;
;  ALU_Result_WB[9]     ; Clk        ; 3.974 ; 3.974 ; Rise       ; Clk             ;
;  ALU_Result_WB[10]    ; Clk        ; 4.376 ; 4.376 ; Rise       ; Clk             ;
;  ALU_Result_WB[11]    ; Clk        ; 4.284 ; 4.284 ; Rise       ; Clk             ;
;  ALU_Result_WB[12]    ; Clk        ; 4.566 ; 4.566 ; Rise       ; Clk             ;
;  ALU_Result_WB[13]    ; Clk        ; 3.768 ; 3.768 ; Rise       ; Clk             ;
;  ALU_Result_WB[14]    ; Clk        ; 4.219 ; 4.219 ; Rise       ; Clk             ;
;  ALU_Result_WB[15]    ; Clk        ; 4.254 ; 4.254 ; Rise       ; Clk             ;
;  ALU_Result_WB[16]    ; Clk        ; 3.891 ; 3.891 ; Rise       ; Clk             ;
;  ALU_Result_WB[17]    ; Clk        ; 3.921 ; 3.921 ; Rise       ; Clk             ;
;  ALU_Result_WB[18]    ; Clk        ; 4.285 ; 4.285 ; Rise       ; Clk             ;
;  ALU_Result_WB[19]    ; Clk        ; 4.406 ; 4.406 ; Rise       ; Clk             ;
;  ALU_Result_WB[20]    ; Clk        ; 4.421 ; 4.421 ; Rise       ; Clk             ;
;  ALU_Result_WB[21]    ; Clk        ; 3.903 ; 3.903 ; Rise       ; Clk             ;
;  ALU_Result_WB[22]    ; Clk        ; 4.328 ; 4.328 ; Rise       ; Clk             ;
;  ALU_Result_WB[23]    ; Clk        ; 4.106 ; 4.106 ; Rise       ; Clk             ;
;  ALU_Result_WB[24]    ; Clk        ; 4.251 ; 4.251 ; Rise       ; Clk             ;
;  ALU_Result_WB[25]    ; Clk        ; 4.260 ; 4.260 ; Rise       ; Clk             ;
;  ALU_Result_WB[26]    ; Clk        ; 4.532 ; 4.532 ; Rise       ; Clk             ;
;  ALU_Result_WB[27]    ; Clk        ; 3.916 ; 3.916 ; Rise       ; Clk             ;
;  ALU_Result_WB[28]    ; Clk        ; 3.919 ; 3.919 ; Rise       ; Clk             ;
;  ALU_Result_WB[29]    ; Clk        ; 3.774 ; 3.774 ; Rise       ; Clk             ;
;  ALU_Result_WB[30]    ; Clk        ; 3.660 ; 3.660 ; Rise       ; Clk             ;
;  ALU_Result_WB[31]    ; Clk        ; 4.410 ; 4.410 ; Rise       ; Clk             ;
; Instruction_EX[*]     ; Clk        ; 3.819 ; 3.819 ; Rise       ; Clk             ;
;  Instruction_EX[2]    ; Clk        ; 4.296 ; 4.296 ; Rise       ; Clk             ;
;  Instruction_EX[3]    ; Clk        ; 4.437 ; 4.437 ; Rise       ; Clk             ;
;  Instruction_EX[5]    ; Clk        ; 4.383 ; 4.383 ; Rise       ; Clk             ;
;  Instruction_EX[11]   ; Clk        ; 4.676 ; 4.676 ; Rise       ; Clk             ;
;  Instruction_EX[12]   ; Clk        ; 4.626 ; 4.626 ; Rise       ; Clk             ;
;  Instruction_EX[16]   ; Clk        ; 4.463 ; 4.463 ; Rise       ; Clk             ;
;  Instruction_EX[17]   ; Clk        ; 4.149 ; 4.149 ; Rise       ; Clk             ;
;  Instruction_EX[18]   ; Clk        ; 4.199 ; 4.199 ; Rise       ; Clk             ;
;  Instruction_EX[21]   ; Clk        ; 3.929 ; 3.929 ; Rise       ; Clk             ;
;  Instruction_EX[22]   ; Clk        ; 3.819 ; 3.819 ; Rise       ; Clk             ;
;  Instruction_EX[23]   ; Clk        ; 4.160 ; 4.160 ; Rise       ; Clk             ;
;  Instruction_EX[25]   ; Clk        ; 4.065 ; 4.065 ; Rise       ; Clk             ;
;  Instruction_EX[26]   ; Clk        ; 4.207 ; 4.207 ; Rise       ; Clk             ;
;  Instruction_EX[27]   ; Clk        ; 4.387 ; 4.387 ; Rise       ; Clk             ;
;  Instruction_EX[28]   ; Clk        ; 3.951 ; 3.951 ; Rise       ; Clk             ;
;  Instruction_EX[29]   ; Clk        ; 4.150 ; 4.150 ; Rise       ; Clk             ;
;  Instruction_EX[31]   ; Clk        ; 4.321 ; 4.321 ; Rise       ; Clk             ;
; MemtoReg_WB           ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
; PC_Plus_4_EX[*]       ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[2]      ; Clk        ; 4.161 ; 4.161 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[3]      ; Clk        ; 3.970 ; 3.970 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[4]      ; Clk        ; 3.973 ; 3.973 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[5]      ; Clk        ; 4.020 ; 4.020 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[6]      ; Clk        ; 3.954 ; 3.954 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[7]      ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[8]      ; Clk        ; 3.776 ; 3.776 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[9]      ; Clk        ; 4.030 ; 4.030 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[10]     ; Clk        ; 4.010 ; 4.010 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[11]     ; Clk        ; 3.957 ; 3.957 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[12]     ; Clk        ; 4.108 ; 4.108 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[13]     ; Clk        ; 4.019 ; 4.019 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[14]     ; Clk        ; 4.167 ; 4.167 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[15]     ; Clk        ; 4.053 ; 4.053 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[16]     ; Clk        ; 4.137 ; 4.137 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[17]     ; Clk        ; 4.004 ; 4.004 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[18]     ; Clk        ; 3.991 ; 3.991 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[19]     ; Clk        ; 3.967 ; 3.967 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[20]     ; Clk        ; 4.201 ; 4.201 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[21]     ; Clk        ; 4.174 ; 4.174 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[22]     ; Clk        ; 4.064 ; 4.064 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[23]     ; Clk        ; 4.137 ; 4.137 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[24]     ; Clk        ; 4.203 ; 4.203 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[25]     ; Clk        ; 3.790 ; 3.790 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[26]     ; Clk        ; 3.897 ; 3.897 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[27]     ; Clk        ; 4.120 ; 4.120 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[28]     ; Clk        ; 4.127 ; 4.127 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[29]     ; Clk        ; 4.187 ; 4.187 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[30]     ; Clk        ; 3.964 ; 3.964 ; Rise       ; Clk             ;
;  PC_Plus_4_EX[31]     ; Clk        ; 3.949 ; 3.949 ; Rise       ; Clk             ;
; RegWrite_WB           ; Clk        ; 4.313 ; 4.313 ; Rise       ; Clk             ;
; Write_Register_WB[*]  ; Clk        ; 3.971 ; 3.971 ; Rise       ; Clk             ;
;  Write_Register_WB[0] ; Clk        ; 3.974 ; 3.974 ; Rise       ; Clk             ;
;  Write_Register_WB[1] ; Clk        ; 3.971 ; 3.971 ; Rise       ; Clk             ;
;  Write_Register_WB[2] ; Clk        ; 3.999 ; 3.999 ; Rise       ; Clk             ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 9160     ; 0        ; 28       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 9160     ; 0        ; 28       ; 64       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sun Aug 24 01:44:42 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.689
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.689      -770.973 Clk 
Info (332146): Worst-case hold slack is 0.519
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.519         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1028.340 Clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.058      -298.016 Clk 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.238         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -1028.340 Clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Sun Aug 24 01:44:43 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


