// Seed: 36818810
module module_0 (
    input wor id_0 id_3,
    output tri id_1
);
  tri1 id_4;
  assign id_3 = id_4;
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply1 id_12,
    output wand id_13,
    output wire id_14,
    input uwire id_15
);
  module_0(
      id_15, id_2
  );
  wire id_17, id_18;
endmodule
