set_false_path -through [get_pins {i_system_wrapper/system_i/tx_intf_0/inst/tx_intf_s_axi_i/slv_reg0_reg[0]/Q}]
set_false_path -through [get_pins {i_system_wrapper/system_i/tx_intf_0/inst/tx_intf_s_axi_i/slv_reg7_reg[1]/Q}]
set_false_path -through [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_wider_reg/Q]
set_false_path -through [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_in_dac_domain_reg/D]
set_false_path -through [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_in_dac_domain_reg/Q]
set_false_path -through [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_in_dac_domain_reg/R]

set_false_path -from [get_pins {i_system_wrapper/system_i/tx_intf_0/inst/tx_intf_s_axi_i/slv_reg0_reg[0]/C}] -to [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_in_dac_domain_reg/R]
set_false_path -from [get_pins {i_system_wrapper/system_i/tx_intf_0/inst/tx_intf_s_axi_i/slv_reg7_reg[1]/C}] -to [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_in_dac_domain_reg/R]
set_false_path -from [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_wider_reg/C] -to [get_pins i_system_wrapper/system_i/tx_intf_0/inst/dac_intf_i/src_sel_in_dac_domain_reg/D]


connect_debug_port u_ila_0/probe4 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_inst/delay_prod_avg_mag[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count_reg[31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count_reg[31]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_0[31]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj0[15]}]]

connect_debug_port u_ila_0/probe0 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/neg_count[9]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/plateau_count[9]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/pos_count[9]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[31]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[32]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[33]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[34]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[35]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[36]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[37]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[38]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[39]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[40]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[41]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[42]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[43]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[44]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[45]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[46]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[47]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[48]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[49]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[50]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[51]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[52]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[53]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[54]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[55]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[56]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[57]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[58]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[59]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[60]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[61]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[62]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod[63]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[31]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[32]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[33]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[34]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[35]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[36]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[37]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[38]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[39]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[40]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[41]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[42]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[43]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[44]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[45]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[46]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[47]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[48]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[49]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[50]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[51]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[52]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[53]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[54]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[55]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[56]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[57]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[58]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[59]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[60]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[61]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[62]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/prod_avg[63]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[0]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[1]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[2]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[3]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[4]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[5]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[6]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[7]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[8]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[9]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[10]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[11]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[12]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[13]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[14]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[15]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[16]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[17]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[18]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[19]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[20]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[21]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[22]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[23]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[24]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[25]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[26]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[27]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[28]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[29]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[30]} {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/sample_delayed_conj[31]}]]
connect_debug_port u_ila_0/probe69 [get_nets [list i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/sync_short_inst/delay_prod_avg_mag_stb]]




connect_debug_port u_ila_0/probe6 [get_nets [list {i_system_wrapper/system_i/rx_intf_0/inst/pl_to_m_axis_intf_i/rx_state[0]} {i_system_wrapper/system_i/rx_intf_0/inst/pl_to_m_axis_intf_i/rx_state[1]}]]


connect_debug_port u_ila_0/probe6 [get_nets [list {i_system_wrapper/system_i/rx_intf_0/inst/pl_to_m_axis_intf_i/rst_count[0]} {i_system_wrapper/system_i/rx_intf_0/inst/pl_to_m_axis_intf_i/rst_count[1]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {i_system_wrapper/system_i/rx_intf_0/inst/pl_to_m_axis_intf_i/rx_state[0]} {i_system_wrapper/system_i/rx_intf_0/inst/pl_to_m_axis_intf_i/rx_state[1]} {i_system_wrapper/system_i/rx_intf_0/inst/pl_to_m_axis_intf_i/rx_state[2]}]]
connect_debug_port u_ila_0/probe75 [get_nets [list i_system_wrapper/system_i/rx_intf_0/inst/ddc_bank_M_AXIS_i/fifo64_1clk_i/EMPTY]]

connect_debug_port u_ila_0/probe76 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/deinterleave_inst/state_reg_n_2_[1]}]]
connect_debug_port u_ila_0/probe77 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0/inst/dot11_i/ofdm_decoder_inst/deinterleave_inst/state_reg_n_2_[0]}]]

connect_debug_port u_ila_0/probe31 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[0]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[1]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[2]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[3]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[4]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[5]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[6]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[7]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[8]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[9]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[10]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[11]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[12]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[13]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/recv_ack_timeout_count[14]}]]









connect_debug_port u_ila_0/probe7 [get_nets [list {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn_reg__0[0]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn_reg__0[1]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn_reg__0[2]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn_reg__0[3]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn_reg__0[4]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn_reg__0[5]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn_reg__0[6]}]]


connect_debug_port u_ila_0/probe7 [get_nets [list {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn[0]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn[1]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn[2]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn[3]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn[4]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn[5]} {i_system_wrapper/system_i/rx_intf_0/inst/byte_to_word_fcs_sn_intert_inst/rx_pkt_sn[6]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/gpio_status_delay[2]} {i_system_wrapper/system_i/xpu_0/inst/rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/gpio_status_delay[3]} {i_system_wrapper/system_i/xpu_0/inst/rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/gpio_status_delay[4]} {i_system_wrapper/system_i/xpu_0/inst/rssi_i/fifo8_delay64_i/fifo8_1clk_dep64_i/gpio_status_delay[5]}]]




connect_debug_port u_ila_0/probe73 [get_nets [list i_system_wrapper/system_i/xpu_0/inst/rx_is_ongoing]]
connect_debug_port u_ila_0/probe79 [get_nets [list i_system_wrapper/system_i/tx_intf_0/tx_iq_fifo_full]]



connect_debug_port u_ila_0/probe27 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/core_state[0]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/core_state[1]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/core_state[2]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/core_state_priv[0]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/core_state_priv[1]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/core_state_priv[2]}]]
connect_debug_port u_ila_0/probe46 [get_nets [list i_system_wrapper/system_i/xpu_0/inst/tx_control_i/ch_idle0]]

connect_debug_port u_ila_0/probe40 [get_nets [list {i_system_wrapper/system_i/phy_tx_0_bram_addr[3]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[4]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[5]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[6]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[7]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[8]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[9]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[10]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[11]} {i_system_wrapper/system_i/phy_tx_0_bram_addr[12]}]]








connect_debug_port u_ila_1/clk [get_nets [list i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/n_2_381_BUFG]]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_n_2_381_BUFG]


connect_debug_port u_ila_0/probe27 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/csma_ca_i/ch_state_old[0]} {i_system_wrapper/system_i/xpu_0/inst/csma_ca_i/ch_state_old[1]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/csma_ca_i/ch_state[0]} {i_system_wrapper/system_i/xpu_0/inst/csma_ca_i/ch_state[1]}]]

connect_debug_port u_ila_0/probe15 [get_nets [list {i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/state1[0]} {i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/state1[1]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/state2[0]} {i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/state2[1]} {i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/state2[2]}]]
connect_debug_port u_ila_0/probe49 [get_nets [list i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/phy_tx_start_internal]]
connect_debug_port u_ila_0/probe57 [get_nets [list i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/state3]]









create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/num_retrans[0]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/num_retrans[1]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/num_retrans[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 3 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/tx_control_state[0]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/tx_control_state[1]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/tx_control_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 3 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/tx_control_state_priv[0]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/tx_control_state_priv[1]} {i_system_wrapper/system_i/xpu_0/inst/tx_control_i/tx_control_state_priv[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/high_tx_ctl_state[0]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/high_tx_ctl_state[1]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/high_tx_ctl_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 3 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/high_tx_ctl_state_old[0]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/high_tx_ctl_state_old[1]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/high_tx_ctl_state_old[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[0]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[1]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[2]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[3]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[4]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[5]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[6]} {i_system_wrapper/system_i/tx_intf_0/inst/tx_bit_intf_i/num_dma_symbol_total_current[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[0]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[1]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[2]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[3]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[4]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[5]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[6]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[7]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[8]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[9]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[10]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[11]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[12]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[13]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[14]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[15]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[16]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[17]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[18]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[19]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[20]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[21]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[22]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[23]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[24]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[25]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[26]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[27]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[28]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[29]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[30]} {i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_pack[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe7]
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[0]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[1]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[2]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[3]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[4]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[5]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[6]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[7]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[8]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[9]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[10]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[11]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[12]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[13]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[14]} {i_system_wrapper/system_i/tx_intf_0/rf_i_from_acc[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe8]
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[0]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[1]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[2]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[3]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[4]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[5]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[6]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[7]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[8]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[9]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[10]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[11]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[12]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[13]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[14]} {i_system_wrapper/system_i/tx_intf_0/rf_q_from_acc[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/FC_DI[0]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[1]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[2]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[3]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[4]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[5]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[6]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[7]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[8]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[9]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[10]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[11]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[12]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[13]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[14]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[15]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[16]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[17]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[18]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[19]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[20]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[21]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[22]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[23]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[24]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[25]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[26]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[27]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[28]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[29]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[30]} {i_system_wrapper/system_i/xpu_0/inst/FC_DI[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 5 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {i_system_wrapper/system_i/xpu_0/inst/tx_status[0]} {i_system_wrapper/system_i/xpu_0/inst/tx_status[1]} {i_system_wrapper/system_i/xpu_0/inst/tx_status[2]} {i_system_wrapper/system_i/xpu_0/inst/tx_status[3]} {i_system_wrapper/system_i/xpu_0/inst/tx_status[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {i_system_wrapper/system_i/rx_intf_0_sample[0]} {i_system_wrapper/system_i/rx_intf_0_sample[1]} {i_system_wrapper/system_i/rx_intf_0_sample[2]} {i_system_wrapper/system_i/rx_intf_0_sample[3]} {i_system_wrapper/system_i/rx_intf_0_sample[4]} {i_system_wrapper/system_i/rx_intf_0_sample[5]} {i_system_wrapper/system_i/rx_intf_0_sample[6]} {i_system_wrapper/system_i/rx_intf_0_sample[7]} {i_system_wrapper/system_i/rx_intf_0_sample[8]} {i_system_wrapper/system_i/rx_intf_0_sample[9]} {i_system_wrapper/system_i/rx_intf_0_sample[10]} {i_system_wrapper/system_i/rx_intf_0_sample[11]} {i_system_wrapper/system_i/rx_intf_0_sample[12]} {i_system_wrapper/system_i/rx_intf_0_sample[13]} {i_system_wrapper/system_i/rx_intf_0_sample[14]} {i_system_wrapper/system_i/rx_intf_0_sample[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {i_system_wrapper/system_i/tx_intf_0_data_to_acc[0]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[1]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[2]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[3]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[4]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[5]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[6]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[7]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[8]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[9]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[10]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[11]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[12]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[13]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[14]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[15]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[16]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[17]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[18]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[19]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[20]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[21]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[22]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[23]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[24]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[25]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[26]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[27]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[28]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[29]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[30]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[31]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[32]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[33]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[34]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[35]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[36]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[37]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[38]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[39]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[40]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[41]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[42]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[43]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[44]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[45]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[46]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[47]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[48]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[49]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[50]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[51]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[52]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[53]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[54]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[55]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[56]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[57]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[58]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[59]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[60]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[61]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[62]} {i_system_wrapper/system_i/tx_intf_0_data_to_acc[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {i_system_wrapper/system_i/xpu_0_band[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 12 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[0]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[1]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[2]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[3]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[4]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[5]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[6]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[7]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[8]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[9]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[10]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_len[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 5 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {i_system_wrapper/system_i/openofdm_rx_0_pkt_rate[0]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_rate[1]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_rate[2]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_rate[3]} {i_system_wrapper/system_i/openofdm_rx_0_pkt_rate[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[0]} {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[1]} {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[2]} {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[3]} {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[4]} {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[5]} {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[6]} {i_system_wrapper/system_i/openofdm_tx_0_bram_addr[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {i_system_wrapper/system_i/rx_intf_0/inst/rx_intf_pl_to_m_axis_i/old_rx_state[0]} {i_system_wrapper/system_i/rx_intf_0/inst/rx_intf_pl_to_m_axis_i/old_rx_state[1]} {i_system_wrapper/system_i/rx_intf_0/inst/rx_intf_pl_to_m_axis_i/old_rx_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 3 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {i_system_wrapper/system_i/rx_intf_0/inst/rx_intf_pl_to_m_axis_i/rx_state[0]} {i_system_wrapper/system_i/rx_intf_0/inst/rx_intf_pl_to_m_axis_i/rx_state[1]} {i_system_wrapper/system_i/rx_intf_0/inst/rx_intf_pl_to_m_axis_i/rx_state[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list i_system_wrapper/system_i/xpu_0/inst/addr1_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list i_system_wrapper/system_i/xpu_0/inst/ch_idle]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list i_system_wrapper/system_i/xpu_0/inst/FC_DI_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list i_system_wrapper/system_i/tx_intf_0/inst/fulln_from_dac_to_duc]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list i_system_wrapper/system_i/openofdm_rx_0_fcs_ok]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list i_system_wrapper/system_i/openofdm_rx_0_fcs_out_strobe]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list i_system_wrapper/system_i/openofdm_rx_0_pkt_header_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list i_system_wrapper/system_i/openofdm_rx_0_pkt_header_valid_strobe]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list i_system_wrapper/system_i/tx_intf_0/inst/phy_tx_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list i_system_wrapper/system_i/openofdm_tx_0/inst/dot11_tx/phy_tx_started]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list i_system_wrapper/system_i/xpu_0/inst/pulse_tx_bb_end_almost]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list i_system_wrapper/system_i/tx_intf_0/rf_iq_valid_from_acc]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list i_system_wrapper/system_i/rx_intf_0_rx_pkt_intr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list i_system_wrapper/system_i/rx_intf_0_sample_strobe]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list i_system_wrapper/system_i/rx_intf_0/inst/start_1trans_from_acc_to_m_axis]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list i_system_wrapper/system_i/tx_intf_0/tx_end_from_acc]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list i_system_wrapper/system_i/tx_intf_0_tx_iq_fifo_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list i_system_wrapper/system_i/tx_intf_0_tx_pkt_need_ack]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list i_system_wrapper/system_i/tx_intf_0/inst/tx_iq_intf_i/tx_iq_fifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list i_system_wrapper/system_i/xpu_0/inst/tx_rf_is_ongoing]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list i_system_wrapper/system_i/tx_intf_0/tx_start_from_acc]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list i_system_wrapper/system_i/tx_intf_0/inst/wifi_iq_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list i_system_wrapper/system_i/xpu_0_block_rx_dma_to_ps]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list i_system_wrapper/system_i/xpu_0_block_rx_dma_to_ps_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list i_system_wrapper/system_i/xpu_0_high_tx_allowed0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list i_system_wrapper/system_i/xpu_0_mute_adc_out_to_bb]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list i_system_wrapper/system_i/xpu_0_retrans_in_progress]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list i_system_wrapper/system_i/xpu_0_start_retrans]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list i_system_wrapper/system_i/xpu_0_tx_bb_is_ongoing]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list i_system_wrapper/system_i/xpu_0_tx_try_complete]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK1]
