 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 40
        -max_paths 40
Design : gpio_n8
Version: E-2010.12-SP5-3
Date   : Sat May  2 20:16:15 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[0]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U2/Q (AO22X1)                               0.1777     1.0012 f
  configReg/output_reg[0]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[1]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U3/Q (AO22X1)                               0.1777     1.0012 f
  configReg/output_reg[1]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[2]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U4/Q (AO22X1)                               0.1777     1.0012 f
  configReg/output_reg[2]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[3]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U5/Q (AO22X1)                               0.1777     1.0012 f
  configReg/output_reg[3]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[4]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U6/Q (AO22X1)                               0.1777     1.0012 f
  configReg/output_reg[4]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[5]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U7/Q (AO22X1)                               0.1777     1.0012 f
  configReg/output_reg[5]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[6]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U8/Q (AO22X1)                               0.1777     1.0012 f
  configReg/output_reg[6]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[7]/Q (DFFARX1)                   0.4235     0.8235 f
  configReg/U10/Q (AO22X1)                              0.1777     1.0012 f
  configReg/output_reg[7]/D (DFFARX1)                   0.0240     1.0252 f
  data arrival time                                                1.0252

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0252
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9567


  Startpoint: data_modu/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[0]/Q (DFFARX1)                   0.4223     0.8223 f
  data_modu/U2/Q (AO22X1)                               0.1775     0.9998 f
  data_modu/output_reg[0]/D (DFFARX1)                   0.0240     1.0238 f
  data arrival time                                                1.0238

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  data_modu/output_reg[0]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0238
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9581


  Startpoint: data_modu/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[1]/Q (DFFARX1)                   0.4223     0.8223 f
  data_modu/U3/Q (AO22X1)                               0.1775     0.9998 f
  data_modu/output_reg[1]/D (DFFARX1)                   0.0240     1.0238 f
  data arrival time                                                1.0238

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  data_modu/output_reg[1]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0238
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9581


  Startpoint: data_modu/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[2]/Q (DFFARX1)                   0.4223     0.8223 f
  data_modu/U5/Q (AO22X1)                               0.1775     0.9998 f
  data_modu/output_reg[2]/D (DFFARX1)                   0.0240     1.0238 f
  data arrival time                                                1.0238

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  data_modu/output_reg[2]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0238
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9581


  Startpoint: dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[3]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/U5/Q (AO22X1)                                0.1751     0.9949 f
  dataReg0/output_reg[3]/D (DFFARX1)                    0.0240     1.0190 f
  data arrival time                                                1.0190

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[3]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0190
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9630


  Startpoint: dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[4]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/U6/Q (AO22X1)                                0.1751     0.9949 f
  dataReg0/output_reg[4]/D (DFFARX1)                    0.0240     1.0190 f
  data arrival time                                                1.0190

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[4]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0190
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9630


  Startpoint: dataReg0/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[5]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[5]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/U7/Q (AO22X1)                                0.1751     0.9949 f
  dataReg0/output_reg[5]/D (DFFARX1)                    0.0240     1.0190 f
  data arrival time                                                1.0190

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[5]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0190
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9630


  Startpoint: dataReg0/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[6]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[6]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/U8/Q (AO22X1)                                0.1751     0.9949 f
  dataReg0/output_reg[6]/D (DFFARX1)                    0.0240     1.0190 f
  data arrival time                                                1.0190

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[6]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0190
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9630


  Startpoint: dataReg0/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[7]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[7]/Q (DFFARX1)                    0.4199     0.8199 f
  dataReg0/U10/Q (AO22X1)                               0.1751     0.9949 f
  dataReg0/output_reg[7]/D (DFFARX1)                    0.0240     1.0190 f
  data arrival time                                                1.0190

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[7]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0190
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9630


  Startpoint: pinsReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[0]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U2/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[0]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: pinsReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[1]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U3/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[1]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: pinsReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[2]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U4/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[2]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: pinsReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[3]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U5/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[3]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: pinsReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[4]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U6/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[4]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: pinsReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[5]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U7/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[5]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: pinsReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[6]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U8/Q (AO22X1)                  0.1751     0.9949 f
  pinsReg/output_reg[6]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: pinsReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[7]/Q (DFFARX1)      0.4199     0.8199 f
  pinsReg/U10/Q (AO22X1)                 0.1751     0.9949 f
  pinsReg/output_reg[7]/D (DFFARX1)      0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       8.9630


  Startpoint: dataReg0/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[0]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[0]/Q (DFFARX1)                    0.4161     0.8161 f
  dataReg0/U2/Q (AO22X1)                                0.1744     0.9905 f
  dataReg0/output_reg[0]/D (DFFARX1)                    0.0240     1.0145 f
  data arrival time                                                1.0145

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[0]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0145
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9675


  Startpoint: dataReg0/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[1]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[1]/Q (DFFARX1)                    0.4161     0.8161 f
  dataReg0/U3/Q (AO22X1)                                0.1744     0.9905 f
  dataReg0/output_reg[1]/D (DFFARX1)                    0.0240     1.0145 f
  data arrival time                                                1.0145

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[1]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0145
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9675


  Startpoint: dataReg0/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  dataReg0/output_reg[2]/CLK (DFFARX1)                  0.0000     0.4000 r
  dataReg0/output_reg[2]/Q (DFFARX1)                    0.4161     0.8161 f
  dataReg0/U4/Q (AO22X1)                                0.1744     0.9905 f
  dataReg0/output_reg[2]/D (DFFARX1)                    0.0240     1.0145 f
  data arrival time                                                1.0145

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  dataReg0/output_reg[2]/CLK (DFFARX1)                  0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -1.0145
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9675


  Startpoint: configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[0]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U2/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[0]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[0]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[1]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U3/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[1]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[1]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[2]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U4/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[2]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[2]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[3]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U5/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[3]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[3]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[4]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U6/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[4]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[4]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[5]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U7/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[5]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[5]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[6]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U8/Q (AO22X1)                               0.1355     0.9271 r
  configReg/output_reg[6]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[6]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000     0.4000 r
  configReg/output_reg[7]/Q (DFFARX1)                   0.3916     0.7916 r
  configReg/U10/Q (AO22X1)                              0.1355     0.9271 r
  configReg/output_reg[7]/D (DFFARX1)                   0.0240     0.9511 r
  data arrival time                                                0.9511

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  configReg/output_reg[7]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9511
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9860


  Startpoint: data_modu/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[0]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[0]/Q (DFFARX1)                   0.3904     0.7904 r
  data_modu/U2/Q (AO22X1)                               0.1351     0.9255 r
  data_modu/output_reg[0]/D (DFFARX1)                   0.0240     0.9495 r
  data arrival time                                                0.9495

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  data_modu/output_reg[0]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9495
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9876


  Startpoint: data_modu/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[1]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[1]/Q (DFFARX1)                   0.3904     0.7904 r
  data_modu/U3/Q (AO22X1)                               0.1351     0.9255 r
  data_modu/output_reg[1]/D (DFFARX1)                   0.0240     0.9495 r
  data arrival time                                                0.9495

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  data_modu/output_reg[1]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9495
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9876


  Startpoint: data_modu/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_modu/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  data_modu/output_reg[2]/CLK (DFFARX1)                 0.0000     0.4000 r
  data_modu/output_reg[2]/Q (DFFARX1)                   0.3904     0.7904 r
  data_modu/U5/Q (AO22X1)                               0.1351     0.9255 r
  data_modu/output_reg[2]/D (DFFARX1)                   0.0240     0.9495 r
  data arrival time                                                0.9495

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  data_modu/output_reg[2]/CLK (DFFARX1)                 0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -0.9495
  --------------------------------------------------------------------------
  slack (MET)                                                      8.9876


  Startpoint: pinsReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[0]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U2/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[0]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       8.9928


  Startpoint: pinsReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000     0.4000 r
  pinsReg/output_reg[1]/Q (DFFARX1)      0.3879     0.7879 r
  pinsReg/U3/Q (AO22X1)                  0.1324     0.9203 r
  pinsReg/output_reg[1]/D (DFFARX1)      0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       8.9928


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U2/Q (AO22X1)                  0.2124     3.3417 f
  pinsReg/output_reg[0]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[0]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U3/Q (AO22X1)                  0.2124     3.3417 f
  pinsReg/output_reg[1]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[1]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U4/Q (AO22X1)                  0.2124     3.3417 f
  pinsReg/output_reg[2]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[2]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U5/Q (AO22X1)                  0.2124     3.3417 f
  pinsReg/output_reg[3]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[3]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U6/Q (AO22X1)                  0.2124     3.3417 f
  pinsReg/output_reg[4]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[4]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U7/Q (AO22X1)                  0.2124     3.3417 f
  pinsReg/output_reg[5]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[5]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U8/Q (AO22X1)                  0.2124     3.3417 f
  pinsReg/output_reg[6]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[6]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  pinsReg/E (ndff_n8_1)                  0.0000     2.7923 r
  pinsReg/U13/Q (NBUFFX2)                0.2108     3.0031 r
  pinsReg/U11/QN (INVX0)                 0.1262     3.1293 f
  pinsReg/U10/Q (AO22X1)                 0.2124     3.3417 f
  pinsReg/output_reg[7]/D (DFFARX1)      0.0240     3.3657 f
  data arrival time                                 3.3657

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  pinsReg/output_reg[7]/CLK (DFFARX1)    0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.3657
  -----------------------------------------------------------
  slack (MET)                                       6.6162


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U2/Q (AO22X1)                0.1628     3.1935 r
  configReg/output_reg[0]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[0]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U3/Q (AO22X1)                0.1628     3.1935 r
  configReg/output_reg[1]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[1]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U4/Q (AO22X1)                0.1628     3.1935 r
  configReg/output_reg[2]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[2]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U5/Q (AO22X1)                0.1628     3.1935 r
  configReg/output_reg[3]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[3]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U6/Q (AO22X1)                0.1628     3.1935 r
  configReg/output_reg[4]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[4]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U7/Q (AO22X1)                0.1628     3.1935 r
  configReg/output_reg[5]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[5]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U8/Q (AO22X1)                0.1628     3.1935 r
  configReg/output_reg[6]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[6]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U29/QN (NOR2X0)                        0.1754     2.8455 f
  configReg/E (ndff_n8_0)                0.0000     2.8455 f
  configReg/U11/QN (INVX0)               0.1852     3.0307 r
  configReg/U10/Q (AO22X1)               0.1628     3.1935 r
  configReg/output_reg[7]/D (DFFARX1)    0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[7]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U2/Q (AO22X1)                 0.1628     3.1935 r
  dataReg0/output_reg[0]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[0]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U3/Q (AO22X1)                 0.1628     3.1935 r
  dataReg0/output_reg[1]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[1]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U4/Q (AO22X1)                 0.1628     3.1935 r
  dataReg0/output_reg[2]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[2]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U5/Q (AO22X1)                 0.1628     3.1935 r
  dataReg0/output_reg[3]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[3]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U6/Q (AO22X1)                 0.1628     3.1935 r
  dataReg0/output_reg[4]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[4]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U7/Q (AO22X1)                 0.1628     3.1935 r
  dataReg0/output_reg[5]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[5]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U8/Q (AO22X1)                 0.1628     3.1935 r
  dataReg0/output_reg[6]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[6]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U30/QN (INVX0)                         0.0966     2.5525 f
  U27/QN (NAND3X0)                       0.1176     2.6700 r
  U36/QN (NOR2X0)                        0.1754     2.8455 f
  dataReg0/E (ndff_n8_2)                 0.0000     2.8455 f
  dataReg0/U11/QN (INVX0)                0.1852     3.0307 r
  dataReg0/U10/Q (AO22X1)                0.1628     3.1935 r
  dataReg0/output_reg[7]/D (DFFARX1)     0.0240     3.2175 r
  data arrival time                                 3.2175

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[7]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1629     9.9371
  data required time                                9.9371
  -----------------------------------------------------------
  data required time                                9.9371
  data arrival time                                -3.2175
  -----------------------------------------------------------
  slack (MET)                                       6.7196


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U2/Q (AO22X1)                0.2209     3.2309 f
  configReg/output_reg[0]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[0]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U3/Q (AO22X1)                0.2209     3.2309 f
  configReg/output_reg[1]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[1]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U4/Q (AO22X1)                0.2209     3.2309 f
  configReg/output_reg[2]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[2]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U5/Q (AO22X1)                0.2209     3.2309 f
  configReg/output_reg[3]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[3]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U6/Q (AO22X1)                0.2209     3.2309 f
  configReg/output_reg[4]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[4]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U7/Q (AO22X1)                0.2209     3.2309 f
  configReg/output_reg[5]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[5]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U8/Q (AO22X1)                0.2209     3.2309 f
  configReg/output_reg[6]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[6]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U29/QN (NOR2X0)                        0.2160     2.8318 r
  configReg/E (ndff_n8_0)                0.0000     2.8318 r
  configReg/U11/QN (INVX0)               0.1782     3.0100 f
  configReg/U10/Q (AO22X1)               0.2209     3.2309 f
  configReg/output_reg[7]/D (DFFARX1)    0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  configReg/output_reg[7]/CLK (DFFARX1)
                                         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U2/Q (AO22X1)                 0.2209     3.2309 f
  dataReg0/output_reg[0]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[0]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U3/Q (AO22X1)                 0.2209     3.2309 f
  dataReg0/output_reg[1]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[1]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U4/Q (AO22X1)                 0.2209     3.2309 f
  dataReg0/output_reg[2]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[2]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U5/Q (AO22X1)                 0.2209     3.2309 f
  dataReg0/output_reg[3]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[3]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U6/Q (AO22X1)                 0.2209     3.2309 f
  dataReg0/output_reg[4]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[4]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U7/Q (AO22X1)                 0.2209     3.2309 f
  dataReg0/output_reg[5]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[5]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U8/Q (AO22X1)                 0.2209     3.2309 f
  dataReg0/output_reg[6]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[6]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U30/QN (INVX0)                         0.1000     2.5077 r
  U27/QN (NAND3X0)                       0.1081     2.6158 f
  U36/QN (NOR2X0)                        0.2160     2.8318 r
  dataReg0/E (ndff_n8_2)                 0.0000     2.8318 r
  dataReg0/U11/QN (INVX0)                0.1782     3.0100 f
  dataReg0/U10/Q (AO22X1)                0.2209     3.2309 f
  dataReg0/output_reg[7]/D (DFFARX1)     0.0240     3.2549 f
  data arrival time                                 3.2549

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  dataReg0/output_reg[7]/CLK (DFFARX1)   0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.2549
  -----------------------------------------------------------
  slack (MET)                                       6.7270


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U25/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin0/E (tsb_bit_1_8)            0.0000     3.0084 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2237     3.2321 f
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     3.2321 f
  dataBus[0] (inout)                     0.5751     3.8072 f
  data arrival time                                 3.8072

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.8072
  -----------------------------------------------------------
  slack (MET)                                       5.2928


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U24/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin1/E (tsb_bit_1_7)            0.0000     3.0084 r
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.2237     3.2321 f
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     3.2321 f
  dataBus[1] (inout)                     0.5751     3.8072 f
  data arrival time                                 3.8072

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.8072
  -----------------------------------------------------------
  slack (MET)                                       5.2928


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U23/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin2/E (tsb_bit_1_6)            0.0000     3.0084 r
  dataTsbPin2/Output_tri/Z (TNBUFFX1)    0.2237     3.2321 f
  dataTsbPin2/Output (tsb_bit_1_6)       0.0000     3.2321 f
  dataBus[2] (inout)                     0.5751     3.8072 f
  data arrival time                                 3.8072

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.8072
  -----------------------------------------------------------
  slack (MET)                                       5.2928


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U25/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin0/E (tsb_bit_1_8)            0.0000     3.0084 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2170     3.2254 r
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     3.2254 r
  dataBus[0] (inout)                     0.5751     3.8004 r
  data arrival time                                 3.8004

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.8004
  -----------------------------------------------------------
  slack (MET)                                       5.2996


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U24/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin1/E (tsb_bit_1_7)            0.0000     3.0084 r
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.2170     3.2254 r
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     3.2254 r
  dataBus[1] (inout)                     0.5751     3.8004 r
  data arrival time                                 3.8004

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.8004
  -----------------------------------------------------------
  slack (MET)                                       5.2996


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U23/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin2/E (tsb_bit_1_6)            0.0000     3.0084 r
  dataTsbPin2/Output_tri/Z (TNBUFFX1)    0.2170     3.2254 r
  dataTsbPin2/Output (tsb_bit_1_6)       0.0000     3.2254 r
  dataBus[2] (inout)                     0.5751     3.8004 r
  data arrival time                                 3.8004

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.8004
  -----------------------------------------------------------
  slack (MET)                                       5.2996


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U22/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin3/E (tsb_bit_1_5)            0.0000     3.0084 r
  dataTsbPin3/Output_tri/Z (TNBUFFX1)    0.2204     3.2288 f
  dataTsbPin3/Output (tsb_bit_1_5)       0.0000     3.2288 f
  dataBus[3] (inout)                     0.5498     3.7786 f
  data arrival time                                 3.7786

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7786
  -----------------------------------------------------------
  slack (MET)                                       5.3214


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U21/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin4/E (tsb_bit_1_4)            0.0000     3.0084 r
  dataTsbPin4/Output_tri/Z (TNBUFFX1)    0.2204     3.2288 f
  dataTsbPin4/Output (tsb_bit_1_4)       0.0000     3.2288 f
  dataBus[4] (inout)                     0.5498     3.7786 f
  data arrival time                                 3.7786

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7786
  -----------------------------------------------------------
  slack (MET)                                       5.3214


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U20/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin5/E (tsb_bit_1_3)            0.0000     3.0084 r
  dataTsbPin5/Output_tri/Z (TNBUFFX1)    0.2204     3.2288 f
  dataTsbPin5/Output (tsb_bit_1_3)       0.0000     3.2288 f
  dataBus[5] (inout)                     0.5498     3.7786 f
  data arrival time                                 3.7786

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7786
  -----------------------------------------------------------
  slack (MET)                                       5.3214


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U19/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin6/E (tsb_bit_1_2)            0.0000     3.0084 r
  dataTsbPin6/Output_tri/Z (TNBUFFX1)    0.2204     3.2288 f
  dataTsbPin6/Output (tsb_bit_1_2)       0.0000     3.2288 f
  dataBus[6] (inout)                     0.5498     3.7786 f
  data arrival time                                 3.7786

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7786
  -----------------------------------------------------------
  slack (MET)                                       5.3214


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U18/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin7/E (tsb_bit_1_1)            0.0000     3.0084 r
  dataTsbPin7/Output_tri/Z (TNBUFFX1)    0.2204     3.2288 f
  dataTsbPin7/Output (tsb_bit_1_1)       0.0000     3.2288 f
  dataBus[7] (inout)                     0.5498     3.7786 f
  data arrival time                                 3.7786

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7786
  -----------------------------------------------------------
  slack (MET)                                       5.3214


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U22/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin3/E (tsb_bit_1_5)            0.0000     3.0084 r
  dataTsbPin3/Output_tri/Z (TNBUFFX1)    0.2124     3.2208 r
  dataTsbPin3/Output (tsb_bit_1_5)       0.0000     3.2208 r
  dataBus[3] (inout)                     0.5498     3.7706 r
  data arrival time                                 3.7706

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7706
  -----------------------------------------------------------
  slack (MET)                                       5.3294


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U21/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin4/E (tsb_bit_1_4)            0.0000     3.0084 r
  dataTsbPin4/Output_tri/Z (TNBUFFX1)    0.2124     3.2208 r
  dataTsbPin4/Output (tsb_bit_1_4)       0.0000     3.2208 r
  dataBus[4] (inout)                     0.5498     3.7706 r
  data arrival time                                 3.7706

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7706
  -----------------------------------------------------------
  slack (MET)                                       5.3294


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U20/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin5/E (tsb_bit_1_3)            0.0000     3.0084 r
  dataTsbPin5/Output_tri/Z (TNBUFFX1)    0.2124     3.2208 r
  dataTsbPin5/Output (tsb_bit_1_3)       0.0000     3.2208 r
  dataBus[5] (inout)                     0.5498     3.7706 r
  data arrival time                                 3.7706

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7706
  -----------------------------------------------------------
  slack (MET)                                       5.3294


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U19/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin6/E (tsb_bit_1_2)            0.0000     3.0084 r
  dataTsbPin6/Output_tri/Z (TNBUFFX1)    0.2124     3.2208 r
  dataTsbPin6/Output (tsb_bit_1_2)       0.0000     3.2208 r
  dataBus[6] (inout)                     0.5498     3.7706 r
  data arrival time                                 3.7706

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7706
  -----------------------------------------------------------
  slack (MET)                                       5.3294


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  E (in)                                 0.0000     1.9000 r
  U32/QN (INVX0)                         0.1317     2.0317 f
  U31/QN (NOR4X0)                        0.2462     2.2779 r
  U28/QN (NAND4X0)                       0.1299     2.4078 f
  U33/QN (NOR4X0)                        0.3845     2.7923 r
  U18/Q (AND2X1)                         0.2161     3.0084 r
  dataTsbPin7/E (tsb_bit_1_1)            0.0000     3.0084 r
  dataTsbPin7/Output_tri/Z (TNBUFFX1)    0.2124     3.2208 r
  dataTsbPin7/Output (tsb_bit_1_1)       0.0000     3.2208 r
  dataBus[7] (inout)                     0.5498     3.7706 r
  data arrival time                                 3.7706

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.7706
  -----------------------------------------------------------
  slack (MET)                                       5.3294


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U25/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin0/E (tsb_bit_1_8)            0.0000     2.8333 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2237     3.0570 f
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     3.0570 f
  dataBus[0] (inout)                     0.5751     3.6321 f
  data arrival time                                 3.6321

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6321
  -----------------------------------------------------------
  slack (MET)                                       5.4679


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U24/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin1/E (tsb_bit_1_7)            0.0000     2.8333 r
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.2237     3.0570 f
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     3.0570 f
  dataBus[1] (inout)                     0.5751     3.6321 f
  data arrival time                                 3.6321

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6321
  -----------------------------------------------------------
  slack (MET)                                       5.4679


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U23/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin2/E (tsb_bit_1_6)            0.0000     2.8333 r
  dataTsbPin2/Output_tri/Z (TNBUFFX1)    0.2237     3.0570 f
  dataTsbPin2/Output (tsb_bit_1_6)       0.0000     3.0570 f
  dataBus[2] (inout)                     0.5751     3.6321 f
  data arrival time                                 3.6321

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6321
  -----------------------------------------------------------
  slack (MET)                                       5.4679


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U25/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin0/E (tsb_bit_1_8)            0.0000     2.8333 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2170     3.0503 r
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     3.0503 r
  dataBus[0] (inout)                     0.5751     3.6254 r
  data arrival time                                 3.6254

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6254
  -----------------------------------------------------------
  slack (MET)                                       5.4746


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U24/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin1/E (tsb_bit_1_7)            0.0000     2.8333 r
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.2170     3.0503 r
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     3.0503 r
  dataBus[1] (inout)                     0.5751     3.6254 r
  data arrival time                                 3.6254

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6254
  -----------------------------------------------------------
  slack (MET)                                       5.4746


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U23/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin2/E (tsb_bit_1_6)            0.0000     2.8333 r
  dataTsbPin2/Output_tri/Z (TNBUFFX1)    0.2170     3.0503 r
  dataTsbPin2/Output (tsb_bit_1_6)       0.0000     3.0503 r
  dataBus[2] (inout)                     0.5751     3.6254 r
  data arrival time                                 3.6254

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6254
  -----------------------------------------------------------
  slack (MET)                                       5.4746


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U22/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin3/E (tsb_bit_1_5)            0.0000     2.8333 r
  dataTsbPin3/Output_tri/Z (TNBUFFX1)    0.2204     3.0537 f
  dataTsbPin3/Output (tsb_bit_1_5)       0.0000     3.0537 f
  dataBus[3] (inout)                     0.5498     3.6035 f
  data arrival time                                 3.6035

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6035
  -----------------------------------------------------------
  slack (MET)                                       5.4965


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U21/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin4/E (tsb_bit_1_4)            0.0000     2.8333 r
  dataTsbPin4/Output_tri/Z (TNBUFFX1)    0.2204     3.0537 f
  dataTsbPin4/Output (tsb_bit_1_4)       0.0000     3.0537 f
  dataBus[4] (inout)                     0.5498     3.6035 f
  data arrival time                                 3.6035

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6035
  -----------------------------------------------------------
  slack (MET)                                       5.4965


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U20/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin5/E (tsb_bit_1_3)            0.0000     2.8333 r
  dataTsbPin5/Output_tri/Z (TNBUFFX1)    0.2204     3.0537 f
  dataTsbPin5/Output (tsb_bit_1_3)       0.0000     3.0537 f
  dataBus[5] (inout)                     0.5498     3.6035 f
  data arrival time                                 3.6035

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6035
  -----------------------------------------------------------
  slack (MET)                                       5.4965


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U19/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin6/E (tsb_bit_1_2)            0.0000     2.8333 r
  dataTsbPin6/Output_tri/Z (TNBUFFX1)    0.2204     3.0537 f
  dataTsbPin6/Output (tsb_bit_1_2)       0.0000     3.0537 f
  dataBus[6] (inout)                     0.5498     3.6035 f
  data arrival time                                 3.6035

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6035
  -----------------------------------------------------------
  slack (MET)                                       5.4965


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U18/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin7/E (tsb_bit_1_1)            0.0000     2.8333 r
  dataTsbPin7/Output_tri/Z (TNBUFFX1)    0.2204     3.0537 f
  dataTsbPin7/Output (tsb_bit_1_1)       0.0000     3.0537 f
  dataBus[7] (inout)                     0.5498     3.6035 f
  data arrival time                                 3.6035

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6035
  -----------------------------------------------------------
  slack (MET)                                       5.4965


  Startpoint: addressBus[4]
              (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[4] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.1719     2.0719 r
  U28/QN (NAND4X0)                       0.1299     2.2018 f
  U33/QN (NOR4X0)                        0.3845     2.5863 r
  U25/Q (AND2X1)                         0.2161     2.8024 r
  dataTsbPin0/E (tsb_bit_1_8)            0.0000     2.8024 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2237     3.0261 f
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     3.0261 f
  dataBus[0] (inout)                     0.5751     3.6011 f
  data arrival time                                 3.6011

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6011
  -----------------------------------------------------------
  slack (MET)                                       5.4989


  Startpoint: addressBus[4]
              (input port clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[4] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.1719     2.0719 r
  U28/QN (NAND4X0)                       0.1299     2.2018 f
  U33/QN (NOR4X0)                        0.3845     2.5863 r
  U24/Q (AND2X1)                         0.2161     2.8024 r
  dataTsbPin1/E (tsb_bit_1_7)            0.0000     2.8024 r
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.2237     3.0261 f
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     3.0261 f
  dataBus[1] (inout)                     0.5751     3.6011 f
  data arrival time                                 3.6011

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6011
  -----------------------------------------------------------
  slack (MET)                                       5.4989


  Startpoint: addressBus[4]
              (input port clocked by internal_clock)
  Endpoint: dataBus[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[4] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.1719     2.0719 r
  U28/QN (NAND4X0)                       0.1299     2.2018 f
  U33/QN (NOR4X0)                        0.3845     2.5863 r
  U23/Q (AND2X1)                         0.2161     2.8024 r
  dataTsbPin2/E (tsb_bit_1_6)            0.0000     2.8024 r
  dataTsbPin2/Output_tri/Z (TNBUFFX1)    0.2237     3.0261 f
  dataTsbPin2/Output (tsb_bit_1_6)       0.0000     3.0261 f
  dataBus[2] (inout)                     0.5751     3.6011 f
  data arrival time                                 3.6011

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.6011
  -----------------------------------------------------------
  slack (MET)                                       5.4989


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[3] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U22/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin3/E (tsb_bit_1_5)            0.0000     2.8333 r
  dataTsbPin3/Output_tri/Z (TNBUFFX1)    0.2124     3.0457 r
  dataTsbPin3/Output (tsb_bit_1_5)       0.0000     3.0457 r
  dataBus[3] (inout)                     0.5498     3.5956 r
  data arrival time                                 3.5956

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5956
  -----------------------------------------------------------
  slack (MET)                                       5.5044


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[4] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U21/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin4/E (tsb_bit_1_4)            0.0000     2.8333 r
  dataTsbPin4/Output_tri/Z (TNBUFFX1)    0.2124     3.0457 r
  dataTsbPin4/Output (tsb_bit_1_4)       0.0000     3.0457 r
  dataBus[4] (inout)                     0.5498     3.5956 r
  data arrival time                                 3.5956

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5956
  -----------------------------------------------------------
  slack (MET)                                       5.5044


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[5] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U20/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin5/E (tsb_bit_1_3)            0.0000     2.8333 r
  dataTsbPin5/Output_tri/Z (TNBUFFX1)    0.2124     3.0457 r
  dataTsbPin5/Output (tsb_bit_1_3)       0.0000     3.0457 r
  dataBus[5] (inout)                     0.5498     3.5956 r
  data arrival time                                 3.5956

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5956
  -----------------------------------------------------------
  slack (MET)                                       5.5044


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[6] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U19/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin6/E (tsb_bit_1_2)            0.0000     2.8333 r
  dataTsbPin6/Output_tri/Z (TNBUFFX1)    0.2124     3.0457 r
  dataTsbPin6/Output (tsb_bit_1_2)       0.0000     3.0457 r
  dataBus[6] (inout)                     0.5498     3.5956 r
  data arrival time                                 3.5956

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5956
  -----------------------------------------------------------
  slack (MET)                                       5.5044


  Startpoint: addressBus[3]
              (input port clocked by internal_clock)
  Endpoint: dataBus[7] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[3] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.2028     2.1028 r
  U28/QN (NAND4X0)                       0.1299     2.2327 f
  U33/QN (NOR4X0)                        0.3845     2.6173 r
  U18/Q (AND2X1)                         0.2161     2.8333 r
  dataTsbPin7/E (tsb_bit_1_1)            0.0000     2.8333 r
  dataTsbPin7/Output_tri/Z (TNBUFFX1)    0.2124     3.0457 r
  dataTsbPin7/Output (tsb_bit_1_1)       0.0000     3.0457 r
  dataBus[7] (inout)                     0.5498     3.5956 r
  data arrival time                                 3.5956

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5956
  -----------------------------------------------------------
  slack (MET)                                       5.5044


  Startpoint: addressBus[4]
              (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[4] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.1719     2.0719 r
  U28/QN (NAND4X0)                       0.1299     2.2018 f
  U33/QN (NOR4X0)                        0.3845     2.5863 r
  U25/Q (AND2X1)                         0.2161     2.8024 r
  dataTsbPin0/E (tsb_bit_1_8)            0.0000     2.8024 r
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.2170     3.0194 r
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     3.0194 r
  dataBus[0] (inout)                     0.5751     3.5944 r
  data arrival time                                 3.5944

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5944
  -----------------------------------------------------------
  slack (MET)                                       5.5056


  Startpoint: addressBus[4]
              (input port clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[4] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.1719     2.0719 r
  U28/QN (NAND4X0)                       0.1299     2.2018 f
  U33/QN (NOR4X0)                        0.3845     2.5863 r
  U24/Q (AND2X1)                         0.2161     2.8024 r
  dataTsbPin1/E (tsb_bit_1_7)            0.0000     2.8024 r
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.2170     3.0194 r
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     3.0194 r
  dataBus[1] (inout)                     0.5751     3.5944 r
  data arrival time                                 3.5944

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5944
  -----------------------------------------------------------
  slack (MET)                                       5.5056


  Startpoint: addressBus[4]
              (input port clocked by internal_clock)
  Endpoint: dataBus[2] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  addressBus[4] (in)                     0.0000     1.9000 f
  U31/QN (NOR4X0)                        0.1719     2.0719 r
  U28/QN (NAND4X0)                       0.1299     2.2018 f
  U33/QN (NOR4X0)                        0.3845     2.5863 r
  U23/Q (AND2X1)                         0.2161     2.8024 r
  dataTsbPin2/E (tsb_bit_1_6)            0.0000     2.8024 r
  dataTsbPin2/Output_tri/Z (TNBUFFX1)    0.2170     3.0194 r
  dataTsbPin2/Output (tsb_bit_1_6)       0.0000     3.0194 r
  dataBus[2] (inout)                     0.5751     3.5944 r
  data arrival time                                 3.5944

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5944
  -----------------------------------------------------------
  slack (MET)                                       5.5056


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[0] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U33/QN (NOR4X0)                        0.2398     2.6956 f
  U25/Q (AND2X1)                         0.1788     2.8744 f
  dataTsbPin0/E (tsb_bit_1_8)            0.0000     2.8744 f
  dataTsbPin0/Output_tri/Z (TNBUFFX1)    0.1446     3.0190 r
  dataTsbPin0/Output (tsb_bit_1_8)       0.0000     3.0190 r
  dataBus[0] (inout)                     0.5751     3.5941 r
  data arrival time                                 3.5941

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5941
  -----------------------------------------------------------
  slack (MET)                                       5.5059


  Startpoint: E (input port clocked by internal_clock)
  Endpoint: dataBus[1] (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  gpio_n8            ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  E (in)                                 0.0000     1.9000 f
  U32/QN (INVX0)                         0.1734     2.0734 r
  U31/QN (NOR4X0)                        0.2020     2.2754 f
  U28/QN (NAND4X0)                       0.1805     2.4559 r
  U33/QN (NOR4X0)                        0.2398     2.6956 f
  U24/Q (AND2X1)                         0.1788     2.8744 f
  dataTsbPin1/E (tsb_bit_1_7)            0.0000     2.8744 f
  dataTsbPin1/Output_tri/Z (TNBUFFX1)    0.1446     3.0190 r
  dataTsbPin1/Output (tsb_bit_1_7)       0.0000     3.0190 r
  dataBus[1] (inout)                     0.5751     3.5941 r
  data arrival time                                 3.5941

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.5941
  -----------------------------------------------------------
  slack (MET)                                       5.5059


1
