
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088137                       # Number of seconds simulated
sim_ticks                                 88136592922                       # Number of ticks simulated
final_tick                                88136592922                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 253078                       # Simulator instruction rate (inst/s)
host_op_rate                                   300070                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              265232975                       # Simulator tick rate (ticks/s)
host_mem_usage                                1197560                       # Number of bytes of host memory used
host_seconds                                   332.30                       # Real time elapsed on the host
sim_insts                                    84097543                       # Number of instructions simulated
sim_ops                                      99713057                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         6151872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1733824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        34048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7919744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6151872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6151872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       520064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          520064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            96123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            27091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8126                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           69799294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           19672011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        386309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89857615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      69799294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69799294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5900659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5900659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5900659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          69799294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          19672011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       386309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95758274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      123746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8126                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247492                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16252                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7468384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  451360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  234816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7919744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               520064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  14105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8888                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             26324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   88136575429                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                247492                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                16252                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   21366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.371599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.661274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.161003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63           132      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127        22243     43.13%     43.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191        11872     23.02%     66.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         8356     16.20%     82.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3677      7.13%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         1527      2.96%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         1281      2.48%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          732      1.42%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         1749      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     522.957399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    375.638661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    440.415570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            33      7.40%      7.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          132     29.60%     37.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           59     13.23%     50.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           67     15.02%     65.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           22      4.93%     70.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           23      5.16%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           18      4.04%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           26      5.83%     85.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           29      6.50%     91.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            9      2.02%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            7      1.57%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      1.12%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      1.12%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.90%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.22%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.90%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.452915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.421935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.056293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              369     82.74%     82.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.79%     84.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      4.26%     88.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47     10.54%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.45%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           446                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9689190508                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14356930508                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1166935000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41515.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61515.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        84.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   182510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6644                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     668349.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 92054235                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             48516115.199998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               274463112                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6868368                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            528526440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         309226075.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         51633624.000004                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    407330745.000002                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        92263194                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     249240006.600001                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           2060121915.299736                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             23.374195                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          79590015795                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    967036662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2893072500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  28049819774                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  25628695847                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4686408509                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  25911559630                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                15934941                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9193909                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            140272                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9107233                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8981242                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.616583                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2319713                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              48533                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           38959                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              33625                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5334                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          919                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                  6880                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        105806235                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5642368                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       85768370                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15934941                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11334580                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      90657374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  295858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 8210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5039                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        55380                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  85914944                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 41186                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           96516300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.053992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.422560                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6151969      6.37%      6.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 79001279     81.85%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11363052     11.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             96516300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150605                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.810617                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11063338                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15019483                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  63757493                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6530075                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 145911                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              8902535                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2093                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              100695018                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                399052                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 145911                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 15833428                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  359853                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         978662                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  65505086                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13693360                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              100325018                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                184164                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                309375                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1183                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               12948200                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 592237                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                9                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           103448646                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             458892961                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        115723098                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             102876742                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   571903                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              37987                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          37961                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6743951                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             19735212                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15599329                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              7017                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              185                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  100070724                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               68932                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 100045171                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             76441                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          426598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       665358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            154                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      96516300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.036562                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.825784                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31208213     32.33%     32.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            30571003     31.67%     64.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34737084     35.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        96516300                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2209878     88.94%     88.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                274805     11.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               578      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              64564192     64.54%     64.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               226748      0.23%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             19730549     19.72%     84.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15523088     15.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              100045171                       # Type of FU issued
system.cpu.iq.rate                           0.945551                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2484688                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024836                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          299167734                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         100566439                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99849054                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  37                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              102529260                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      21                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             4943                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18333                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        84351                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 145911                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   34066                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                227531                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           100139656                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              19735212                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             15599329                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              37981                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                224832                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            201                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         133488                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5418                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               138906                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              99858541                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              19720176                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            186630                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35235784                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15607498                       # Number of branches executed
system.cpu.iew.exec_stores                   15515608                       # Number of stores executed
system.cpu.iew.exec_rate                     0.943787                       # Inst execution rate
system.cpu.iew.wb_sent                       99857444                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99849070                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43615029                       # num instructions producing a value
system.cpu.iew.wb_consumers                  61870507                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.943697                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.704941                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          256285                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           68778                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            138830                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     96346670                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.034940                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.886015                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     36192771     37.57%     37.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     20594741     21.38%     58.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     39559158     41.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     96346670                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             84097543                       # Number of instructions committed
system.cpu.commit.committedOps               99713057                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35231857                       # Number of memory references committed
system.cpu.commit.loads                      19716879                       # Number of loads committed
system.cpu.commit.membars                       30951                       # Number of memory barriers committed
system.cpu.commit.branches                   15593474                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  88540995                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2193647                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         64261323     64.45%     64.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          219877      0.22%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        19716879     19.77%     84.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15514962     15.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          99713057                       # Class of committed instruction
system.cpu.commit.bw_lim_events              39559158                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    156667427                       # The number of ROB reads
system.cpu.rob.rob_writes                   200108345                       # The number of ROB writes
system.cpu.timesIdled                          114405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         9289935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    84097543                       # Number of Instructions Simulated
system.cpu.committedOps                      99713057                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.258137                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.258137                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.794826                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.794826                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                114825163                       # number of integer regfile reads
system.cpu.int_regfile_writes                60074675                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 358824697                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 40784053                       # number of cc regfile writes
system.cpu.misc_regfile_reads                35490084                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 123789                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             82285                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.999871                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35120145                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             82301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            426.728047                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            199920                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.999871                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140967985                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140967985                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     19604402                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19604402                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15454095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15454095                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        30701                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        30701                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        30947                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        30947                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      35058497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35058497                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35058497                       # number of overall hits
system.cpu.dcache.overall_hits::total        35058497                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        73972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         73972                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        26974                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26974                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          330                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          330                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       100946                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         100946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       100946                       # number of overall misses
system.cpu.dcache.overall_misses::total        100946                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3317492472                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3317492472                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    743714062                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    743714062                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     19229805                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19229805                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4061206534                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4061206534                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4061206534                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4061206534                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     19678374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19678374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15481069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15481069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        31031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        31031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        30947                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        30947                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35159443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35159443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35159443                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35159443                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003759                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001742                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.010635                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.010635                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002871                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002871                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44847.948846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44847.948846                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27571.515608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27571.515608                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 58272.136364                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 58272.136364                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40231.475581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40231.475581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40231.475581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40231.475581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        82285                       # number of writebacks
system.cpu.dcache.writebacks::total             82285                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9611                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9611                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         9034                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9034                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          330                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          330                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        18645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18645                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        18645                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18645                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        64361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64361                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17940                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17940                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        82301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        82301                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        82301                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        82301                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2874354798                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2874354798                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    431435690                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    431435690                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3305790488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3305790488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3305790488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3305790488                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001159                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002341                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 44659.884060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44659.884060                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24048.812152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24048.812152                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40167.075588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40167.075588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40167.075588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40167.075588                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            275806                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999830                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85631371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            275822                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            310.458814                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172105694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172105694                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     85631371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85631371                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      85631371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85631371                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     85631371                       # number of overall hits
system.cpu.icache.overall_hits::total        85631371                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       283565                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        283565                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       283565                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         283565                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       283565                       # number of overall misses
system.cpu.icache.overall_misses::total        283565                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  15460980145                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15460980145                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  15460980145                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15460980145                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  15460980145                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15460980145                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     85914936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85914936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     85914936                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85914936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     85914936                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85914936                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003301                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003301                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003301                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003301                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003301                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003301                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54523.584169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54523.584169                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54523.584169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54523.584169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54523.584169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54523.584169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1477775                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             37566                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.338098                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           54                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       275806                       # number of writebacks
system.cpu.icache.writebacks::total            275806                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7742                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7742                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7742                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7742                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7742                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7742                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       275823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       275823                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       275823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       275823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       275823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       275823                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  13804215620                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13804215620                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  13804215620                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13804215620                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  13804215620                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13804215620                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003210                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50047.369581                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50047.369581                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50047.369581                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50047.369581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50047.369581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50047.369581                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              831                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 831                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    97                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    115950                       # number of replacements
system.l2.tags.tagsinuse                    15.955655                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    115966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   1041250                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       15.949801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     0.005854                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.996863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997228                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11676300                       # Number of tag accesses
system.l2.tags.data_accesses                 11676300                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        30949                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30949                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       318803                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           318803                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14190                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          179370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             179370                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          40754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40754                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                179370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 54944                       # number of demand (read+write) hits
system.l2.demand_hits::total                   234314                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               179370                       # number of overall hits
system.l2.overall_hits::cpu.data                54944                       # number of overall hits
system.l2.overall_hits::total                  234314                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3751                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         96453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96453                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        23606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           23606                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               96453                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27357                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123810                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              96453                       # number of overall misses
system.l2.overall_misses::cpu.data              27357                       # number of overall misses
system.l2.overall_misses::total                123810                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    232907633                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     232907633                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  11353103608                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11353103608                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   2269979145                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2269979145                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   11353103608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2502886778                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13855990386                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  11353103608                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2502886778                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13855990386                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        30949                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30949                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       318803                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       318803                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          17941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       275823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         275823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        64360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         64360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            275823                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             82301                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               358124                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           275823                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            82301                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              358124                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.209074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.209074                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.349692                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.349692                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.366781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.366781                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.349692                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.332402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.345718                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.349692                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.332402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.345718                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 62092.144228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62092.144228                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 117706.070397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117706.070397                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 96161.109252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96161.109252                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 117706.070397                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91489.811675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111913.338066                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 117706.070397                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91489.811675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111913.338066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       485                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 8126                       # number of writebacks
system.l2.writebacks::total                      8126                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data             3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           329                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          263                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          263                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst              329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data              266                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 595                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst             329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data             266                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                595                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          589                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            589                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3748                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        96124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        96124                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        23343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        23343                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          96124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         96124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123804                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     59057202                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     59057202                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    193705260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    193705260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  10329019508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10329019508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2004398330                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2004398330                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  10329019508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2198103590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12527123098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  10329019508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2198103590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     59057202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12586180300                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.208907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.208907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.348499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.348499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.362694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.362694                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.348499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.329170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.344057                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.348499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.329170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.345701                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 100266.896435                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100266.896435                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 51682.299893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51682.299893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107455.156964                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107455.156964                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85867.212012                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85867.212012                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107455.156964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81137.779705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101668.815469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107455.156964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81137.779705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 100266.896435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101662.145811                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        239696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       123699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             119998                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8126                       # Transaction distribution
system.membus.trans_dist::CleanEvict           107824                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3748                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3748                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         119998                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       363442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 363442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8439808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8439808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123746                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123746    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123746                       # Request fanout histogram
system.membus.reqLayer0.occupancy           383544273                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          671228745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       716215                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       358092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8339                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             57                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           57                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88136592922                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            340182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       327142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          107824                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        275823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        64360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       827451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       246887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1074338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     35304192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10533504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45837696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          116988                       # Total snoops (count)
system.tol2bus.snoopTraffic                    520064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           475112                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.131763                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 466715     98.23%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8397      1.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             475112                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1193186701                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         689571210                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         205910647                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
