<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2025-12-23T14:38:36" hostname="salvage" package="axi" id="0" name="default" tests="0" errors="0" failures="0" time="20" skipped="0">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="default" name="build execution" time="0">
</testcase>
<system-out>SBY 14:38:15 [axi] Removing directory '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi'.
SBY 14:38:15 [axi] Writing '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi/src/gpio_binds.sv'.
SBY 14:38:15 [axi] Copy '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/../../../../common/lib/rtl/axi4lite_slave_adapter.sv' to '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi/src/axi4lite_slave_adapter.sv'.
SBY 14:38:15 [axi] Copy '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/../../rtl/verilog/gpio_regs.sv' to '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi/src/gpio_regs.sv'.
SBY 14:38:15 [axi] Copy '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/../../rtl/verilog/gpio_wrapper.sv' to '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi/src/gpio_wrapper.sv'.
SBY 14:38:15 [axi] Copy '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/../../rtl/verilog/gpio_bit.sv' to '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi/src/gpio_bit.sv'.
SBY 14:38:15 [axi] Copy '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/../../rtl/verilog/gpio_axi.sv' to '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi/src/gpio_axi.sv'.
SBY 14:38:15 [axi] Copy '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/gpio_props.sv' to '/home/ptracton/src/Gemini_IP/IP/interface/GPIO/verif/formal/axi/src/gpio_props.sv'.
SBY 14:38:15 [axi] engine_0: smtbmc z3
SBY 14:38:15 [axi] base: starting process &quot;cd axi/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 14:38:15 [axi] base: Warning: Replacing memory \s_reg_pwm_duty with list of registers. See gpio_regs.sv:223
SBY 14:38:17 [axi] base: finished (returncode=0)
SBY 14:38:17 [axi] prep: starting process &quot;cd axi/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 14:38:17 [axi] prep: finished (returncode=0)
SBY 14:38:17 [axi] smt2: starting process &quot;cd axi/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 14:38:17 [axi] smt2: finished (returncode=0)
SBY 14:38:17 [axi] engine_0.basecase: starting process &quot;cd axi; yosys-smtbmc -s z3 --presat --noprogress -t 20  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY 14:38:17 [axi] engine_0.induction: starting process &quot;cd axi; yosys-smtbmc -s z3 --presat -i --noprogress -t 20  --append 0 --dump-vcd engine_0/trace_induct.vcd --dump-yw engine_0/trace_induct.yw --dump-vlogtb engine_0/trace_induct_tb.v --dump-smtc engine_0/trace_induct.smtc model/design_smt2.smt2&quot;
SBY 14:38:17 [axi] engine_0.basecase: ##   0:00:00  Solver: z3
SBY 14:38:17 [axi] engine_0.induction: ##   0:00:00  Solver: z3
SBY 14:38:18 [axi] engine_0.induction: ##   0:00:00  Trying induction in step 20..
SBY 14:38:18 [axi] engine_0.induction: ##   0:00:00  Temporal induction successful.
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assumptions in step 0..
SBY 14:38:18 [axi] engine_0.induction: ##   0:00:00  Status: passed
SBY 14:38:18 [axi] engine_0.induction: finished (returncode=0)
SBY 14:38:18 [axi] engine_0.induction: Status returned by engine for induction: pass
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assertions in step 0..
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assumptions in step 1..
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assertions in step 1..
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assumptions in step 2..
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assertions in step 2..
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assumptions in step 3..
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assertions in step 3..
SBY 14:38:18 [axi] engine_0.basecase: ##   0:00:00  Checking assumptions in step 4..
SBY 14:38:19 [axi] engine_0.basecase: ##   0:00:01  Checking assertions in step 4..
SBY 14:38:19 [axi] engine_0.basecase: ##   0:00:01  Checking assumptions in step 5..
SBY 14:38:19 [axi] engine_0.basecase: ##   0:00:01  Checking assertions in step 5..
SBY 14:38:19 [axi] engine_0.basecase: ##   0:00:01  Checking assumptions in step 6..
SBY 14:38:19 [axi] engine_0.basecase: ##   0:00:01  Checking assertions in step 6..
SBY 14:38:19 [axi] engine_0.basecase: ##   0:00:01  Checking assumptions in step 7..
SBY 14:38:20 [axi] engine_0.basecase: ##   0:00:02  Checking assertions in step 7..
SBY 14:38:20 [axi] engine_0.basecase: ##   0:00:02  Checking assumptions in step 8..
SBY 14:38:20 [axi] engine_0.basecase: ##   0:00:02  Checking assertions in step 8..
SBY 14:38:20 [axi] engine_0.basecase: ##   0:00:02  Checking assumptions in step 9..
SBY 14:38:21 [axi] engine_0.basecase: ##   0:00:03  Checking assertions in step 9..
SBY 14:38:21 [axi] engine_0.basecase: ##   0:00:03  Checking assumptions in step 10..
SBY 14:38:22 [axi] engine_0.basecase: ##   0:00:04  Checking assertions in step 10..
SBY 14:38:22 [axi] engine_0.basecase: ##   0:00:04  Checking assumptions in step 11..
SBY 14:38:23 [axi] engine_0.basecase: ##   0:00:05  Checking assertions in step 11..
SBY 14:38:23 [axi] engine_0.basecase: ##   0:00:05  Checking assumptions in step 12..
SBY 14:38:23 [axi] engine_0.basecase: ##   0:00:05  Checking assertions in step 12..
SBY 14:38:23 [axi] engine_0.basecase: ##   0:00:05  Checking assumptions in step 13..
SBY 14:38:25 [axi] engine_0.basecase: ##   0:00:07  Checking assertions in step 13..
SBY 14:38:25 [axi] engine_0.basecase: ##   0:00:07  Checking assumptions in step 14..
SBY 14:38:26 [axi] engine_0.basecase: ##   0:00:08  Checking assertions in step 14..
SBY 14:38:26 [axi] engine_0.basecase: ##   0:00:08  Checking assumptions in step 15..
SBY 14:38:27 [axi] engine_0.basecase: ##   0:00:09  Checking assertions in step 15..
SBY 14:38:27 [axi] engine_0.basecase: ##   0:00:09  Checking assumptions in step 16..
SBY 14:38:29 [axi] engine_0.basecase: ##   0:00:11  Checking assertions in step 16..
SBY 14:38:29 [axi] engine_0.basecase: ##   0:00:11  Checking assumptions in step 17..
SBY 14:38:31 [axi] engine_0.basecase: ##   0:00:13  Checking assertions in step 17..
SBY 14:38:31 [axi] engine_0.basecase: ##   0:00:13  Checking assumptions in step 18..
SBY 14:38:33 [axi] engine_0.basecase: ##   0:00:15  Checking assertions in step 18..
SBY 14:38:33 [axi] engine_0.basecase: ##   0:00:15  Checking assumptions in step 19..
SBY 14:38:35 [axi] engine_0.basecase: ##   0:00:17  Checking assertions in step 19..
SBY 14:38:36 [axi] engine_0.basecase: ##   0:00:18  Status: passed
SBY 14:38:36 [axi] engine_0.basecase: finished (returncode=0)
SBY 14:38:36 [axi] engine_0.basecase: Status returned by engine for basecase: pass
SBY 14:38:36 [axi] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:20 (20)
SBY 14:38:36 [axi] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:20 (20)
SBY 14:38:36 [axi] summary: engine_0 (smtbmc z3) returned pass for basecase
SBY 14:38:36 [axi] summary: engine_0 (smtbmc z3) returned pass for induction
SBY 14:38:36 [axi] summary: engine_0 did not produce any traces
SBY 14:38:36 [axi] summary: successful proof by k-induction.
SBY 14:38:36 [axi] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
