INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Pixel_Address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pixel_Address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/Ran_Num_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ran_Num_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Syncs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Syncs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/Track.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Track
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/Lab6/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/slugSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slugSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sources_1/new/top_SM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa271/Desktop/Lab6/Lab6.srcs/sim_1/imports/Lab6/test3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
