
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.09

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency rd_ptr_gray[0]$_DFFE_PN0P_/CK ^
  -0.14 target latency rd_ptr_gray_sync1[0]$_DFF_PN0_/CK ^
   0.00 CRPR
--------------
   0.10 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: wr_ptr_bin[2]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold3/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.22 ^ hold3/Z (CLKBUF_X1)
                                         net54 (net)
                  0.01    0.00    0.22 ^ hold1/A (CLKBUF_X1)
     1    0.84    0.01    0.02    0.25 ^ hold1/Z (CLKBUF_X1)
                                         net52 (net)
                  0.01    0.00    0.25 ^ hold4/A (CLKBUF_X1)
     1    3.53    0.01    0.03    0.28 ^ hold4/Z (CLKBUF_X1)
                                         net55 (net)
                  0.01    0.00    0.28 ^ input5/A (BUF_X4)
     2    5.13    0.01    0.02    0.30 ^ input5/Z (BUF_X4)
                                         net5 (net)
                  0.01    0.00    0.30 ^ hold5/A (CLKBUF_X1)
     1    0.92    0.01    0.03    0.33 ^ hold5/Z (CLKBUF_X1)
                                         net56 (net)
                  0.01    0.00    0.33 ^ hold2/A (CLKBUF_X1)
    19   42.89    0.10    0.13    0.45 ^ hold2/Z (CLKBUF_X1)
                                         net53 (net)
                  0.10    0.00    0.45 ^ wr_ptr_bin[2]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.45   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.63    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wr_clk/A (CLKBUF_X3)
     8   26.25    0.02    0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
                                         clknet_0_wr_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_2__f_wr_clk/A (CLKBUF_X3)
     9   23.88    0.02    0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_wr_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_56_wr_clk/A (CLKBUF_X3)
     7    9.09    0.01    0.04    0.14 ^ clkbuf_leaf_56_wr_clk/Z (CLKBUF_X3)
                                         clknet_leaf_56_wr_clk (net)
                  0.01    0.00    0.14 ^ wr_ptr_bin[2]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.14   clock reconvergence pessimism
                          0.30    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: rd_ptr_gray_sync1[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.63    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wr_clk/A (CLKBUF_X3)
     8   26.25    0.02    0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
                                         clknet_0_wr_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_2__f_wr_clk/A (CLKBUF_X3)
     9   23.88    0.02    0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_wr_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_53_wr_clk/A (CLKBUF_X3)
     7    9.03    0.01    0.04    0.14 ^ clkbuf_leaf_53_wr_clk/Z (CLKBUF_X3)
                                         clknet_leaf_53_wr_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr_gray_sync1[1]$_DFF_PN0_/CK (DFFR_X1)
     1    1.21    0.01    0.09    0.23 v rd_ptr_gray_sync1[1]$_DFF_PN0_/Q (DFFR_X1)
                                         rd_ptr_gray_sync1[1] (net)
                  0.01    0.00    0.23 v rd_ptr_gray_sync2[1]$_DFF_PN0_/D (DFFR_X1)
                                  0.23   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.63    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wr_clk/A (CLKBUF_X3)
     8   26.25    0.02    0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
                                         clknet_0_wr_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_2__f_wr_clk/A (CLKBUF_X3)
     9   23.88    0.02    0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_wr_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_53_wr_clk/A (CLKBUF_X3)
     7    9.03    0.01    0.04    0.14 ^ clkbuf_leaf_53_wr_clk/Z (CLKBUF_X3)
                                         clknet_leaf_53_wr_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr_gray_sync2[1]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.14   clock reconvergence pessimism
                          0.00    0.14   library hold time
                                  0.14   data required time
-----------------------------------------------------------------------------
                                  0.14   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold3/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.22 ^ hold3/Z (CLKBUF_X1)
                                         net54 (net)
                  0.01    0.00    0.22 ^ hold1/A (CLKBUF_X1)
     1    0.84    0.01    0.02    0.25 ^ hold1/Z (CLKBUF_X1)
                                         net52 (net)
                  0.01    0.00    0.25 ^ hold4/A (CLKBUF_X1)
     1    3.53    0.01    0.03    0.28 ^ hold4/Z (CLKBUF_X1)
                                         net55 (net)
                  0.01    0.00    0.28 ^ input5/A (BUF_X4)
     2    5.13    0.01    0.02    0.30 ^ input5/Z (BUF_X4)
                                         net5 (net)
                  0.01    0.00    0.30 ^ hold5/A (CLKBUF_X1)
     1    0.92    0.01    0.03    0.33 ^ hold5/Z (CLKBUF_X1)
                                         net56 (net)
                  0.01    0.00    0.33 ^ hold2/A (CLKBUF_X1)
    19   42.89    0.10    0.13    0.45 ^ hold2/Z (CLKBUF_X1)
                                         net53 (net)
                  0.10    0.00    0.46 ^ rd_ptr_gray_sync2[0]$_DFF_PN0_/RN (DFFR_X1)
                                  0.46   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   11.63    0.00    0.00    1.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_wr_clk/A (CLKBUF_X3)
     8   26.25    0.02    0.05    1.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
                                         clknet_0_wr_clk (net)
                  0.02    0.00    1.05 ^ clkbuf_3_2__f_wr_clk/A (CLKBUF_X3)
     9   23.88    0.02    0.05    1.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_wr_clk (net)
                  0.02    0.00    1.10 ^ clkbuf_leaf_53_wr_clk/A (CLKBUF_X3)
     7    9.03    0.01    0.04    1.14 ^ clkbuf_leaf_53_wr_clk/Z (CLKBUF_X3)
                                         clknet_leaf_53_wr_clk (net)
                  0.01    0.00    1.14 ^ rd_ptr_gray_sync2[0]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    1.14   clock reconvergence pessimism
                          0.04    1.18   library recovery time
                                  1.18   data required time
-----------------------------------------------------------------------------
                                  1.18   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)


Startpoint: rd_ptr_gray_sync2[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.63    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wr_clk/A (CLKBUF_X3)
     8   26.25    0.02    0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
                                         clknet_0_wr_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_2__f_wr_clk/A (CLKBUF_X3)
     9   23.88    0.02    0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_wr_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_54_wr_clk/A (CLKBUF_X3)
     8    9.83    0.01    0.04    0.14 ^ clkbuf_leaf_54_wr_clk/Z (CLKBUF_X3)
                                         clknet_leaf_54_wr_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/CK (DFFR_X2)
     2    9.50    0.02    0.14    0.28 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/Q (DFFR_X2)
                                         rd_ptr_gray_sync2[4] (net)
                  0.02    0.00    0.28 ^ _2012_/B (XNOR2_X2)
     2    8.80    0.03    0.05    0.32 ^ _2012_/ZN (XNOR2_X2)
                                         _1979_ (net)
                  0.03    0.00    0.33 ^ _2013_/B (XNOR2_X2)
     2    7.04    0.03    0.05    0.37 ^ _2013_/ZN (XNOR2_X2)
                                         _0568_ (net)
                  0.03    0.00    0.37 ^ _2014_/B (XNOR2_X2)
     3    8.34    0.03    0.05    0.42 ^ _2014_/ZN (XNOR2_X2)
                                         _1969_ (net)
                  0.03    0.00    0.42 ^ _2059_/B (XNOR2_X1)
     1    3.70    0.03    0.05    0.47 ^ _2059_/ZN (XNOR2_X1)
                                         _2010_ (net)
                  0.03    0.00    0.47 ^ _3437_/B (HA_X1)
     2    5.52    0.02    0.05    0.51 ^ _3437_/CO (HA_X1)
                                         _1965_ (net)
                  0.02    0.00    0.51 ^ _3420_/B (FA_X1)
     2    4.28    0.02    0.05    0.57 ^ _3420_/CO (FA_X1)
                                         _1967_ (net)
                  0.02    0.00    0.57 ^ _2030_/B1 (OAI21_X1)
     1    1.94    0.01    0.02    0.58 v _2030_/ZN (OAI21_X1)
                                         _0580_ (net)
                  0.01    0.00    0.58 v _2031_/B1 (AOI21_X1)
     1    2.90    0.03    0.03    0.62 ^ _2031_/ZN (AOI21_X1)
                                         _0581_ (net)
                  0.03    0.00    0.62 ^ _2032_/B (XNOR2_X1)
     2    3.92    0.03    0.05    0.67 ^ _2032_/ZN (XNOR2_X1)
                                         _0582_ (net)
                  0.03    0.00    0.67 ^ _3419_/A (OAI21_X1)
     1    0.96    0.01    0.02    0.69 v _3419_/ZN (OAI21_X1)
                                         net45 (net)
                  0.01    0.00    0.69 v output45/A (BUF_X1)
     1    0.26    0.00    0.02    0.71 v output45/Z (BUF_X1)
                                         wr_almost_full (net)
                  0.00    0.00    0.71 v wr_almost_full (out)
                                  0.71   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_rst_n (input port clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.97    0.00    0.00    0.20 ^ wr_rst_n (in)
                                         wr_rst_n (net)
                  0.00    0.00    0.20 ^ hold3/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.22 ^ hold3/Z (CLKBUF_X1)
                                         net54 (net)
                  0.01    0.00    0.22 ^ hold1/A (CLKBUF_X1)
     1    0.84    0.01    0.02    0.25 ^ hold1/Z (CLKBUF_X1)
                                         net52 (net)
                  0.01    0.00    0.25 ^ hold4/A (CLKBUF_X1)
     1    3.53    0.01    0.03    0.28 ^ hold4/Z (CLKBUF_X1)
                                         net55 (net)
                  0.01    0.00    0.28 ^ input5/A (BUF_X4)
     2    5.13    0.01    0.02    0.30 ^ input5/Z (BUF_X4)
                                         net5 (net)
                  0.01    0.00    0.30 ^ hold5/A (CLKBUF_X1)
     1    0.92    0.01    0.03    0.33 ^ hold5/Z (CLKBUF_X1)
                                         net56 (net)
                  0.01    0.00    0.33 ^ hold2/A (CLKBUF_X1)
    19   42.89    0.10    0.13    0.45 ^ hold2/Z (CLKBUF_X1)
                                         net53 (net)
                  0.10    0.00    0.46 ^ rd_ptr_gray_sync2[0]$_DFF_PN0_/RN (DFFR_X1)
                                  0.46   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   11.63    0.00    0.00    1.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_wr_clk/A (CLKBUF_X3)
     8   26.25    0.02    0.05    1.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
                                         clknet_0_wr_clk (net)
                  0.02    0.00    1.05 ^ clkbuf_3_2__f_wr_clk/A (CLKBUF_X3)
     9   23.88    0.02    0.05    1.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_wr_clk (net)
                  0.02    0.00    1.10 ^ clkbuf_leaf_53_wr_clk/A (CLKBUF_X3)
     7    9.03    0.01    0.04    1.14 ^ clkbuf_leaf_53_wr_clk/Z (CLKBUF_X3)
                                         clknet_leaf_53_wr_clk (net)
                  0.01    0.00    1.14 ^ rd_ptr_gray_sync2[0]$_DFF_PN0_/CK (DFFR_X1)
                          0.00    1.14   clock reconvergence pessimism
                          0.04    1.18   library recovery time
                                  1.18   data required time
-----------------------------------------------------------------------------
                                  1.18   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)


Startpoint: rd_ptr_gray_sync2[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_almost_full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.63    0.00    0.00    0.00 ^ wr_clk (in)
                                         wr_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_wr_clk/A (CLKBUF_X3)
     8   26.25    0.02    0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
                                         clknet_0_wr_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_2__f_wr_clk/A (CLKBUF_X3)
     9   23.88    0.02    0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_wr_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_54_wr_clk/A (CLKBUF_X3)
     8    9.83    0.01    0.04    0.14 ^ clkbuf_leaf_54_wr_clk/Z (CLKBUF_X3)
                                         clknet_leaf_54_wr_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/CK (DFFR_X2)
     2    9.50    0.02    0.14    0.28 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/Q (DFFR_X2)
                                         rd_ptr_gray_sync2[4] (net)
                  0.02    0.00    0.28 ^ _2012_/B (XNOR2_X2)
     2    8.80    0.03    0.05    0.32 ^ _2012_/ZN (XNOR2_X2)
                                         _1979_ (net)
                  0.03    0.00    0.33 ^ _2013_/B (XNOR2_X2)
     2    7.04    0.03    0.05    0.37 ^ _2013_/ZN (XNOR2_X2)
                                         _0568_ (net)
                  0.03    0.00    0.37 ^ _2014_/B (XNOR2_X2)
     3    8.34    0.03    0.05    0.42 ^ _2014_/ZN (XNOR2_X2)
                                         _1969_ (net)
                  0.03    0.00    0.42 ^ _2059_/B (XNOR2_X1)
     1    3.70    0.03    0.05    0.47 ^ _2059_/ZN (XNOR2_X1)
                                         _2010_ (net)
                  0.03    0.00    0.47 ^ _3437_/B (HA_X1)
     2    5.52    0.02    0.05    0.51 ^ _3437_/CO (HA_X1)
                                         _1965_ (net)
                  0.02    0.00    0.51 ^ _3420_/B (FA_X1)
     2    4.28    0.02    0.05    0.57 ^ _3420_/CO (FA_X1)
                                         _1967_ (net)
                  0.02    0.00    0.57 ^ _2030_/B1 (OAI21_X1)
     1    1.94    0.01    0.02    0.58 v _2030_/ZN (OAI21_X1)
                                         _0580_ (net)
                  0.01    0.00    0.58 v _2031_/B1 (AOI21_X1)
     1    2.90    0.03    0.03    0.62 ^ _2031_/ZN (AOI21_X1)
                                         _0581_ (net)
                  0.03    0.00    0.62 ^ _2032_/B (XNOR2_X1)
     2    3.92    0.03    0.05    0.67 ^ _2032_/ZN (XNOR2_X1)
                                         _0582_ (net)
                  0.03    0.00    0.67 ^ _3419_/A (OAI21_X1)
     1    0.96    0.01    0.02    0.69 v _3419_/ZN (OAI21_X1)
                                         net45 (net)
                  0.01    0.00    0.69 v output45/A (BUF_X1)
     1    0.26    0.00    0.02    0.71 v output45/Z (BUF_X1)
                                         wr_almost_full (net)
                  0.00    0.00    0.71 v wr_almost_full (out)
                                  0.71   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.101677305996418

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5121

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
6.981190204620361

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6080

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync2[4]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[13][23]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wr_clk (in)
   0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_54_wr_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/CK (DFFR_X2)
   0.14    0.28 ^ rd_ptr_gray_sync2[4]$_DFF_PN0_/Q (DFFR_X2)
   0.05    0.32 ^ _2012_/ZN (XNOR2_X2)
   0.05    0.37 ^ _2013_/ZN (XNOR2_X2)
   0.05    0.42 ^ _2014_/ZN (XNOR2_X2)
   0.05    0.47 ^ _2059_/ZN (XNOR2_X1)
   0.06    0.52 ^ _3437_/S (HA_X1)
   0.05    0.57 ^ _2019_/ZN (AND2_X1)
   0.07    0.64 v _2020_/ZN (NAND4_X4)
   0.06    0.70 v _2279_/ZN (AND3_X2)
   0.03    0.73 ^ _2280_/ZN (NAND2_X4)
   0.04    0.77 ^ _2292_/Z (BUF_X4)
   0.06    0.83 v _2298_/Z (MUX2_X1)
   0.00    0.83 v mem[13][23]$_DFFE_PP_/D (DFF_X1)
           0.83   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ wr_clk (in)
   0.05    1.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_3_5__f_wr_clk/Z (CLKBUF_X3)
   0.04    1.14 ^ clkbuf_leaf_16_wr_clk/Z (CLKBUF_X3)
   0.00    1.14 ^ mem[13][23]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.14   clock reconvergence pessimism
  -0.04    1.10   library setup time
           1.10   data required time
---------------------------------------------------------
           1.10   data required time
          -0.83   data arrival time
---------------------------------------------------------
           0.28   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_sync1[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr_gray_sync2[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wr_clk (in)
   0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_53_wr_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr_gray_sync1[1]$_DFF_PN0_/CK (DFFR_X1)
   0.09    0.23 v rd_ptr_gray_sync1[1]$_DFF_PN0_/Q (DFFR_X1)
   0.00    0.23 v rd_ptr_gray_sync2[1]$_DFF_PN0_/D (DFFR_X1)
           0.23   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ wr_clk (in)
   0.05    0.05 ^ clkbuf_0_wr_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_2__f_wr_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_53_wr_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr_gray_sync2[1]$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.14   clock reconvergence pessimism
   0.00    0.14   library hold time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1391

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1391

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7108

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0892

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
12.549240

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.52e-03   1.34e-03   4.69e-05   8.90e-03  49.3%
Combinational          4.66e-03   2.20e-03   5.89e-05   6.92e-03  38.4%
Clock                  1.06e-03   1.15e-03   3.45e-06   2.22e-03  12.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.32e-02   4.69e-03   1.09e-04   1.80e-02 100.0%
                          73.4%      26.0%       0.6%
