# verilog_projects

## verilog project - to build a digital design of a working clock on Altera's DE1-SOC ##

<p align="center"><img src="/Media/Diagrams/Hardware_CLK_Diagram_B.png" width="80%"></p>
<p align="center">RTL Hardware Diagram Sketch</p>
<br>
<p align="center"><img src="/Media/Diagrams/CLK_RTL_Viewer_B.png" width="80%"></p>
<p align="center"><b>Quartus</b> RTL Netlist Viewer - <b>CLOCK Module</b></p>
<br>
<p align="center"><img src="/Media/Diagrams/Top_RTL_Viewer_B.png" width="80%"></p>
<p align="center"><b>Quartus</b> RTL Netlist Viewer <b>Top-level Module</b></p>

Goals:
- Practice digital deisng with SystemVerilog
- Create a asynchronous system with multiple clocks
- Learn to implement PLL's
- Practice advanced debugging techniques like Signal Tap
