// Seed: 2469546317
module module_0;
  logic id_1;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd67,
    parameter id_8 = 32'd26
) (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 _id_7,
    input wire _id_8,
    input wire id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    input wand id_14
);
  wire [id_7 : 1] id_16;
  module_0 modCall_1 ();
  wire  [  id_8  :  (  1  )  ]  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
endmodule
