* `andc64 $aDst0:Dst0+1, $aSrc0:Src0+1, $aSrc1:Src1+1`

64-bit bitwise logical AND of first ARF source register-pair with the
bitwise negated value of a second ARF source register-pair.
