module VGA(
	input logic clk,
	input logic [3:0] casilla,
	input logic jugador,
	output logic o_hsync,
	output logic o_vsync,
	output logic VGA_CLK_OUT,
	output logic [7:0] o_red,
	output logic [7:0] o_green,	
	output logic [7:0] o_blue	
 );
 
	logic clk_out;
	clockDivider clockdiv(clk, clk_out);
	
	logic [15:0] paint;
	
	
	SYNC sync1(clk_out, paint, o_hsync, o_vsync, VGA_CLK_OUT, o_red, o_blue, o_green, casilla, jugador);



endmodule 