# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim fileop 
# Start time: 14:22:41 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fileop(fast)
add wave -r sim:/fileop/*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r {10 ns}
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 1 0
run
force -freeze sim:/fileop/rst 0 0
run
run
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:25:43 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 14:25:44 on Feb 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.fileop
# End time: 14:26:01 on Feb 29,2024, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim work.fileop 
# Start time: 14:26:01 on Feb 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fileop(fast)
run
vsim -novopt work.fileop
# End time: 14:28:13 on Feb 29,2024, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim -novopt work.fileop 
# Start time: 14:28:13 on Feb 29,2024
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 14:28:13 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:28:28 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 14:28:28 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptarugs =+acc work.fileop
# ** Error: (vish-3296) Unknown option '-voptarugs'.
# Use the -help option for complete vsim usage.
# Error loading design
vsim work.fileop -novopt
# vsim work.fileop -novopt 
# Start time: 14:30:04 on Feb 29,2024
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 14:30:05 on Feb 29,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -vopt work.fileop
# vsim -vopt work.fileop 
# Start time: 14:30:36 on Feb 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fileop(fast)
quit -sim
# End time: 14:32:06 on Feb 29,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
pwd
# E:/indicus_material/verilog_at_indicus/File_operation
vlib work
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:32:36 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 14:32:36 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fileop 
# vsim fileop 
# Start time: 14:32:46 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fileop(fast)
vsim -voptargs=+acc work.fileop
# End time: 14:33:55 on Feb 29,2024, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fileop 
# Start time: 14:33:55 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fileop(fast)
add wave -r /*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r 10ns
force -freeze sim:/fileop/wr 0 0
force -freeze sim:/fileop/rst 1 0
run
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 0 0
run
force -freeze sim:/fileop/wr 0 0
run
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 210 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 220 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 230 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 240 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 250 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 260 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 270 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 280 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 290 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 300 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
run
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 310 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 320 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 330 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 340 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 350 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 360 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 370 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 380 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 390 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
# ** Error (suppressible): (vsim-PLI-3085) $fdisplay : Argument 1 is an unknown file descriptor.
#    Time: 400 ns  Iteration: 0  Process: /fileop/#ALWAYS#19 File: fileop.v Line: 32
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:38:25 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 14:38:25 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop
# End time: 14:38:55 on Feb 29,2024, Elapsed time: 0:05:00
# Errors: 20, Warnings: 0
# vsim -voptargs="+acc" fileop 
# Start time: 14:38:55 on Feb 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fileop(fast)
add wave -r /*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r {10 ns}
force -freeze sim:/fileop/wr 0 0
force -freeze sim:/fileop/rst 1 0
run
run
run
force -freeze sim:/fileop/rst 0 0
force -freeze sim:/fileop/wr 1 0
run
run
run
run
run
run
force -freeze sim:/fileop/wr 0 0
run
run
run
run
run
run
run
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:40:58 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# ** Error: fileop.v(38): (vlog-13161) unexpected '$fclose'
# End time: 14:40:58 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:41:31 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# ** Error: fileop.v(38): (vlog-13161) unexpected '$fclose'
# End time: 14:41:31 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:41:37 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 14:41:37 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop
# End time: 14:41:54 on Feb 29,2024, Elapsed time: 0:02:59
# Errors: 4, Warnings: 0
# vsim -voptargs="+acc" fileop 
# Start time: 14:41:54 on Feb 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fileop(fast)
add wave -r /*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r 10ns
noforce sim:/fileop/wr
noforce sim:/fileop/rst
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 1 0
run
run
run
force -freeze sim:/fileop/rst 0 0
run
force -freeze sim:/fileop/wr 0 0
run
run
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:46:10 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 14:46:11 on Feb 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop
# End time: 14:46:49 on Feb 29,2024, Elapsed time: 0:04:55
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" fileop 
# Start time: 14:46:49 on Feb 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fileop(fast)
add wave -r /*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r {10 ns}
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 0 0
run
run
run
force -freeze sim:/fileop/rst 1 0
run
run
force -freeze sim:/fileop/rst 0 0
run
force -freeze sim:/fileop/wr 0 0
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fileop(fast)
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r {10 ns}
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 1 0
run
run
run
run
run
force -freeze sim:/fileop/rst 0 0
run
run
run
run
force -freeze sim:/fileop/wr 0 0
run
run
run
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:50:47 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 14:50:47 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop
# End time: 14:51:03 on Feb 29,2024, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" fileop 
# Start time: 14:51:03 on Feb 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fileop(fast)
add wave sim:/fileop/*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r 10ns
force -freeze sim:/fileop/wr 1'1 0
# Invalid radix for based number: 1.
# ** Error: (vsim-4011) Invalid force value: 1'1 0.
# 
force -freeze sim:/fileop/rst 1'hz 0
force -freeze sim:/fileop/rst 1 0
run
run
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 0 0
run
run
force -freeze sim:/fileop/wr 1'h0 0
run
run
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:04:22 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 15:04:23 on Feb 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop
# End time: 15:04:33 on Feb 29,2024, Elapsed time: 0:13:30
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" fileop 
# Start time: 15:04:33 on Feb 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fileop(fast)
add wave -r /*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r 10ns
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 1 0
run
run
force -freeze sim:/fileop/rst 0 0
run
run
force -freeze sim:/fileop/wr 0 0
run
run
run
run
run
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:10:22 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 15:10:22 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop
# End time: 15:10:43 on Feb 29,2024, Elapsed time: 0:06:10
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" fileop 
# Start time: 15:10:43 on Feb 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fileop(fast)
add wave -r /*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r 10ns
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 1 0
run
run
run
force -freeze sim:/fileop/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fileop/wr 0 0
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fileop(fast)
run
run
run
run
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r 10ns
force -freeze sim:/fileop/wr 2 0
force -freeze sim:/fileop/rst 1 0
force -freeze sim:/fileop/wr 1 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fileop/rst 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fileop/wr 0 0
run
run
# Causality operation skipped due to absence of debug database file
run
run
run
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:21:31 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 15:21:31 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop
# End time: 15:21:53 on Feb 29,2024, Elapsed time: 0:11:10
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" fileop 
# Start time: 15:21:53 on Feb 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fileop(fast)
add wave -r /*
force -freeze sim:/fileop/clk 1 0, 0 {5 ns} -r 10ns
force -freeze sim:/fileop/wr 1 0
force -freeze sim:/fileop/rst 1 0
run
run
run
run
force -freeze sim:/fileop/wr 0 0
run
force -freeze sim:/fileop/wr 1 0
run
run
run
force -freeze sim:/fileop/rst 0 0
run
run
run
run
run
run
run
force -freeze sim:/fileop/wr 0 0
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf E:/indicus_material/verilog_at_indicus/File_operation/wave.do
quit -sim
# End time: 15:26:52 on Feb 29,2024, Elapsed time: 0:04:59
# Errors: 0, Warnings: 0
do wave.do
vsim -voptargs=+acc fileop
# vsim -voptargs="+acc" fileop 
# Start time: 15:28:10 on Feb 29,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.fileop(fast)
do wave.do
run
run
run
run
run
run
run
run
quit -sim
# End time: 15:33:50 on Feb 29,2024, Elapsed time: 0:05:40
# Errors: 0, Warnings: 0
vlog fileop_tb.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:33:58 on Feb 29,2024
# vlog -reportprogress 300 fileop_tb.v 
# -- Compiling module fileop
# -- Compiling module fileop_tb
# 
# Top level modules:
# 	fileop_tb
# End time: 15:33:58 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:34:09 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 15:34:09 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog fileop_tb.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:34:11 on Feb 29,2024
# vlog -reportprogress 300 fileop_tb.v 
# -- Compiling module fileop
# -- Compiling module fileop_tb
# 
# Top level modules:
# 	fileop_tb
# End time: 15:34:11 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop_tb
# vsim -voptargs="+acc" fileop_tb 
# Start time: 15:34:35 on Feb 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fileop_tb(fast)
# Loading work.fileop(fast)
add wave -r sim:/fileop_tb/dut/*
run -all
# ** Note: $finish    : fileop_tb.v(26)
#    Time: 130 ns  Iteration: 1  Instance: /fileop_tb
# 1
# Break in Module fileop_tb at fileop_tb.v line 26
run
vlog fileop.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:36:30 on Feb 29,2024
# vlog -reportprogress 300 fileop.v 
# -- Compiling module fileop
# 
# Top level modules:
# 	fileop
# End time: 15:36:30 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog fileop_tb.v
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:36:33 on Feb 29,2024
# vlog -reportprogress 300 fileop_tb.v 
# -- Compiling module fileop
# -- Compiling module fileop_tb
# 
# Top level modules:
# 	fileop_tb
# End time: 15:36:33 on Feb 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc fileop_tb
# End time: 15:36:42 on Feb 29,2024, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" fileop_tb 
# Start time: 15:36:42 on Feb 29,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fileop_tb(fast)
# Loading work.fileop(fast)
run -all
# ** Note: $finish    : fileop_tb.v(26)
#    Time: 130 ns  Iteration: 1  Instance: /fileop_tb
# 1
# Break in Module fileop_tb at fileop_tb.v line 26
# End time: 15:38:25 on Feb 29,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
