
Zadanie2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087b4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  08008998  08008998  00009998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e98  08008e98  0000a1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008e98  08008e98  00009e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ea0  08008ea0  0000a1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ea0  08008ea0  00009ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ea4  08008ea4  00009ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08008ea8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  200001e4  0800908c  0000a1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00001204  2000064c  0800908c  0000a64c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e268  00000000  00000000  0000a214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002189  00000000  00000000  0001847c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b38  00000000  00000000  0001a608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000893  00000000  00000000  0001b140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d50  00000000  00000000  0001b9d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9df  00000000  00000000  00041723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec645  00000000  00000000  0004f102  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013b747  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d8  00000000  00000000  0013b78c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0013f864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800897c 	.word	0x0800897c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e8 	.word	0x200001e8
 800021c:	0800897c 	.word	0x0800897c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c70:	f000 b9be 	b.w	8000ff0 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f83c 	bl	8000cf8 <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_d2lz>:
 8000c8c:	b538      	push	{r3, r4, r5, lr}
 8000c8e:	2200      	movs	r2, #0
 8000c90:	2300      	movs	r3, #0
 8000c92:	4604      	mov	r4, r0
 8000c94:	460d      	mov	r5, r1
 8000c96:	f7ff ff49 	bl	8000b2c <__aeabi_dcmplt>
 8000c9a:	b928      	cbnz	r0, 8000ca8 <__aeabi_d2lz+0x1c>
 8000c9c:	4620      	mov	r0, r4
 8000c9e:	4629      	mov	r1, r5
 8000ca0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca4:	f000 b80a 	b.w	8000cbc <__aeabi_d2ulz>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cae:	f000 f805 	bl	8000cbc <__aeabi_d2ulz>
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	bd38      	pop	{r3, r4, r5, pc}
 8000cba:	bf00      	nop

08000cbc <__aeabi_d2ulz>:
 8000cbc:	b5d0      	push	{r4, r6, r7, lr}
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf0 <__aeabi_d2ulz+0x34>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	4606      	mov	r6, r0
 8000cc4:	460f      	mov	r7, r1
 8000cc6:	f7ff fcbf 	bl	8000648 <__aeabi_dmul>
 8000cca:	f7ff ff57 	bl	8000b7c <__aeabi_d2uiz>
 8000cce:	4604      	mov	r4, r0
 8000cd0:	f7ff fc40 	bl	8000554 <__aeabi_ui2d>
 8000cd4:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <__aeabi_d2ulz+0x38>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f7ff fcb6 	bl	8000648 <__aeabi_dmul>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	460b      	mov	r3, r1
 8000ce0:	4630      	mov	r0, r6
 8000ce2:	4639      	mov	r1, r7
 8000ce4:	f7ff faf8 	bl	80002d8 <__aeabi_dsub>
 8000ce8:	f7ff ff48 	bl	8000b7c <__aeabi_d2uiz>
 8000cec:	4621      	mov	r1, r4
 8000cee:	bdd0      	pop	{r4, r6, r7, pc}
 8000cf0:	3df00000 	.word	0x3df00000
 8000cf4:	41f00000 	.word	0x41f00000

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	468e      	mov	lr, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	4688      	mov	r8, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4617      	mov	r7, r2
 8000d0c:	d962      	bls.n	8000dd4 <__udivmoddi4+0xdc>
 8000d0e:	fab2 f682 	clz	r6, r2
 8000d12:	b14e      	cbz	r6, 8000d28 <__udivmoddi4+0x30>
 8000d14:	f1c6 0320 	rsb	r3, r6, #32
 8000d18:	fa01 f806 	lsl.w	r8, r1, r6
 8000d1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d20:	40b7      	lsls	r7, r6
 8000d22:	ea43 0808 	orr.w	r8, r3, r8
 8000d26:	40b4      	lsls	r4, r6
 8000d28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d34:	0c23      	lsrs	r3, r4, #16
 8000d36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d909      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d4c:	f080 80ea 	bcs.w	8000f24 <__udivmoddi4+0x22c>
 8000d50:	429a      	cmp	r2, r3
 8000d52:	f240 80e7 	bls.w	8000f24 <__udivmoddi4+0x22c>
 8000d56:	3902      	subs	r1, #2
 8000d58:	443b      	add	r3, r7
 8000d5a:	1a9a      	subs	r2, r3, r2
 8000d5c:	b2a3      	uxth	r3, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6e:	459c      	cmp	ip, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x8e>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d78:	f080 80d6 	bcs.w	8000f28 <__udivmoddi4+0x230>
 8000d7c:	459c      	cmp	ip, r3
 8000d7e:	f240 80d3 	bls.w	8000f28 <__udivmoddi4+0x230>
 8000d82:	443b      	add	r3, r7
 8000d84:	3802      	subs	r0, #2
 8000d86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8a:	eba3 030c 	sub.w	r3, r3, ip
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11d      	cbz	r5, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40f3      	lsrs	r3, r6
 8000d94:	2200      	movs	r2, #0
 8000d96:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d905      	bls.n	8000dae <__udivmoddi4+0xb6>
 8000da2:	b10d      	cbz	r5, 8000da8 <__udivmoddi4+0xb0>
 8000da4:	e9c5 0100 	strd	r0, r1, [r5]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4608      	mov	r0, r1
 8000dac:	e7f5      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dae:	fab3 f183 	clz	r1, r3
 8000db2:	2900      	cmp	r1, #0
 8000db4:	d146      	bne.n	8000e44 <__udivmoddi4+0x14c>
 8000db6:	4573      	cmp	r3, lr
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xc8>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 8105 	bhi.w	8000fca <__udivmoddi4+0x2d2>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	4690      	mov	r8, r2
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e5      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dce:	e9c5 4800 	strd	r4, r8, [r5]
 8000dd2:	e7e2      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f000 8090 	beq.w	8000efa <__udivmoddi4+0x202>
 8000dda:	fab2 f682 	clz	r6, r2
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f040 80a4 	bne.w	8000f2c <__udivmoddi4+0x234>
 8000de4:	1a8a      	subs	r2, r1, r2
 8000de6:	0c03      	lsrs	r3, r0, #16
 8000de8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dec:	b280      	uxth	r0, r0
 8000dee:	b2bc      	uxth	r4, r7
 8000df0:	2101      	movs	r1, #1
 8000df2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000df6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d907      	bls.n	8000e16 <__udivmoddi4+0x11e>
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x11c>
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	f200 80e0 	bhi.w	8000fd4 <__udivmoddi4+0x2dc>
 8000e14:	46c4      	mov	ip, r8
 8000e16:	1a9b      	subs	r3, r3, r2
 8000e18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e24:	fb02 f404 	mul.w	r4, r2, r4
 8000e28:	429c      	cmp	r4, r3
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x144>
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e32:	d202      	bcs.n	8000e3a <__udivmoddi4+0x142>
 8000e34:	429c      	cmp	r4, r3
 8000e36:	f200 80ca 	bhi.w	8000fce <__udivmoddi4+0x2d6>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	1b1b      	subs	r3, r3, r4
 8000e3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e42:	e7a5      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e44:	f1c1 0620 	rsb	r6, r1, #32
 8000e48:	408b      	lsls	r3, r1
 8000e4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e4e:	431f      	orrs	r7, r3
 8000e50:	fa0e f401 	lsl.w	r4, lr, r1
 8000e54:	fa20 f306 	lsr.w	r3, r0, r6
 8000e58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e60:	4323      	orrs	r3, r4
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	fa1f fc87 	uxth.w	ip, r7
 8000e6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e82:	d909      	bls.n	8000e98 <__udivmoddi4+0x1a0>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e8a:	f080 809c 	bcs.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e8e:	45a6      	cmp	lr, r4
 8000e90:	f240 8099 	bls.w	8000fc6 <__udivmoddi4+0x2ce>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	eba4 040e 	sub.w	r4, r4, lr
 8000e9c:	fa1f fe83 	uxth.w	lr, r3
 8000ea0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ea4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ea8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000eac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb0:	45a4      	cmp	ip, r4
 8000eb2:	d908      	bls.n	8000ec6 <__udivmoddi4+0x1ce>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eba:	f080 8082 	bcs.w	8000fc2 <__udivmoddi4+0x2ca>
 8000ebe:	45a4      	cmp	ip, r4
 8000ec0:	d97f      	bls.n	8000fc2 <__udivmoddi4+0x2ca>
 8000ec2:	3b02      	subs	r3, #2
 8000ec4:	443c      	add	r4, r7
 8000ec6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eca:	eba4 040c 	sub.w	r4, r4, ip
 8000ece:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ed2:	4564      	cmp	r4, ip
 8000ed4:	4673      	mov	r3, lr
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	d362      	bcc.n	8000fa0 <__udivmoddi4+0x2a8>
 8000eda:	d05f      	beq.n	8000f9c <__udivmoddi4+0x2a4>
 8000edc:	b15d      	cbz	r5, 8000ef6 <__udivmoddi4+0x1fe>
 8000ede:	ebb8 0203 	subs.w	r2, r8, r3
 8000ee2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ee6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eea:	fa22 f301 	lsr.w	r3, r2, r1
 8000eee:	431e      	orrs	r6, r3
 8000ef0:	40cc      	lsrs	r4, r1
 8000ef2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	e74f      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000efa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000efe:	0c01      	lsrs	r1, r0, #16
 8000f00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f04:	b280      	uxth	r0, r0
 8000f06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	4638      	mov	r0, r7
 8000f0e:	463c      	mov	r4, r7
 8000f10:	46b8      	mov	r8, r7
 8000f12:	46be      	mov	lr, r7
 8000f14:	2620      	movs	r6, #32
 8000f16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f1a:	eba2 0208 	sub.w	r2, r2, r8
 8000f1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f22:	e766      	b.n	8000df2 <__udivmoddi4+0xfa>
 8000f24:	4601      	mov	r1, r0
 8000f26:	e718      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f28:	4610      	mov	r0, r2
 8000f2a:	e72c      	b.n	8000d86 <__udivmoddi4+0x8e>
 8000f2c:	f1c6 0220 	rsb	r2, r6, #32
 8000f30:	fa2e f302 	lsr.w	r3, lr, r2
 8000f34:	40b7      	lsls	r7, r6
 8000f36:	40b1      	lsls	r1, r6
 8000f38:	fa20 f202 	lsr.w	r2, r0, r2
 8000f3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f40:	430a      	orrs	r2, r1
 8000f42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f4c:	0c11      	lsrs	r1, r2, #16
 8000f4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f52:	fb08 f904 	mul.w	r9, r8, r4
 8000f56:	40b0      	lsls	r0, r6
 8000f58:	4589      	cmp	r9, r1
 8000f5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f5e:	b280      	uxth	r0, r0
 8000f60:	d93e      	bls.n	8000fe0 <__udivmoddi4+0x2e8>
 8000f62:	1879      	adds	r1, r7, r1
 8000f64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f68:	d201      	bcs.n	8000f6e <__udivmoddi4+0x276>
 8000f6a:	4589      	cmp	r9, r1
 8000f6c:	d81f      	bhi.n	8000fae <__udivmoddi4+0x2b6>
 8000f6e:	eba1 0109 	sub.w	r1, r1, r9
 8000f72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f84:	4542      	cmp	r2, r8
 8000f86:	d229      	bcs.n	8000fdc <__udivmoddi4+0x2e4>
 8000f88:	18ba      	adds	r2, r7, r2
 8000f8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f8e:	d2c4      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f90:	4542      	cmp	r2, r8
 8000f92:	d2c2      	bcs.n	8000f1a <__udivmoddi4+0x222>
 8000f94:	f1a9 0102 	sub.w	r1, r9, #2
 8000f98:	443a      	add	r2, r7
 8000f9a:	e7be      	b.n	8000f1a <__udivmoddi4+0x222>
 8000f9c:	45f0      	cmp	r8, lr
 8000f9e:	d29d      	bcs.n	8000edc <__udivmoddi4+0x1e4>
 8000fa0:	ebbe 0302 	subs.w	r3, lr, r2
 8000fa4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fa8:	3801      	subs	r0, #1
 8000faa:	46e1      	mov	r9, ip
 8000fac:	e796      	b.n	8000edc <__udivmoddi4+0x1e4>
 8000fae:	eba7 0909 	sub.w	r9, r7, r9
 8000fb2:	4449      	add	r1, r9
 8000fb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fbc:	fb09 f804 	mul.w	r8, r9, r4
 8000fc0:	e7db      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fc2:	4673      	mov	r3, lr
 8000fc4:	e77f      	b.n	8000ec6 <__udivmoddi4+0x1ce>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	e766      	b.n	8000e98 <__udivmoddi4+0x1a0>
 8000fca:	4608      	mov	r0, r1
 8000fcc:	e6fd      	b.n	8000dca <__udivmoddi4+0xd2>
 8000fce:	443b      	add	r3, r7
 8000fd0:	3a02      	subs	r2, #2
 8000fd2:	e733      	b.n	8000e3c <__udivmoddi4+0x144>
 8000fd4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fd8:	443b      	add	r3, r7
 8000fda:	e71c      	b.n	8000e16 <__udivmoddi4+0x11e>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	e79c      	b.n	8000f1a <__udivmoddi4+0x222>
 8000fe0:	eba1 0109 	sub.w	r1, r1, r9
 8000fe4:	46c4      	mov	ip, r8
 8000fe6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fea:	fb09 f804 	mul.w	r8, r9, r4
 8000fee:	e7c4      	b.n	8000f7a <__udivmoddi4+0x282>

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <Z2_InitCommand>:
	Z2_CurrentCommandData currentCommandData;

} Z2_Commands;

void Z2_InitCommand(Z2_Arg* args, int n, ...)
{
 8000ff4:	b40e      	push	{r1, r2, r3}
 8000ff6:	b480      	push	{r7}
 8000ff8:	b084      	sub	sp, #16
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
	va_list vargs;
	va_start(vargs, n);
 8000ffe:	f107 0318 	add.w	r3, r7, #24
 8001002:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < n; ++i)
 8001004:	2300      	movs	r3, #0
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	e015      	b.n	8001036 <Z2_InitCommand+0x42>
	{
		args[i].name = va_arg(vargs, const char*);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	441a      	add	r2, r3
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	1d19      	adds	r1, r3, #4
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	6013      	str	r3, [r2, #0]
		args[i].type = va_arg(vargs, int);
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	1d1a      	adds	r2, r3, #4
 8001020:	60ba      	str	r2, [r7, #8]
 8001022:	6819      	ldr	r1, [r3, #0]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	4413      	add	r3, r2
 800102c:	b2ca      	uxtb	r2, r1
 800102e:	711a      	strb	r2, [r3, #4]
	for (int i = 0; i < n; ++i)
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	3301      	adds	r3, #1
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	429a      	cmp	r2, r3
 800103c:	dbe5      	blt.n	800100a <Z2_InitCommand+0x16>
	}
	va_end(vargs);
}
 800103e:	bf00      	nop
 8001040:	bf00      	nop
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	b003      	add	sp, #12
 800104c:	4770      	bx	lr
	...

08001050 <Z2_ExtractStringArgData>:
		z2_Commands->commands[z2_Commands->registeredCommandsNum++].callback = callbackFunc; /* throws warning if callbackFunc is not Z2_CallbackFnPtr */

// getSecondValue == 0 -> returns first value
// getSecondValue > 0 -> returns second value
uint16_t* Z2_ExtractStringArgData(uint16_t argIndex, uint8_t getSecondValue)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	460a      	mov	r2, r1
 800105a:	80fb      	strh	r3, [r7, #6]
 800105c:	4613      	mov	r3, r2
 800105e:	717b      	strb	r3, [r7, #5]
	return (uint16_t*)(z2_Commands->currentCommandData.argsBuff + argIndex) + (uint8_t)(getSecondValue > 0);
 8001060:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <Z2_ExtractStringArgData+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	689a      	ldr	r2, [r3, #8]
 8001066:	88fb      	ldrh	r3, [r7, #6]
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	7979      	ldrb	r1, [r7, #5]
 800106c:	2900      	cmp	r1, #0
 800106e:	d001      	beq.n	8001074 <Z2_ExtractStringArgData+0x24>
 8001070:	2102      	movs	r1, #2
 8001072:	e000      	b.n	8001076 <Z2_ExtractStringArgData+0x26>
 8001074:	2100      	movs	r1, #0
 8001076:	440b      	add	r3, r1
 8001078:	4413      	add	r3, r2
}
 800107a:	4618      	mov	r0, r3
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	200002f4 	.word	0x200002f4

0800108c <Z2_ExecuteCommand>:

uint8_t Z2_ExecuteCommand(const char* command, uint16_t len)
{
 800108c:	b590      	push	{r4, r7, lr}
 800108e:	b09b      	sub	sp, #108	@ 0x6c
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	807b      	strh	r3, [r7, #2]
	// extract command name
	uint16_t commandNameEnd = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
	for (; commandNameEnd < len && command[commandNameEnd] != '[' && isprint((int)command[commandNameEnd]); ++commandNameEnd);
 800109e:	e004      	b.n	80010aa <Z2_ExecuteCommand+0x1e>
 80010a0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80010a4:	3301      	adds	r3, #1
 80010a6:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80010aa:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80010ae:	887b      	ldrh	r3, [r7, #2]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d213      	bcs.n	80010dc <Z2_ExecuteCommand+0x50>
 80010b4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	4413      	add	r3, r2
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b5b      	cmp	r3, #91	@ 0x5b
 80010c0:	d00c      	beq.n	80010dc <Z2_ExecuteCommand+0x50>
 80010c2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	4413      	add	r3, r2
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	3301      	adds	r3, #1
 80010ce:	4ab3      	ldr	r2, [pc, #716]	@ (800139c <Z2_ExecuteCommand+0x310>)
 80010d0:	4413      	add	r3, r2
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	f003 0397 	and.w	r3, r3, #151	@ 0x97
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d1e1      	bne.n	80010a0 <Z2_ExecuteCommand+0x14>
	if (commandNameEnd == 0) return 1;
 80010dc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <Z2_ExecuteCommand+0x5c>
 80010e4:	2301      	movs	r3, #1
 80010e6:	e234      	b.n	8001552 <Z2_ExecuteCommand+0x4c6>

	// try to find command named like this
	uint16_t commandIndex = UINT16_MAX;
 80010e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010ec:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
	for (uint16_t i = 0; i < z2_Commands->registeredCommandsNum; ++i)
 80010f0:	2300      	movs	r3, #0
 80010f2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80010f6:	e052      	b.n	800119e <Z2_ExecuteCommand+0x112>
	{
		uint8_t match = 1;
 80010f8:	2301      	movs	r3, #1
 80010fa:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
		for (uint16_t j = 0; j < commandNameEnd; ++j)
 80010fe:	2300      	movs	r3, #0
 8001100:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8001104:	e029      	b.n	800115a <Z2_ExecuteCommand+0xce>
		{
			if (z2_Commands->commands[i].name[j] != command[j] || z2_Commands->commands[i].name[j] == '\0')
 8001106:	4ba6      	ldr	r3, [pc, #664]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001110:	011b      	lsls	r3, r3, #4
 8001112:	4413      	add	r3, r2
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800111a:	4413      	add	r3, r2
 800111c:	781a      	ldrb	r2, [r3, #0]
 800111e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	440b      	add	r3, r1
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	429a      	cmp	r2, r3
 800112a:	d10d      	bne.n	8001148 <Z2_ExecuteCommand+0xbc>
 800112c:	4b9c      	ldr	r3, [pc, #624]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001136:	011b      	lsls	r3, r3, #4
 8001138:	4413      	add	r3, r2
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001140:	4413      	add	r3, r2
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d103      	bne.n	8001150 <Z2_ExecuteCommand+0xc4>
			{
				match = 0;
 8001148:	2300      	movs	r3, #0
 800114a:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
				break;
 800114e:	e00a      	b.n	8001166 <Z2_ExecuteCommand+0xda>
		for (uint16_t j = 0; j < commandNameEnd; ++j)
 8001150:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8001154:	3301      	adds	r3, #1
 8001156:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800115a:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 800115e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001162:	429a      	cmp	r2, r3
 8001164:	d3cf      	bcc.n	8001106 <Z2_ExecuteCommand+0x7a>
			}
		}

		if (match && z2_Commands->commands[i].name[commandNameEnd] == '\0')
 8001166:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 800116a:	2b00      	cmp	r3, #0
 800116c:	d012      	beq.n	8001194 <Z2_ExecuteCommand+0x108>
 800116e:	4b8c      	ldr	r3, [pc, #560]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001178:	011b      	lsls	r3, r3, #4
 800117a:	4413      	add	r3, r2
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001182:	4413      	add	r3, r2
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d104      	bne.n	8001194 <Z2_ExecuteCommand+0x108>
		{
			commandIndex = i;
 800118a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800118e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
			break;
 8001192:	e00b      	b.n	80011ac <Z2_ExecuteCommand+0x120>
	for (uint16_t i = 0; i < z2_Commands->registeredCommandsNum; ++i)
 8001194:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8001198:	3301      	adds	r3, #1
 800119a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800119e:	4b80      	ldr	r3, [pc, #512]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	88db      	ldrh	r3, [r3, #6]
 80011a4:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d3a5      	bcc.n	80010f8 <Z2_ExecuteCommand+0x6c>
		}
	}
	if (commandIndex == UINT16_MAX) return 2;
 80011ac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80011b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d101      	bne.n	80011bc <Z2_ExecuteCommand+0x130>
 80011b8:	2302      	movs	r3, #2
 80011ba:	e1ca      	b.n	8001552 <Z2_ExecuteCommand+0x4c6>

	z2_Commands->currentCommandData.commandIndex = commandIndex;
 80011bc:	4b78      	ldr	r3, [pc, #480]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80011c4:	821a      	strh	r2, [r3, #16]
	const uint16_t argCount = z2_Commands->commands[commandIndex].argCount;
 80011c6:	4b76      	ldr	r3, [pc, #472]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80011d0:	011b      	lsls	r3, r3, #4
 80011d2:	4413      	add	r3, r2
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	uint16_t stringsTotalSize = 0, hasStrings = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 80011e0:	2300      	movs	r3, #0
 80011e2:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	if (argCount > 0)
 80011e6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 8122 	beq.w	8001434 <Z2_ExecuteCommand+0x3a8>
	{
		uint32_t* const argsBuff = alloca(argCount * sizeof(uint32_t)); // for now all args are 4 bytes long, but not necessarily uint32_t
 80011f0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	3307      	adds	r3, #7
 80011f8:	08db      	lsrs	r3, r3, #3
 80011fa:	00db      	lsls	r3, r3, #3
 80011fc:	ebad 0d03 	sub.w	sp, sp, r3
 8001200:	466b      	mov	r3, sp
 8001202:	3307      	adds	r3, #7
 8001204:	08db      	lsrs	r3, r3, #3
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	64bb      	str	r3, [r7, #72]	@ 0x48
		z2_Commands->currentCommandData.argsBuff = argsBuff;
 800120a:	4b65      	ldr	r3, [pc, #404]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001210:	609a      	str	r2, [r3, #8]

		// Parse arguments
		uint16_t argIndex = 0, argBuffI = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 8001218:	2300      	movs	r3, #0
 800121a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		char argBuff[32];
		for	(uint16_t i = commandNameEnd + 2; i < len && argIndex < argCount; ++i)
 800121e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001222:	3302      	adds	r3, #2
 8001224:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 8001228:	e0a8      	b.n	800137c <Z2_ExecuteCommand+0x2f0>
		{
			if (command[i] == ']') break;
 800122a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	4413      	add	r3, r2
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b5d      	cmp	r3, #93	@ 0x5d
 8001236:	f000 80ae 	beq.w	8001396 <Z2_ExecuteCommand+0x30a>
			if (command[i] == ';')
 800123a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	2b3b      	cmp	r3, #59	@ 0x3b
 8001246:	d16e      	bne.n	8001326 <Z2_ExecuteCommand+0x29a>
			{
				switch(z2_Commands->commands[commandIndex].args[argIndex].type)
 8001248:	4b55      	ldr	r3, [pc, #340]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001252:	011b      	lsls	r3, r3, #4
 8001254:	4413      	add	r3, r2
 8001256:	68da      	ldr	r2, [r3, #12]
 8001258:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	4413      	add	r3, r2
 8001260:	791b      	ldrb	r3, [r3, #4]
 8001262:	2b02      	cmp	r3, #2
 8001264:	d03e      	beq.n	80012e4 <Z2_ExecuteCommand+0x258>
 8001266:	2b02      	cmp	r3, #2
 8001268:	dc54      	bgt.n	8001314 <Z2_ExecuteCommand+0x288>
 800126a:	2b00      	cmp	r3, #0
 800126c:	d015      	beq.n	800129a <Z2_ExecuteCommand+0x20e>
 800126e:	2b01      	cmp	r3, #1
 8001270:	d150      	bne.n	8001314 <Z2_ExecuteCommand+0x288>
				{
				case Z2_ArgInt:
					argBuff[argBuffI] = '\0'; // add termination character for proper atoi functioning
 8001272:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001276:	3368      	adds	r3, #104	@ 0x68
 8001278:	443b      	add	r3, r7
 800127a:	2200      	movs	r2, #0
 800127c:	f803 2c5c 	strb.w	r2, [r3, #-92]
					*(int*)(&argsBuff[argIndex]) = atoi(argBuff); // store int in argBuff
 8001280:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001288:	18d4      	adds	r4, r2, r3
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	4618      	mov	r0, r3
 8001290:	f004 fb25 	bl	80058de <atoi>
 8001294:	4603      	mov	r3, r0
 8001296:	6023      	str	r3, [r4, #0]
					break;
 8001298:	e03c      	b.n	8001314 <Z2_ExecuteCommand+0x288>
				case Z2_ArgString:
					*Z2_ExtractStringArgData(argIndex, 0) = i - argBuffI; // store string start in argBuff
 800129a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800129e:	2100      	movs	r1, #0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fed5 	bl	8001050 <Z2_ExtractStringArgData>
 80012a6:	4601      	mov	r1, r0
 80012a8:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80012ac:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	800b      	strh	r3, [r1, #0]
					*Z2_ExtractStringArgData(argIndex, 1) = i; // store string size in argBuff
 80012b6:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80012ba:	2101      	movs	r1, #1
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff fec7 	bl	8001050 <Z2_ExtractStringArgData>
 80012c2:	4602      	mov	r2, r0
 80012c4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80012c8:	8013      	strh	r3, [r2, #0]
					stringsTotalSize += argBuffI + 1; // string len + '\0'
 80012ca:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80012ce:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80012d2:	4413      	add	r3, r2
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	3301      	adds	r3, #1
 80012d8:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
					hasStrings = 1;
 80012dc:	2301      	movs	r3, #1
 80012de:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					break;
 80012e2:	e017      	b.n	8001314 <Z2_ExecuteCommand+0x288>
				case Z2_ArgFloat:
					argBuff[argBuffI] = '\0'; // add termination character for proper atof functioning
 80012e4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80012e8:	3368      	adds	r3, #104	@ 0x68
 80012ea:	443b      	add	r3, r7
 80012ec:	2200      	movs	r2, #0
 80012ee:	f803 2c5c 	strb.w	r2, [r3, #-92]
					*(float*)(&argsBuff[argIndex]) = atof(argBuff); // store float in argBuff
 80012f2:	f107 030c 	add.w	r3, r7, #12
 80012f6:	4618      	mov	r0, r3
 80012f8:	f004 faee 	bl	80058d8 <atof>
 80012fc:	ec51 0b10 	vmov	r0, r1, d0
 8001300:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001308:	18d4      	adds	r4, r2, r3
 800130a:	f7ff fc57 	bl	8000bbc <__aeabi_d2f>
 800130e:	4603      	mov	r3, r0
 8001310:	6023      	str	r3, [r4, #0]
					break;
 8001312:	bf00      	nop
				}
				++argIndex;
 8001314:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001318:	3301      	adds	r3, #1
 800131a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
				argBuffI = 0;
 800131e:	2300      	movs	r3, #0
 8001320:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
				continue;
 8001324:	e025      	b.n	8001372 <Z2_ExecuteCommand+0x2e6>
			}
			if (z2_Commands->commands[commandIndex].args[argIndex].type != Z2_ArgString)
 8001326:	4b1e      	ldr	r3, [pc, #120]	@ (80013a0 <Z2_ExecuteCommand+0x314>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001330:	011b      	lsls	r3, r3, #4
 8001332:	4413      	add	r3, r2
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800133a:	00db      	lsls	r3, r3, #3
 800133c:	4413      	add	r3, r2
 800133e:	791b      	ldrb	r3, [r3, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d011      	beq.n	8001368 <Z2_ExecuteCommand+0x2dc>
			{
				argBuff[argBuffI] = command[i];
 8001344:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	441a      	add	r2, r3
 800134c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8001350:	7812      	ldrb	r2, [r2, #0]
 8001352:	3368      	adds	r3, #104	@ 0x68
 8001354:	443b      	add	r3, r7
 8001356:	f803 2c5c 	strb.w	r2, [r3, #-92]
				if (argBuffI >= 30) argBuffI = 30;
 800135a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800135e:	2b1d      	cmp	r3, #29
 8001360:	d902      	bls.n	8001368 <Z2_ExecuteCommand+0x2dc>
 8001362:	231e      	movs	r3, #30
 8001364:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
			}
			++argBuffI;
 8001368:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800136c:	3301      	adds	r3, #1
 800136e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
		for	(uint16_t i = commandNameEnd + 2; i < len && argIndex < argCount; ++i)
 8001372:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8001376:	3301      	adds	r3, #1
 8001378:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 800137c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8001380:	887b      	ldrh	r3, [r7, #2]
 8001382:	429a      	cmp	r2, r3
 8001384:	d250      	bcs.n	8001428 <Z2_ExecuteCommand+0x39c>
 8001386:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800138a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800138e:	429a      	cmp	r2, r3
 8001390:	f4ff af4b 	bcc.w	800122a <Z2_ExecuteCommand+0x19e>
 8001394:	e048      	b.n	8001428 <Z2_ExecuteCommand+0x39c>
			if (command[i] == ']') break;
 8001396:	bf00      	nop
		}

		// Taking care of not entered args
		// may want to add default arg values for not entered args
		for (; argIndex < argCount; ++argIndex)
 8001398:	e046      	b.n	8001428 <Z2_ExecuteCommand+0x39c>
 800139a:	bf00      	nop
 800139c:	08008c98 	.word	0x08008c98
 80013a0:	200002f4 	.word	0x200002f4
		{
			switch(z2_Commands->commands[commandIndex].args[argIndex].type)
 80013a4:	4b6d      	ldr	r3, [pc, #436]	@ (800155c <Z2_ExecuteCommand+0x4d0>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80013ae:	011b      	lsls	r3, r3, #4
 80013b0:	4413      	add	r3, r2
 80013b2:	68da      	ldr	r2, [r3, #12]
 80013b4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	4413      	add	r3, r2
 80013bc:	791b      	ldrb	r3, [r3, #4]
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d025      	beq.n	800140e <Z2_ExecuteCommand+0x382>
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	dc2b      	bgt.n	800141e <Z2_ExecuteCommand+0x392>
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d009      	beq.n	80013de <Z2_ExecuteCommand+0x352>
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d127      	bne.n	800141e <Z2_ExecuteCommand+0x392>
			{
			case Z2_ArgInt:
				argsBuff[argIndex] = 0;
 80013ce:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80013d6:	4413      	add	r3, r2
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
				break;
 80013dc:	e01f      	b.n	800141e <Z2_ExecuteCommand+0x392>
			case Z2_ArgString:
				*Z2_ExtractStringArgData(argIndex, 0) = *Z2_ExtractStringArgData(argIndex, 1) = stringsTotalSize - hasStrings;
 80013de:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80013e2:	2101      	movs	r1, #1
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fe33 	bl	8001050 <Z2_ExtractStringArgData>
 80013ea:	4604      	mov	r4, r0
 80013ec:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80013f0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	8023      	strh	r3, [r4, #0]
 80013fa:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80013fe:	2100      	movs	r1, #0
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff fe25 	bl	8001050 <Z2_ExtractStringArgData>
 8001406:	4603      	mov	r3, r0
 8001408:	8822      	ldrh	r2, [r4, #0]
 800140a:	801a      	strh	r2, [r3, #0]
				break;
 800140c:	e007      	b.n	800141e <Z2_ExecuteCommand+0x392>
			case Z2_ArgFloat:
				argsBuff[argIndex] = 0;
 800140e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001416:	4413      	add	r3, r2
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
				break;
 800141c:	bf00      	nop
		for (; argIndex < argCount; ++argIndex)
 800141e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001422:	3301      	adds	r3, #1
 8001424:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 8001428:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800142c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001430:	429a      	cmp	r2, r3
 8001432:	d3b7      	bcc.n	80013a4 <Z2_ExecuteCommand+0x318>
		}
	}

	// Copy strings form command to buffer
	// To limit memory allocation strings could be retrieved directly from command input and not copied to intermediary buffer
	char* const stringsArgsBuff = alloca(hasStrings ? stringsTotalSize : 1);
 8001434:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001438:	2b00      	cmp	r3, #0
 800143a:	d002      	beq.n	8001442 <Z2_ExecuteCommand+0x3b6>
 800143c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8001440:	e000      	b.n	8001444 <Z2_ExecuteCommand+0x3b8>
 8001442:	2301      	movs	r3, #1
 8001444:	3307      	adds	r3, #7
 8001446:	08db      	lsrs	r3, r3, #3
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	ebad 0d03 	sub.w	sp, sp, r3
 800144e:	466b      	mov	r3, sp
 8001450:	3307      	adds	r3, #7
 8001452:	08db      	lsrs	r3, r3, #3
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	647b      	str	r3, [r7, #68]	@ 0x44
	z2_Commands->currentCommandData.stringArgsBuff = stringsArgsBuff;
 8001458:	4b40      	ldr	r3, [pc, #256]	@ (800155c <Z2_ExecuteCommand+0x4d0>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800145e:	60da      	str	r2, [r3, #12]
	if (!hasStrings) stringsArgsBuff[0] = '\0';
 8001460:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <Z2_ExecuteCommand+0x3e2>
 8001468:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800146a:	2200      	movs	r2, #0
 800146c:	701a      	strb	r2, [r3, #0]
	if (stringsTotalSize > 0)
 800146e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8001472:	2b00      	cmp	r3, #0
 8001474:	d05b      	beq.n	800152e <Z2_ExecuteCommand+0x4a2>
	{
		uint16_t stringsBuffOffset = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
		for (uint16_t argIndex = 0; argIndex < argCount; ++argIndex)
 800147c:	2300      	movs	r3, #0
 800147e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8001482:	e04e      	b.n	8001522 <Z2_ExecuteCommand+0x496>
		{
			if (z2_Commands->commands[commandIndex].args[argIndex].type != Z2_ArgString) continue;
 8001484:	4b35      	ldr	r3, [pc, #212]	@ (800155c <Z2_ExecuteCommand+0x4d0>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800148e:	011b      	lsls	r3, r3, #4
 8001490:	4413      	add	r3, r2
 8001492:	68da      	ldr	r2, [r3, #12]
 8001494:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001498:	00db      	lsls	r3, r3, #3
 800149a:	4413      	add	r3, r2
 800149c:	791b      	ldrb	r3, [r3, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d139      	bne.n	8001516 <Z2_ExecuteCommand+0x48a>
			// string arg in argBuff is divided to two uint16_t
			uint16_t* const stringArg0 = Z2_ExtractStringArgData(argIndex, 0);
 80014a2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80014a6:	2100      	movs	r1, #0
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fdd1 	bl	8001050 <Z2_ExtractStringArgData>
 80014ae:	6438      	str	r0, [r7, #64]	@ 0x40
			uint16_t* const stringArg1 = Z2_ExtractStringArgData(argIndex, 1);
 80014b0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80014b4:	2101      	movs	r1, #1
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fdca 	bl	8001050 <Z2_ExtractStringArgData>
 80014bc:	63f8      	str	r0, [r7, #60]	@ 0x3c

			uint16_t size = *stringArg1 - *stringArg0;
 80014be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014c0:	881a      	ldrh	r2, [r3, #0]
 80014c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	877b      	strh	r3, [r7, #58]	@ 0x3a
			memcpy(stringsArgsBuff + stringsBuffOffset, &command[*stringArg0], size);
 80014ca:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80014ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80014d0:	18d0      	adds	r0, r2, r3
 80014d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014d4:	881b      	ldrh	r3, [r3, #0]
 80014d6:	461a      	mov	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4413      	add	r3, r2
 80014dc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80014de:	4619      	mov	r1, r3
 80014e0:	f005 fa5b 	bl	800699a <memcpy>
			*stringArg0 = stringsBuffOffset;
 80014e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014e6:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 80014ea:	801a      	strh	r2, [r3, #0]
			*stringArg1 = size;
 80014ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014ee:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80014f0:	801a      	strh	r2, [r3, #0]
			stringsArgsBuff[stringsBuffOffset + size] = '\0';
 80014f2:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 80014f6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80014f8:	4413      	add	r3, r2
 80014fa:	461a      	mov	r2, r3
 80014fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014fe:	4413      	add	r3, r2
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
			stringsBuffOffset += size + 1; // size + '\0'
 8001504:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001506:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800150a:	4413      	add	r3, r2
 800150c:	b29b      	uxth	r3, r3
 800150e:	3301      	adds	r3, #1
 8001510:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8001514:	e000      	b.n	8001518 <Z2_ExecuteCommand+0x48c>
			if (z2_Commands->commands[commandIndex].args[argIndex].type != Z2_ArgString) continue;
 8001516:	bf00      	nop
		for (uint16_t argIndex = 0; argIndex < argCount; ++argIndex)
 8001518:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800151c:	3301      	adds	r3, #1
 800151e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8001522:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001526:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800152a:	429a      	cmp	r2, r3
 800152c:	d3aa      	bcc.n	8001484 <Z2_ExecuteCommand+0x3f8>
		}
	}

	z2_Commands->commands[commandIndex].callback();
 800152e:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <Z2_ExecuteCommand+0x4d0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001538:	011b      	lsls	r3, r3, #4
 800153a:	4413      	add	r3, r2
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	4798      	blx	r3

	z2_Commands->currentCommandData = (Z2_CurrentCommandData){0, 0, 0};
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <Z2_ExecuteCommand+0x4d0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
 8001548:	2200      	movs	r2, #0
 800154a:	60da      	str	r2, [r3, #12]
 800154c:	2200      	movs	r2, #0
 800154e:	821a      	strh	r2, [r3, #16]
	return 0;
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	376c      	adds	r7, #108	@ 0x6c
 8001556:	46bd      	mov	sp, r7
 8001558:	bd90      	pop	{r4, r7, pc}
 800155a:	bf00      	nop
 800155c:	200002f4 	.word	0x200002f4

08001560 <Z2_GetArg>:

// CALL ONLY FROM CALLBACK FUNCTION
void* Z2_GetArg(uint16_t argIndex)
{
 8001560:	b590      	push	{r4, r7, lr}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	80fb      	strh	r3, [r7, #6]
	switch(z2_Commands->commands[z2_Commands->currentCommandData.commandIndex].args[argIndex].type)
 800156a:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <Z2_GetArg+0x64>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4b14      	ldr	r3, [pc, #80]	@ (80015c4 <Z2_GetArg+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	8a1b      	ldrh	r3, [r3, #16]
 8001576:	011b      	lsls	r3, r3, #4
 8001578:	4413      	add	r3, r2
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	88fb      	ldrh	r3, [r7, #6]
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4413      	add	r3, r2
 8001582:	791b      	ldrb	r3, [r3, #4]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d00b      	beq.n	80015a0 <Z2_GetArg+0x40>
 8001588:	2b00      	cmp	r3, #0
 800158a:	db15      	blt.n	80015b8 <Z2_GetArg+0x58>
 800158c:	3b01      	subs	r3, #1
 800158e:	2b01      	cmp	r3, #1
 8001590:	d812      	bhi.n	80015b8 <Z2_GetArg+0x58>
	{
	case Z2_ArgInt:
	case Z2_ArgFloat:
		return (void*)&z2_Commands->currentCommandData.argsBuff[argIndex];
 8001592:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <Z2_GetArg+0x64>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	689a      	ldr	r2, [r3, #8]
 8001598:	88fb      	ldrh	r3, [r7, #6]
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	e00c      	b.n	80015ba <Z2_GetArg+0x5a>
	case Z2_ArgString:
		{
			return (void*)&z2_Commands->currentCommandData.stringArgsBuff[*Z2_ExtractStringArgData(argIndex, 0)];
 80015a0:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <Z2_GetArg+0x64>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	68dc      	ldr	r4, [r3, #12]
 80015a6:	88fb      	ldrh	r3, [r7, #6]
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fd50 	bl	8001050 <Z2_ExtractStringArgData>
 80015b0:	4603      	mov	r3, r0
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	4423      	add	r3, r4
 80015b6:	e000      	b.n	80015ba <Z2_GetArg+0x5a>
		}
	}
	return 0;
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd90      	pop	{r4, r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200002f4 	.word	0x200002f4

080015c8 <Z2_GetArg_Int>:

// CALL ONLY FROM CALLBACK FUNCTION
int Z2_GetArg_Int(uint16_t argIndex)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	80fb      	strh	r3, [r7, #6]
	return *((int*)Z2_GetArg(argIndex));
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ffc3 	bl	8001560 <Z2_GetArg>
 80015da:	4603      	mov	r3, r0
 80015dc:	681b      	ldr	r3, [r3, #0]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <Z2_GetArg_Float>:

// CALL ONLY FROM CALLBACK FUNCTION
float Z2_GetArg_Float(uint16_t argIndex)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b082      	sub	sp, #8
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	4603      	mov	r3, r0
 80015ee:	80fb      	strh	r3, [r7, #6]
	return *((float*)Z2_GetArg(argIndex));
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff ffb4 	bl	8001560 <Z2_GetArg>
 80015f8:	4603      	mov	r3, r0
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	ee07 3a90 	vmov	s15, r3
}
 8001600:	eeb0 0a67 	vmov.f32	s0, s15
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <Z2_GetArg_String>:

// CALL ONLY FROM CALLBACK FUNCTION
const char* Z2_GetArg_String(uint16_t argIndex)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	4603      	mov	r3, r0
 8001612:	80fb      	strh	r3, [r7, #6]
	return (const char*)Z2_GetArg(argIndex);
 8001614:	88fb      	ldrh	r3, [r7, #6]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ffa2 	bl	8001560 <Z2_GetArg>
 800161c:	4603      	mov	r3, r0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <Z2_ArgTypeToString>:

const char* Z2_ArgTypeToString(Z2_ArgType argType)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
	switch(argType)
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	2b02      	cmp	r3, #2
 8001636:	d007      	beq.n	8001648 <Z2_ArgTypeToString+0x20>
 8001638:	2b02      	cmp	r3, #2
 800163a:	dc09      	bgt.n	8001650 <Z2_ArgTypeToString+0x28>
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <Z2_ArgTypeToString+0x24>
 8001640:	2b01      	cmp	r3, #1
 8001642:	d105      	bne.n	8001650 <Z2_ArgTypeToString+0x28>
	{
	case Z2_ArgInt: return "int";
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <Z2_ArgTypeToString+0x38>)
 8001646:	e004      	b.n	8001652 <Z2_ArgTypeToString+0x2a>
	case Z2_ArgFloat: return "float";
 8001648:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <Z2_ArgTypeToString+0x3c>)
 800164a:	e002      	b.n	8001652 <Z2_ArgTypeToString+0x2a>
	case Z2_ArgString: return "string";
 800164c:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <Z2_ArgTypeToString+0x40>)
 800164e:	e000      	b.n	8001652 <Z2_ArgTypeToString+0x2a>
	}
	return "";
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <Z2_ArgTypeToString+0x44>)
}
 8001652:	4618      	mov	r0, r3
 8001654:	370c      	adds	r7, #12
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	08008998 	.word	0x08008998
 8001664:	0800899c 	.word	0x0800899c
 8001668:	080089a4 	.word	0x080089a4
 800166c:	080089ac 	.word	0x080089ac

08001670 <HAL_UARTEx_RxEventCallback>:

#define BUFF_SIZE 512
static char buff[BUFF_SIZE];

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	807b      	strh	r3, [r7, #2]
	static const char* response = "command received\n";
	static const char* responseError = "command not found\n";
	switch (Z2_ExecuteCommand(buff, Size))
 800167c:	887b      	ldrh	r3, [r7, #2]
 800167e:	4619      	mov	r1, r3
 8001680:	4817      	ldr	r0, [pc, #92]	@ (80016e0 <HAL_UARTEx_RxEventCallback+0x70>)
 8001682:	f7ff fd03 	bl	800108c <Z2_ExecuteCommand>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d10f      	bne.n	80016ac <HAL_UARTEx_RxEventCallback+0x3c>
	{
	case 0:
		HAL_UART_Transmit(&huart2, (const uint8_t*)response, strlen(response), 300);
 800168c:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <HAL_UARTEx_RxEventCallback+0x74>)
 800168e:	681c      	ldr	r4, [r3, #0]
 8001690:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <HAL_UARTEx_RxEventCallback+0x74>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f7fe fdc3 	bl	8000220 <strlen>
 800169a:	4603      	mov	r3, r0
 800169c:	b29a      	uxth	r2, r3
 800169e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80016a2:	4621      	mov	r1, r4
 80016a4:	4810      	ldr	r0, [pc, #64]	@ (80016e8 <HAL_UARTEx_RxEventCallback+0x78>)
 80016a6:	f002 fc75 	bl	8003f94 <HAL_UART_Transmit>
		break;
 80016aa:	e00e      	b.n	80016ca <HAL_UARTEx_RxEventCallback+0x5a>
	default:
		HAL_UART_Transmit(&huart2, (const uint8_t*)responseError, strlen(responseError), 300);
 80016ac:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <HAL_UARTEx_RxEventCallback+0x7c>)
 80016ae:	681c      	ldr	r4, [r3, #0]
 80016b0:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <HAL_UARTEx_RxEventCallback+0x7c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7fe fdb3 	bl	8000220 <strlen>
 80016ba:	4603      	mov	r3, r0
 80016bc:	b29a      	uxth	r2, r3
 80016be:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80016c2:	4621      	mov	r1, r4
 80016c4:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <HAL_UARTEx_RxEventCallback+0x78>)
 80016c6:	f002 fc65 	bl	8003f94 <HAL_UART_Transmit>
	}

	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t*)buff, BUFF_SIZE);
 80016ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ce:	4904      	ldr	r1, [pc, #16]	@ (80016e0 <HAL_UARTEx_RxEventCallback+0x70>)
 80016d0:	4805      	ldr	r0, [pc, #20]	@ (80016e8 <HAL_UARTEx_RxEventCallback+0x78>)
 80016d2:	f004 f85f 	bl	8005794 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd90      	pop	{r4, r7, pc}
 80016de:	bf00      	nop
 80016e0:	200002f8 	.word	0x200002f8
 80016e4:	20000008 	.word	0x20000008
 80016e8:	20000200 	.word	0x20000200
 80016ec:	2000000c 	.word	0x2000000c

080016f0 <BlinkStop>:

static int blinkT = 500;
static float blinkHT = 200;

void BlinkStop()
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
	blinkHT = 0;
 80016f4:	4b04      	ldr	r3, [pc, #16]	@ (8001708 <BlinkStop+0x18>)
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	20000004 	.word	0x20000004

0800170c <BlinkStringInt>:

void BlinkStringInt()
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	blinkT = Z2_GetArg_Int(1);
 8001710:	2001      	movs	r0, #1
 8001712:	f7ff ff59 	bl	80015c8 <Z2_GetArg_Int>
 8001716:	4603      	mov	r3, r0
 8001718:	4a01      	ldr	r2, [pc, #4]	@ (8001720 <BlinkStringInt+0x14>)
 800171a:	6013      	str	r3, [r2, #0]
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000000 	.word	0x20000000

08001724 <Blink2>:

void Blink2()
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
	blinkT = Z2_GetArg_Int(1);
 800172a:	2001      	movs	r0, #1
 800172c:	f7ff ff4c 	bl	80015c8 <Z2_GetArg_Int>
 8001730:	4603      	mov	r3, r0
 8001732:	4a16      	ldr	r2, [pc, #88]	@ (800178c <Blink2+0x68>)
 8001734:	6013      	str	r3, [r2, #0]
	blinkHT = Z2_GetArg_Float(2);
 8001736:	2002      	movs	r0, #2
 8001738:	f7ff ff55 	bl	80015e6 <Z2_GetArg_Float>
 800173c:	eef0 7a40 	vmov.f32	s15, s0
 8001740:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <Blink2+0x6c>)
 8001742:	edc3 7a00 	vstr	s15, [r3]
	const char* message3 = Z2_GetArg_String(3);
 8001746:	2003      	movs	r0, #3
 8001748:	f7ff ff5f 	bl	800160a <Z2_GetArg_String>
 800174c:	6078      	str	r0, [r7, #4]
	const char* message = Z2_GetArg_String(0);
 800174e:	2000      	movs	r0, #0
 8001750:	f7ff ff5b 	bl	800160a <Z2_GetArg_String>
 8001754:	6038      	str	r0, [r7, #0]
	HAL_UART_Transmit(&huart2, (const uint8_t*)message3, strlen(message3), 300);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7fe fd62 	bl	8000220 <strlen>
 800175c:	4603      	mov	r3, r0
 800175e:	b29a      	uxth	r2, r3
 8001760:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001764:	6879      	ldr	r1, [r7, #4]
 8001766:	480b      	ldr	r0, [pc, #44]	@ (8001794 <Blink2+0x70>)
 8001768:	f002 fc14 	bl	8003f94 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (const uint8_t*)message, strlen(message), 300);
 800176c:	6838      	ldr	r0, [r7, #0]
 800176e:	f7fe fd57 	bl	8000220 <strlen>
 8001772:	4603      	mov	r3, r0
 8001774:	b29a      	uxth	r2, r3
 8001776:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800177a:	6839      	ldr	r1, [r7, #0]
 800177c:	4805      	ldr	r0, [pc, #20]	@ (8001794 <Blink2+0x70>)
 800177e:	f002 fc09 	bl	8003f94 <HAL_UART_Transmit>
}
 8001782:	bf00      	nop
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000000 	.word	0x20000000
 8001790:	20000004 	.word	0x20000004
 8001794:	20000200 	.word	0x20000200

08001798 <Help>:

void Help()
{
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
	// This could be done better with a circular DMA or something, but this works
	sprintf(buff, "\n-------------------------------\nThere are %d commands:\n", z2_Commands->registeredCommandsNum);
 800179e:	4b49      	ldr	r3, [pc, #292]	@ (80018c4 <Help+0x12c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	88db      	ldrh	r3, [r3, #6]
 80017a4:	461a      	mov	r2, r3
 80017a6:	4948      	ldr	r1, [pc, #288]	@ (80018c8 <Help+0x130>)
 80017a8:	4848      	ldr	r0, [pc, #288]	@ (80018cc <Help+0x134>)
 80017aa:	f005 f803 	bl	80067b4 <siprintf>
	HAL_UART_Transmit(&huart2, (const uint8_t*)buff, strlen(buff), 300);
 80017ae:	4847      	ldr	r0, [pc, #284]	@ (80018cc <Help+0x134>)
 80017b0:	f7fe fd36 	bl	8000220 <strlen>
 80017b4:	4603      	mov	r3, r0
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80017bc:	4943      	ldr	r1, [pc, #268]	@ (80018cc <Help+0x134>)
 80017be:	4844      	ldr	r0, [pc, #272]	@ (80018d0 <Help+0x138>)
 80017c0:	f002 fbe8 	bl	8003f94 <HAL_UART_Transmit>
	for (int comI = 0; comI < z2_Commands->registeredCommandsNum; ++comI)
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	e062      	b.n	8001890 <Help+0xf8>
	{
		sprintf(buff, "\t%s[=", z2_Commands->commands[comI].name);
 80017ca:	4b3e      	ldr	r3, [pc, #248]	@ (80018c4 <Help+0x12c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	011b      	lsls	r3, r3, #4
 80017d4:	4413      	add	r3, r2
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	461a      	mov	r2, r3
 80017da:	493e      	ldr	r1, [pc, #248]	@ (80018d4 <Help+0x13c>)
 80017dc:	483b      	ldr	r0, [pc, #236]	@ (80018cc <Help+0x134>)
 80017de:	f004 ffe9 	bl	80067b4 <siprintf>
		HAL_UART_Transmit(&huart2, (const uint8_t*)buff, strlen(buff), 300);
 80017e2:	483a      	ldr	r0, [pc, #232]	@ (80018cc <Help+0x134>)
 80017e4:	f7fe fd1c 	bl	8000220 <strlen>
 80017e8:	4603      	mov	r3, r0
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80017f0:	4936      	ldr	r1, [pc, #216]	@ (80018cc <Help+0x134>)
 80017f2:	4837      	ldr	r0, [pc, #220]	@ (80018d0 <Help+0x138>)
 80017f4:	f002 fbce 	bl	8003f94 <HAL_UART_Transmit>
		for (int argI = 0; argI < z2_Commands->commands[comI].argCount; ++argI)
 80017f8:	2300      	movs	r3, #0
 80017fa:	603b      	str	r3, [r7, #0]
 80017fc:	e02c      	b.n	8001858 <Help+0xc0>
		{
			sprintf(buff, "%s (%s);", z2_Commands->commands[comI].args[argI].name, Z2_ArgTypeToString(z2_Commands->commands[comI].args[argI].type));
 80017fe:	4b31      	ldr	r3, [pc, #196]	@ (80018c4 <Help+0x12c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	011b      	lsls	r3, r3, #4
 8001808:	4413      	add	r3, r2
 800180a:	68da      	ldr	r2, [r3, #12]
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4413      	add	r3, r2
 8001812:	681c      	ldr	r4, [r3, #0]
 8001814:	4b2b      	ldr	r3, [pc, #172]	@ (80018c4 <Help+0x12c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	011b      	lsls	r3, r3, #4
 800181e:	4413      	add	r3, r2
 8001820:	68da      	ldr	r2, [r3, #12]
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	4413      	add	r3, r2
 8001828:	791b      	ldrb	r3, [r3, #4]
 800182a:	4618      	mov	r0, r3
 800182c:	f7ff fefc 	bl	8001628 <Z2_ArgTypeToString>
 8001830:	4603      	mov	r3, r0
 8001832:	4622      	mov	r2, r4
 8001834:	4928      	ldr	r1, [pc, #160]	@ (80018d8 <Help+0x140>)
 8001836:	4825      	ldr	r0, [pc, #148]	@ (80018cc <Help+0x134>)
 8001838:	f004 ffbc 	bl	80067b4 <siprintf>
			HAL_UART_Transmit(&huart2, (const uint8_t*)buff, strlen(buff), 300);
 800183c:	4823      	ldr	r0, [pc, #140]	@ (80018cc <Help+0x134>)
 800183e:	f7fe fcef 	bl	8000220 <strlen>
 8001842:	4603      	mov	r3, r0
 8001844:	b29a      	uxth	r2, r3
 8001846:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800184a:	4920      	ldr	r1, [pc, #128]	@ (80018cc <Help+0x134>)
 800184c:	4820      	ldr	r0, [pc, #128]	@ (80018d0 <Help+0x138>)
 800184e:	f002 fba1 	bl	8003f94 <HAL_UART_Transmit>
		for (int argI = 0; argI < z2_Commands->commands[comI].argCount; ++argI)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	3301      	adds	r3, #1
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	4b1a      	ldr	r3, [pc, #104]	@ (80018c4 <Help+0x12c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	4413      	add	r3, r2
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	429a      	cmp	r2, r3
 800186a:	dbc8      	blt.n	80017fe <Help+0x66>
		}
		sprintf(buff, "]\n");
 800186c:	491b      	ldr	r1, [pc, #108]	@ (80018dc <Help+0x144>)
 800186e:	4817      	ldr	r0, [pc, #92]	@ (80018cc <Help+0x134>)
 8001870:	f004 ffa0 	bl	80067b4 <siprintf>
		HAL_UART_Transmit(&huart2, (const uint8_t*)buff, strlen(buff), 300);
 8001874:	4815      	ldr	r0, [pc, #84]	@ (80018cc <Help+0x134>)
 8001876:	f7fe fcd3 	bl	8000220 <strlen>
 800187a:	4603      	mov	r3, r0
 800187c:	b29a      	uxth	r2, r3
 800187e:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001882:	4912      	ldr	r1, [pc, #72]	@ (80018cc <Help+0x134>)
 8001884:	4812      	ldr	r0, [pc, #72]	@ (80018d0 <Help+0x138>)
 8001886:	f002 fb85 	bl	8003f94 <HAL_UART_Transmit>
	for (int comI = 0; comI < z2_Commands->registeredCommandsNum; ++comI)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	3301      	adds	r3, #1
 800188e:	607b      	str	r3, [r7, #4]
 8001890:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <Help+0x12c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	88db      	ldrh	r3, [r3, #6]
 8001896:	461a      	mov	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4293      	cmp	r3, r2
 800189c:	db95      	blt.n	80017ca <Help+0x32>
	}
	sprintf(buff, "\n-------------------------------\n");
 800189e:	4910      	ldr	r1, [pc, #64]	@ (80018e0 <Help+0x148>)
 80018a0:	480a      	ldr	r0, [pc, #40]	@ (80018cc <Help+0x134>)
 80018a2:	f004 ff87 	bl	80067b4 <siprintf>
	HAL_UART_Transmit(&huart2, (const uint8_t*)buff, strlen(buff), 300);
 80018a6:	4809      	ldr	r0, [pc, #36]	@ (80018cc <Help+0x134>)
 80018a8:	f7fe fcba 	bl	8000220 <strlen>
 80018ac:	4603      	mov	r3, r0
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80018b4:	4905      	ldr	r1, [pc, #20]	@ (80018cc <Help+0x134>)
 80018b6:	4806      	ldr	r0, [pc, #24]	@ (80018d0 <Help+0x138>)
 80018b8:	f002 fb6c 	bl	8003f94 <HAL_UART_Transmit>
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd90      	pop	{r4, r7, pc}
 80018c4:	200002f4 	.word	0x200002f4
 80018c8:	080089b0 	.word	0x080089b0
 80018cc:	200002f8 	.word	0x200002f8
 80018d0:	20000200 	.word	0x20000200
 80018d4:	080089ec 	.word	0x080089ec
 80018d8:	080089f4 	.word	0x080089f4
 80018dc:	08008a00 	.word	0x08008a00
 80018e0:	08008a04 	.word	0x08008a04

080018e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	@ 0x28
 80018e8:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ea:	f000 fc86 	bl	80021fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018ee:	f000 f987 	bl	8001c00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f2:	f000 fa47 	bl	8001d84 <MX_GPIO_Init>
  MX_DMA_Init();
 80018f6:	f000 fa1b 	bl	8001d30 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80018fa:	f000 f9cd 	bl	8001c98 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, 1);
 80018fe:	2201      	movs	r2, #1
 8001900:	2140      	movs	r1, #64	@ 0x40
 8001902:	4875      	ldr	r0, [pc, #468]	@ (8001ad8 <main+0x1f4>)
 8001904:	f001 faae 	bl	8002e64 <HAL_GPIO_WritePin>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t*)buff, BUFF_SIZE);
 8001908:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800190c:	4973      	ldr	r1, [pc, #460]	@ (8001adc <main+0x1f8>)
 800190e:	4874      	ldr	r0, [pc, #464]	@ (8001ae0 <main+0x1fc>)
 8001910:	f003 ff40 	bl	8005794 <HAL_UARTEx_ReceiveToIdle_DMA>

  Z2_CREATE_COMMANDS(4);
 8001914:	b086      	sub	sp, #24
 8001916:	ab06      	add	r3, sp, #24
 8001918:	3307      	adds	r3, #7
 800191a:	08db      	lsrs	r3, r3, #3
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	461a      	mov	r2, r3
 8001920:	4b70      	ldr	r3, [pc, #448]	@ (8001ae4 <main+0x200>)
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	4b6f      	ldr	r3, [pc, #444]	@ (8001ae4 <main+0x200>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	b090      	sub	sp, #64	@ 0x40
 800192a:	aa06      	add	r2, sp, #24
 800192c:	3207      	adds	r2, #7
 800192e:	08d2      	lsrs	r2, r2, #3
 8001930:	00d2      	lsls	r2, r2, #3
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	4b6b      	ldr	r3, [pc, #428]	@ (8001ae4 <main+0x200>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2204      	movs	r2, #4
 800193a:	809a      	strh	r2, [r3, #4]
 800193c:	4b69      	ldr	r3, [pc, #420]	@ (8001ae4 <main+0x200>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2200      	movs	r2, #0
 8001942:	80da      	strh	r2, [r3, #6]
 8001944:	4b67      	ldr	r3, [pc, #412]	@ (8001ae4 <main+0x200>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	2200      	movs	r2, #0
 800194e:	60da      	str	r2, [r3, #12]
 8001950:	2200      	movs	r2, #0
 8001952:	821a      	strh	r2, [r3, #16]
  Z2_REGISTER_COMMAND("help", &Help);
 8001954:	4b63      	ldr	r3, [pc, #396]	@ (8001ae4 <main+0x200>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d007      	beq.n	800196c <main+0x88>
 800195c:	4b61      	ldr	r3, [pc, #388]	@ (8001ae4 <main+0x200>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	88da      	ldrh	r2, [r3, #6]
 8001962:	4b60      	ldr	r3, [pc, #384]	@ (8001ae4 <main+0x200>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	889b      	ldrh	r3, [r3, #4]
 8001968:	429a      	cmp	r2, r3
 800196a:	d102      	bne.n	8001972 <main+0x8e>
 800196c:	2001      	movs	r0, #1
 800196e:	f003 ffbb 	bl	80058e8 <exit>
 8001972:	4b5c      	ldr	r3, [pc, #368]	@ (8001ae4 <main+0x200>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	4b5a      	ldr	r3, [pc, #360]	@ (8001ae4 <main+0x200>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	88db      	ldrh	r3, [r3, #6]
 800197e:	011b      	lsls	r3, r3, #4
 8001980:	4413      	add	r3, r2
 8001982:	4a59      	ldr	r2, [pc, #356]	@ (8001ae8 <main+0x204>)
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	4b57      	ldr	r3, [pc, #348]	@ (8001ae4 <main+0x200>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b55      	ldr	r3, [pc, #340]	@ (8001ae4 <main+0x200>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	88db      	ldrh	r3, [r3, #6]
 8001992:	011b      	lsls	r3, r3, #4
 8001994:	4413      	add	r3, r2
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	4b52      	ldr	r3, [pc, #328]	@ (8001ae4 <main+0x200>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	6819      	ldr	r1, [r3, #0]
 80019a0:	4b50      	ldr	r3, [pc, #320]	@ (8001ae4 <main+0x200>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	88da      	ldrh	r2, [r3, #6]
 80019a6:	1c50      	adds	r0, r2, #1
 80019a8:	b280      	uxth	r0, r0
 80019aa:	80d8      	strh	r0, [r3, #6]
 80019ac:	4613      	mov	r3, r2
 80019ae:	011b      	lsls	r3, r3, #4
 80019b0:	440b      	add	r3, r1
 80019b2:	4a4e      	ldr	r2, [pc, #312]	@ (8001aec <main+0x208>)
 80019b4:	605a      	str	r2, [r3, #4]
  Z2_REGISTER_COMMAND("don't blink", &BlinkStop);
 80019b6:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae4 <main+0x200>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d007      	beq.n	80019ce <main+0xea>
 80019be:	4b49      	ldr	r3, [pc, #292]	@ (8001ae4 <main+0x200>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	88da      	ldrh	r2, [r3, #6]
 80019c4:	4b47      	ldr	r3, [pc, #284]	@ (8001ae4 <main+0x200>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	889b      	ldrh	r3, [r3, #4]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d102      	bne.n	80019d4 <main+0xf0>
 80019ce:	2001      	movs	r0, #1
 80019d0:	f003 ff8a 	bl	80058e8 <exit>
 80019d4:	4b43      	ldr	r3, [pc, #268]	@ (8001ae4 <main+0x200>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4b42      	ldr	r3, [pc, #264]	@ (8001ae4 <main+0x200>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	88db      	ldrh	r3, [r3, #6]
 80019e0:	011b      	lsls	r3, r3, #4
 80019e2:	4413      	add	r3, r2
 80019e4:	4a42      	ldr	r2, [pc, #264]	@ (8001af0 <main+0x20c>)
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae4 <main+0x200>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4b3d      	ldr	r3, [pc, #244]	@ (8001ae4 <main+0x200>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	88db      	ldrh	r3, [r3, #6]
 80019f4:	011b      	lsls	r3, r3, #4
 80019f6:	4413      	add	r3, r2
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	4b39      	ldr	r3, [pc, #228]	@ (8001ae4 <main+0x200>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6819      	ldr	r1, [r3, #0]
 8001a02:	4b38      	ldr	r3, [pc, #224]	@ (8001ae4 <main+0x200>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	88da      	ldrh	r2, [r3, #6]
 8001a08:	1c50      	adds	r0, r2, #1
 8001a0a:	b280      	uxth	r0, r0
 8001a0c:	80d8      	strh	r0, [r3, #6]
 8001a0e:	4613      	mov	r3, r2
 8001a10:	011b      	lsls	r3, r3, #4
 8001a12:	440b      	add	r3, r1
 8001a14:	4a37      	ldr	r2, [pc, #220]	@ (8001af4 <main+0x210>)
 8001a16:	605a      	str	r2, [r3, #4]
  Z2_REGISTER_COMMAND_ARGS("blink string int", &BlinkStringInt, 2, "tekst", Z2_ArgString, "okres", Z2_ArgInt);
 8001a18:	4b32      	ldr	r3, [pc, #200]	@ (8001ae4 <main+0x200>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d007      	beq.n	8001a30 <main+0x14c>
 8001a20:	4b30      	ldr	r3, [pc, #192]	@ (8001ae4 <main+0x200>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	88da      	ldrh	r2, [r3, #6]
 8001a26:	4b2f      	ldr	r3, [pc, #188]	@ (8001ae4 <main+0x200>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	889b      	ldrh	r3, [r3, #4]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d102      	bne.n	8001a36 <main+0x152>
 8001a30:	2001      	movs	r0, #1
 8001a32:	f003 ff59 	bl	80058e8 <exit>
 8001a36:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae4 <main+0x200>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4b29      	ldr	r3, [pc, #164]	@ (8001ae4 <main+0x200>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	88db      	ldrh	r3, [r3, #6]
 8001a42:	011b      	lsls	r3, r3, #4
 8001a44:	4413      	add	r3, r2
 8001a46:	4a2c      	ldr	r2, [pc, #176]	@ (8001af8 <main+0x214>)
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	4b26      	ldr	r3, [pc, #152]	@ (8001ae4 <main+0x200>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b24      	ldr	r3, [pc, #144]	@ (8001ae4 <main+0x200>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	88db      	ldrh	r3, [r3, #6]
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	4413      	add	r3, r2
 8001a5a:	4a28      	ldr	r2, [pc, #160]	@ (8001afc <main+0x218>)
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ae4 <main+0x200>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae4 <main+0x200>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	88db      	ldrh	r3, [r3, #6]
 8001a6a:	011b      	lsls	r3, r3, #4
 8001a6c:	4413      	add	r3, r2
 8001a6e:	b084      	sub	sp, #16
 8001a70:	aa06      	add	r2, sp, #24
 8001a72:	3207      	adds	r2, #7
 8001a74:	08d2      	lsrs	r2, r2, #3
 8001a76:	00d2      	lsls	r2, r2, #3
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <main+0x200>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	4b18      	ldr	r3, [pc, #96]	@ (8001ae4 <main+0x200>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	88db      	ldrh	r3, [r3, #6]
 8001a86:	011b      	lsls	r3, r3, #4
 8001a88:	4413      	add	r3, r2
 8001a8a:	2202      	movs	r2, #2
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <main+0x200>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	6819      	ldr	r1, [r3, #0]
 8001a94:	4b13      	ldr	r3, [pc, #76]	@ (8001ae4 <main+0x200>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	88da      	ldrh	r2, [r3, #6]
 8001a9a:	1c50      	adds	r0, r2, #1
 8001a9c:	b280      	uxth	r0, r0
 8001a9e:	80d8      	strh	r0, [r3, #6]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	011b      	lsls	r3, r3, #4
 8001aa4:	440b      	add	r3, r1
 8001aa6:	68d8      	ldr	r0, [r3, #12]
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	4b14      	ldr	r3, [pc, #80]	@ (8001b00 <main+0x21c>)
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	4a14      	ldr	r2, [pc, #80]	@ (8001b04 <main+0x220>)
 8001ab4:	2102      	movs	r1, #2
 8001ab6:	f7ff fa9d 	bl	8000ff4 <Z2_InitCommand>
  Z2_REGISTER_COMMAND_ARGS("blink2", &Blink2, 4, "tekst", Z2_ArgString,"okres", Z2_ArgInt, "czas swiecenia", Z2_ArgFloat, "tekst", Z2_ArgString);
 8001aba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae4 <main+0x200>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d007      	beq.n	8001ad2 <main+0x1ee>
 8001ac2:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <main+0x200>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	88da      	ldrh	r2, [r3, #6]
 8001ac8:	4b06      	ldr	r3, [pc, #24]	@ (8001ae4 <main+0x200>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	889b      	ldrh	r3, [r3, #4]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d11a      	bne.n	8001b08 <main+0x224>
 8001ad2:	2001      	movs	r0, #1
 8001ad4:	f003 ff08 	bl	80058e8 <exit>
 8001ad8:	48000800 	.word	0x48000800
 8001adc:	200002f8 	.word	0x200002f8
 8001ae0:	20000200 	.word	0x20000200
 8001ae4:	200002f4 	.word	0x200002f4
 8001ae8:	08008a28 	.word	0x08008a28
 8001aec:	08001799 	.word	0x08001799
 8001af0:	08008a30 	.word	0x08008a30
 8001af4:	080016f1 	.word	0x080016f1
 8001af8:	08008a3c 	.word	0x08008a3c
 8001afc:	0800170d 	.word	0x0800170d
 8001b00:	08008a58 	.word	0x08008a58
 8001b04:	08008a50 	.word	0x08008a50
 8001b08:	4b34      	ldr	r3, [pc, #208]	@ (8001bdc <main+0x2f8>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	4b33      	ldr	r3, [pc, #204]	@ (8001bdc <main+0x2f8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	88db      	ldrh	r3, [r3, #6]
 8001b14:	011b      	lsls	r3, r3, #4
 8001b16:	4413      	add	r3, r2
 8001b18:	4a31      	ldr	r2, [pc, #196]	@ (8001be0 <main+0x2fc>)
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bdc <main+0x2f8>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4b2e      	ldr	r3, [pc, #184]	@ (8001bdc <main+0x2f8>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	88db      	ldrh	r3, [r3, #6]
 8001b28:	011b      	lsls	r3, r3, #4
 8001b2a:	4413      	add	r3, r2
 8001b2c:	4a2d      	ldr	r2, [pc, #180]	@ (8001be4 <main+0x300>)
 8001b2e:	605a      	str	r2, [r3, #4]
 8001b30:	4b2a      	ldr	r3, [pc, #168]	@ (8001bdc <main+0x2f8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	4b29      	ldr	r3, [pc, #164]	@ (8001bdc <main+0x2f8>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	88db      	ldrh	r3, [r3, #6]
 8001b3c:	011b      	lsls	r3, r3, #4
 8001b3e:	4413      	add	r3, r2
 8001b40:	b088      	sub	sp, #32
 8001b42:	aa06      	add	r2, sp, #24
 8001b44:	3207      	adds	r2, #7
 8001b46:	08d2      	lsrs	r2, r2, #3
 8001b48:	00d2      	lsls	r2, r2, #3
 8001b4a:	60da      	str	r2, [r3, #12]
 8001b4c:	4b23      	ldr	r3, [pc, #140]	@ (8001bdc <main+0x2f8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	4b22      	ldr	r3, [pc, #136]	@ (8001bdc <main+0x2f8>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	88db      	ldrh	r3, [r3, #6]
 8001b58:	011b      	lsls	r3, r3, #4
 8001b5a:	4413      	add	r3, r2
 8001b5c:	2204      	movs	r2, #4
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	4b1e      	ldr	r3, [pc, #120]	@ (8001bdc <main+0x2f8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6819      	ldr	r1, [r3, #0]
 8001b66:	4b1d      	ldr	r3, [pc, #116]	@ (8001bdc <main+0x2f8>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	88da      	ldrh	r2, [r3, #6]
 8001b6c:	1c50      	adds	r0, r2, #1
 8001b6e:	b280      	uxth	r0, r0
 8001b70:	80d8      	strh	r0, [r3, #6]
 8001b72:	4613      	mov	r3, r2
 8001b74:	011b      	lsls	r3, r3, #4
 8001b76:	440b      	add	r3, r1
 8001b78:	68d8      	ldr	r0, [r3, #12]
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	9305      	str	r3, [sp, #20]
 8001b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001be8 <main+0x304>)
 8001b80:	9304      	str	r3, [sp, #16]
 8001b82:	2302      	movs	r3, #2
 8001b84:	9303      	str	r3, [sp, #12]
 8001b86:	4b19      	ldr	r3, [pc, #100]	@ (8001bec <main+0x308>)
 8001b88:	9302      	str	r3, [sp, #8]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <main+0x30c>)
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2300      	movs	r3, #0
 8001b94:	4a14      	ldr	r2, [pc, #80]	@ (8001be8 <main+0x304>)
 8001b96:	2104      	movs	r1, #4
 8001b98:	f7ff fa2c 	bl	8000ff4 <Z2_InitCommand>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, HAL_GetTick() % blinkT < blinkHT);
 8001b9c:	f000 fb92 	bl	80022c4 <HAL_GetTick>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4a14      	ldr	r2, [pc, #80]	@ (8001bf4 <main+0x310>)
 8001ba4:	6812      	ldr	r2, [r2, #0]
 8001ba6:	fbb3 f1f2 	udiv	r1, r3, r2
 8001baa:	fb01 f202 	mul.w	r2, r1, r2
 8001bae:	1a9b      	subs	r3, r3, r2
 8001bb0:	ee07 3a90 	vmov	s15, r3
 8001bb4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf8 <main+0x314>)
 8001bba:	edd3 7a00 	vldr	s15, [r3]
 8001bbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc6:	bf4c      	ite	mi
 8001bc8:	2301      	movmi	r3, #1
 8001bca:	2300      	movpl	r3, #0
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	461a      	mov	r2, r3
 8001bd0:	2140      	movs	r1, #64	@ 0x40
 8001bd2:	480a      	ldr	r0, [pc, #40]	@ (8001bfc <main+0x318>)
 8001bd4:	f001 f946 	bl	8002e64 <HAL_GPIO_WritePin>
 8001bd8:	e7e0      	b.n	8001b9c <main+0x2b8>
 8001bda:	bf00      	nop
 8001bdc:	200002f4 	.word	0x200002f4
 8001be0:	08008a60 	.word	0x08008a60
 8001be4:	08001725 	.word	0x08001725
 8001be8:	08008a50 	.word	0x08008a50
 8001bec:	08008a68 	.word	0x08008a68
 8001bf0:	08008a58 	.word	0x08008a58
 8001bf4:	20000000 	.word	0x20000000
 8001bf8:	20000004 	.word	0x20000004
 8001bfc:	48000800 	.word	0x48000800

08001c00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b094      	sub	sp, #80	@ 0x50
 8001c04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c06:	f107 0318 	add.w	r3, r7, #24
 8001c0a:	2238      	movs	r2, #56	@ 0x38
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f004 fe35 	bl	800687e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c14:	1d3b      	adds	r3, r7, #4
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	60da      	str	r2, [r3, #12]
 8001c20:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001c22:	2000      	movs	r0, #0
 8001c24:	f001 f936 	bl	8002e94 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c32:	2340      	movs	r3, #64	@ 0x40
 8001c34:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c36:	2302      	movs	r3, #2
 8001c38:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001c3e:	2304      	movs	r3, #4
 8001c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001c42:	2355      	movs	r3, #85	@ 0x55
 8001c44:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c46:	2302      	movs	r3, #2
 8001c48:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c52:	f107 0318 	add.w	r3, r7, #24
 8001c56:	4618      	mov	r0, r3
 8001c58:	f001 f9d0 	bl	8002ffc <HAL_RCC_OscConfig>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c62:	f000 f8cd 	bl	8001e00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c66:	230f      	movs	r3, #15
 8001c68:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c7a:	1d3b      	adds	r3, r7, #4
 8001c7c:	2104      	movs	r1, #4
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f001 fcce 	bl	8003620 <HAL_RCC_ClockConfig>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001c8a:	f000 f8b9 	bl	8001e00 <Error_Handler>
  }
}
 8001c8e:	bf00      	nop
 8001c90:	3750      	adds	r7, #80	@ 0x50
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c9c:	4b22      	ldr	r3, [pc, #136]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001c9e:	4a23      	ldr	r2, [pc, #140]	@ (8001d2c <MX_USART2_UART_Init+0x94>)
 8001ca0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ca2:	4b21      	ldr	r3, [pc, #132]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001ca4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ca8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001caa:	4b1f      	ldr	r3, [pc, #124]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cb0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cbe:	220c      	movs	r2, #12
 8001cc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc2:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc8:	4b17      	ldr	r3, [pc, #92]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cce:	4b16      	ldr	r3, [pc, #88]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cd4:	4b14      	ldr	r3, [pc, #80]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cda:	4b13      	ldr	r3, [pc, #76]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ce0:	4811      	ldr	r0, [pc, #68]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001ce2:	f002 f907 	bl	8003ef4 <HAL_UART_Init>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001cec:	f000 f888 	bl	8001e00 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	480d      	ldr	r0, [pc, #52]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001cf4:	f003 fcd2 	bl	800569c <HAL_UARTEx_SetTxFifoThreshold>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001cfe:	f000 f87f 	bl	8001e00 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d02:	2100      	movs	r1, #0
 8001d04:	4808      	ldr	r0, [pc, #32]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001d06:	f003 fd07 	bl	8005718 <HAL_UARTEx_SetRxFifoThreshold>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001d10:	f000 f876 	bl	8001e00 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001d14:	4804      	ldr	r0, [pc, #16]	@ (8001d28 <MX_USART2_UART_Init+0x90>)
 8001d16:	f003 fc88 	bl	800562a <HAL_UARTEx_DisableFifoMode>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001d20:	f000 f86e 	bl	8001e00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20000200 	.word	0x20000200
 8001d2c:	40004400 	.word	0x40004400

08001d30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001d36:	4b12      	ldr	r3, [pc, #72]	@ (8001d80 <MX_DMA_Init+0x50>)
 8001d38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d3a:	4a11      	ldr	r2, [pc, #68]	@ (8001d80 <MX_DMA_Init+0x50>)
 8001d3c:	f043 0304 	orr.w	r3, r3, #4
 8001d40:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d42:	4b0f      	ldr	r3, [pc, #60]	@ (8001d80 <MX_DMA_Init+0x50>)
 8001d44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d46:	f003 0304 	and.w	r3, r3, #4
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d80 <MX_DMA_Init+0x50>)
 8001d50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d52:	4a0b      	ldr	r2, [pc, #44]	@ (8001d80 <MX_DMA_Init+0x50>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6493      	str	r3, [r2, #72]	@ 0x48
 8001d5a:	4b09      	ldr	r3, [pc, #36]	@ (8001d80 <MX_DMA_Init+0x50>)
 8001d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	603b      	str	r3, [r7, #0]
 8001d64:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2100      	movs	r1, #0
 8001d6a:	200b      	movs	r0, #11
 8001d6c:	f000 fb91 	bl	8002492 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d70:	200b      	movs	r0, #11
 8001d72:	f000 fba8 	bl	80024c6 <HAL_NVIC_EnableIRQ>

}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000

08001d84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b088      	sub	sp, #32
 8001d88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8a:	f107 030c 	add.w	r3, r7, #12
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]
 8001d94:	609a      	str	r2, [r3, #8]
 8001d96:	60da      	str	r2, [r3, #12]
 8001d98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	4b17      	ldr	r3, [pc, #92]	@ (8001df8 <MX_GPIO_Init+0x74>)
 8001d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9e:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <MX_GPIO_Init+0x74>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001da6:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <MX_GPIO_Init+0x74>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001db2:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <MX_GPIO_Init+0x74>)
 8001db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db6:	4a10      	ldr	r2, [pc, #64]	@ (8001df8 <MX_GPIO_Init+0x74>)
 8001db8:	f043 0304 	orr.w	r3, r3, #4
 8001dbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <MX_GPIO_Init+0x74>)
 8001dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc2:	f003 0304 	and.w	r3, r3, #4
 8001dc6:	607b      	str	r3, [r7, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_RESET);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	2140      	movs	r1, #64	@ 0x40
 8001dce:	480b      	ldr	r0, [pc, #44]	@ (8001dfc <MX_GPIO_Init+0x78>)
 8001dd0:	f001 f848 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PIN_LED_Pin */
  GPIO_InitStruct.Pin = PIN_LED_Pin;
 8001dd4:	2340      	movs	r3, #64	@ 0x40
 8001dd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PIN_LED_GPIO_Port, &GPIO_InitStruct);
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	4619      	mov	r1, r3
 8001dea:	4804      	ldr	r0, [pc, #16]	@ (8001dfc <MX_GPIO_Init+0x78>)
 8001dec:	f000 feb8 	bl	8002b60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001df0:	bf00      	nop
 8001df2:	3720      	adds	r7, #32
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	48000800 	.word	0x48000800

08001e00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e04:	b672      	cpsid	i
}
 8001e06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <Error_Handler+0x8>

08001e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e12:	4b0f      	ldr	r3, [pc, #60]	@ (8001e50 <HAL_MspInit+0x44>)
 8001e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e16:	4a0e      	ldr	r2, [pc, #56]	@ (8001e50 <HAL_MspInit+0x44>)
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e50 <HAL_MspInit+0x44>)
 8001e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e2a:	4b09      	ldr	r3, [pc, #36]	@ (8001e50 <HAL_MspInit+0x44>)
 8001e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2e:	4a08      	ldr	r2, [pc, #32]	@ (8001e50 <HAL_MspInit+0x44>)
 8001e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e34:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <HAL_MspInit+0x44>)
 8001e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001e42:	f001 f8cb 	bl	8002fdc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40021000 	.word	0x40021000

08001e54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b09e      	sub	sp, #120	@ 0x78
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	2254      	movs	r2, #84	@ 0x54
 8001e72:	2100      	movs	r1, #0
 8001e74:	4618      	mov	r0, r3
 8001e76:	f004 fd02 	bl	800687e <memset>
  if(huart->Instance==USART2)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a38      	ldr	r2, [pc, #224]	@ (8001f60 <HAL_UART_MspInit+0x10c>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d168      	bne.n	8001f56 <HAL_UART_MspInit+0x102>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e84:	2302      	movs	r3, #2
 8001e86:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e8c:	f107 0310 	add.w	r3, r7, #16
 8001e90:	4618      	mov	r0, r3
 8001e92:	f001 fde1 	bl	8003a58 <HAL_RCCEx_PeriphCLKConfig>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e9c:	f7ff ffb0 	bl	8001e00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ea0:	4b30      	ldr	r3, [pc, #192]	@ (8001f64 <HAL_UART_MspInit+0x110>)
 8001ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea4:	4a2f      	ldr	r2, [pc, #188]	@ (8001f64 <HAL_UART_MspInit+0x110>)
 8001ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eac:	4b2d      	ldr	r3, [pc, #180]	@ (8001f64 <HAL_UART_MspInit+0x110>)
 8001eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <HAL_UART_MspInit+0x110>)
 8001eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebc:	4a29      	ldr	r2, [pc, #164]	@ (8001f64 <HAL_UART_MspInit+0x110>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec4:	4b27      	ldr	r3, [pc, #156]	@ (8001f64 <HAL_UART_MspInit+0x110>)
 8001ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ed0:	230c      	movs	r3, #12
 8001ed2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2300      	movs	r3, #0
 8001ede:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ee0:	2307      	movs	r3, #7
 8001ee2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ee8:	4619      	mov	r1, r3
 8001eea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eee:	f000 fe37 	bl	8002b60 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8001ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8001f6c <HAL_UART_MspInit+0x118>)
 8001ef6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001efa:	221a      	movs	r2, #26
 8001efc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001efe:	4b1a      	ldr	r3, [pc, #104]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f04:	4b18      	ldr	r3, [pc, #96]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f0a:	4b17      	ldr	r3, [pc, #92]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f0c:	2280      	movs	r2, #128	@ 0x80
 8001f0e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f10:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f16:	4b14      	ldr	r3, [pc, #80]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001f1c:	4b12      	ldr	r3, [pc, #72]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f22:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001f28:	480f      	ldr	r0, [pc, #60]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f2a:	f000 fae7 	bl	80024fc <HAL_DMA_Init>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8001f34:	f7ff ff64 	bl	8001e00 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a0b      	ldr	r2, [pc, #44]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001f40:	4a09      	ldr	r2, [pc, #36]	@ (8001f68 <HAL_UART_MspInit+0x114>)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2100      	movs	r1, #0
 8001f4a:	2026      	movs	r0, #38	@ 0x26
 8001f4c:	f000 faa1 	bl	8002492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f50:	2026      	movs	r0, #38	@ 0x26
 8001f52:	f000 fab8 	bl	80024c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f56:	bf00      	nop
 8001f58:	3778      	adds	r7, #120	@ 0x78
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40004400 	.word	0x40004400
 8001f64:	40021000 	.word	0x40021000
 8001f68:	20000294 	.word	0x20000294
 8001f6c:	40020008 	.word	0x40020008

08001f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <NMI_Handler+0x4>

08001f78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <HardFault_Handler+0x4>

08001f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <MemManage_Handler+0x4>

08001f88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8c:	bf00      	nop
 8001f8e:	e7fd      	b.n	8001f8c <BusFault_Handler+0x4>

08001f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f94:	bf00      	nop
 8001f96:	e7fd      	b.n	8001f94 <UsageFault_Handler+0x4>

08001f98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc6:	f000 f96b 	bl	80022a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
	...

08001fd0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001fd4:	4802      	ldr	r0, [pc, #8]	@ (8001fe0 <DMA1_Channel1_IRQHandler+0x10>)
 8001fd6:	f000 fc74 	bl	80028c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000294 	.word	0x20000294

08001fe4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001fe8:	4802      	ldr	r0, [pc, #8]	@ (8001ff4 <USART2_IRQHandler+0x10>)
 8001fea:	f002 f861 	bl	80040b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	20000200 	.word	0x20000200

08001ff8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return 1;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <_kill>:

int _kill(int pid, int sig)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002012:	f004 fc95 	bl	8006940 <__errno>
 8002016:	4603      	mov	r3, r0
 8002018:	2216      	movs	r2, #22
 800201a:	601a      	str	r2, [r3, #0]
  return -1;
 800201c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <_exit>:

void _exit (int status)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002030:	f04f 31ff 	mov.w	r1, #4294967295
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7ff ffe7 	bl	8002008 <_kill>
  while (1) {}    /* Make sure we hang here */
 800203a:	bf00      	nop
 800203c:	e7fd      	b.n	800203a <_exit+0x12>

0800203e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b086      	sub	sp, #24
 8002042:	af00      	add	r7, sp, #0
 8002044:	60f8      	str	r0, [r7, #12]
 8002046:	60b9      	str	r1, [r7, #8]
 8002048:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
 800204e:	e00a      	b.n	8002066 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002050:	f3af 8000 	nop.w
 8002054:	4601      	mov	r1, r0
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	60ba      	str	r2, [r7, #8]
 800205c:	b2ca      	uxtb	r2, r1
 800205e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	3301      	adds	r3, #1
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	429a      	cmp	r2, r3
 800206c:	dbf0      	blt.n	8002050 <_read+0x12>
  }

  return len;
 800206e:	687b      	ldr	r3, [r7, #4]
}
 8002070:	4618      	mov	r0, r3
 8002072:	3718      	adds	r7, #24
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	e009      	b.n	800209e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	60ba      	str	r2, [r7, #8]
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3301      	adds	r3, #1
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	dbf1      	blt.n	800208a <_write+0x12>
  }
  return len;
 80020a6:	687b      	ldr	r3, [r7, #4]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <_close>:

int _close(int file)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020d8:	605a      	str	r2, [r3, #4]
  return 0;
 80020da:	2300      	movs	r3, #0
}
 80020dc:	4618      	mov	r0, r3
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <_isatty>:

int _isatty(int file)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020f0:	2301      	movs	r3, #1
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020fe:	b480      	push	{r7}
 8002100:	b085      	sub	sp, #20
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002120:	4a14      	ldr	r2, [pc, #80]	@ (8002174 <_sbrk+0x5c>)
 8002122:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <_sbrk+0x60>)
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800212c:	4b13      	ldr	r3, [pc, #76]	@ (800217c <_sbrk+0x64>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d102      	bne.n	800213a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002134:	4b11      	ldr	r3, [pc, #68]	@ (800217c <_sbrk+0x64>)
 8002136:	4a12      	ldr	r2, [pc, #72]	@ (8002180 <_sbrk+0x68>)
 8002138:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800213a:	4b10      	ldr	r3, [pc, #64]	@ (800217c <_sbrk+0x64>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4413      	add	r3, r2
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	429a      	cmp	r2, r3
 8002146:	d207      	bcs.n	8002158 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002148:	f004 fbfa 	bl	8006940 <__errno>
 800214c:	4603      	mov	r3, r0
 800214e:	220c      	movs	r2, #12
 8002150:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002152:	f04f 33ff 	mov.w	r3, #4294967295
 8002156:	e009      	b.n	800216c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002158:	4b08      	ldr	r3, [pc, #32]	@ (800217c <_sbrk+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800215e:	4b07      	ldr	r3, [pc, #28]	@ (800217c <_sbrk+0x64>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4413      	add	r3, r2
 8002166:	4a05      	ldr	r2, [pc, #20]	@ (800217c <_sbrk+0x64>)
 8002168:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800216a:	68fb      	ldr	r3, [r7, #12]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20020000 	.word	0x20020000
 8002178:	00001000 	.word	0x00001000
 800217c:	200004f8 	.word	0x200004f8
 8002180:	20000650 	.word	0x20000650

08002184 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002188:	4b06      	ldr	r3, [pc, #24]	@ (80021a4 <SystemInit+0x20>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218e:	4a05      	ldr	r2, [pc, #20]	@ (80021a4 <SystemInit+0x20>)
 8002190:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002194:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80021a8:	480d      	ldr	r0, [pc, #52]	@ (80021e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80021aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021ac:	f7ff ffea 	bl	8002184 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021b0:	480c      	ldr	r0, [pc, #48]	@ (80021e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80021b2:	490d      	ldr	r1, [pc, #52]	@ (80021e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021b4:	4a0d      	ldr	r2, [pc, #52]	@ (80021ec <LoopForever+0xe>)
  movs r3, #0
 80021b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80021b8:	e002      	b.n	80021c0 <LoopCopyDataInit>

080021ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021be:	3304      	adds	r3, #4

080021c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021c4:	d3f9      	bcc.n	80021ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021c6:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021c8:	4c0a      	ldr	r4, [pc, #40]	@ (80021f4 <LoopForever+0x16>)
  movs r3, #0
 80021ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021cc:	e001      	b.n	80021d2 <LoopFillZerobss>

080021ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021d0:	3204      	adds	r2, #4

080021d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021d4:	d3fb      	bcc.n	80021ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021d6:	f004 fbb9 	bl	800694c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021da:	f7ff fb83 	bl	80018e4 <main>

080021de <LoopForever>:

LoopForever:
    b LoopForever
 80021de:	e7fe      	b.n	80021de <LoopForever>
  ldr   r0, =_estack
 80021e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021e8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80021ec:	08008ea8 	.word	0x08008ea8
  ldr r2, =_sbss
 80021f0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80021f4:	2000064c 	.word	0x2000064c

080021f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021f8:	e7fe      	b.n	80021f8 <ADC1_2_IRQHandler>

080021fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002200:	2300      	movs	r3, #0
 8002202:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002204:	2003      	movs	r0, #3
 8002206:	f000 f939 	bl	800247c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800220a:	200f      	movs	r0, #15
 800220c:	f000 f80e 	bl	800222c <HAL_InitTick>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d002      	beq.n	800221c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	71fb      	strb	r3, [r7, #7]
 800221a:	e001      	b.n	8002220 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800221c:	f7ff fdf6 	bl	8001e0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002220:	79fb      	ldrb	r3, [r7, #7]

}
 8002222:	4618      	mov	r0, r3
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
	...

0800222c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002234:	2300      	movs	r3, #0
 8002236:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002238:	4b16      	ldr	r3, [pc, #88]	@ (8002294 <HAL_InitTick+0x68>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d022      	beq.n	8002286 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002240:	4b15      	ldr	r3, [pc, #84]	@ (8002298 <HAL_InitTick+0x6c>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b13      	ldr	r3, [pc, #76]	@ (8002294 <HAL_InitTick+0x68>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800224c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002250:	fbb2 f3f3 	udiv	r3, r2, r3
 8002254:	4618      	mov	r0, r3
 8002256:	f000 f944 	bl	80024e2 <HAL_SYSTICK_Config>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d10f      	bne.n	8002280 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2b0f      	cmp	r3, #15
 8002264:	d809      	bhi.n	800227a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002266:	2200      	movs	r2, #0
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	f04f 30ff 	mov.w	r0, #4294967295
 800226e:	f000 f910 	bl	8002492 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002272:	4a0a      	ldr	r2, [pc, #40]	@ (800229c <HAL_InitTick+0x70>)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	e007      	b.n	800228a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	73fb      	strb	r3, [r7, #15]
 800227e:	e004      	b.n	800228a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e001      	b.n	800228a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
}
 800228c:	4618      	mov	r0, r3
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	20000018 	.word	0x20000018
 8002298:	20000010 	.word	0x20000010
 800229c:	20000014 	.word	0x20000014

080022a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022a4:	4b05      	ldr	r3, [pc, #20]	@ (80022bc <HAL_IncTick+0x1c>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b05      	ldr	r3, [pc, #20]	@ (80022c0 <HAL_IncTick+0x20>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4413      	add	r3, r2
 80022ae:	4a03      	ldr	r2, [pc, #12]	@ (80022bc <HAL_IncTick+0x1c>)
 80022b0:	6013      	str	r3, [r2, #0]
}
 80022b2:	bf00      	nop
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	200004fc 	.word	0x200004fc
 80022c0:	20000018 	.word	0x20000018

080022c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  return uwTick;
 80022c8:	4b03      	ldr	r3, [pc, #12]	@ (80022d8 <HAL_GetTick+0x14>)
 80022ca:	681b      	ldr	r3, [r3, #0]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	200004fc 	.word	0x200004fc

080022dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002320 <__NVIC_SetPriorityGrouping+0x44>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022f2:	68ba      	ldr	r2, [r7, #8]
 80022f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022f8:	4013      	ands	r3, r2
 80022fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002304:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800230c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800230e:	4a04      	ldr	r2, [pc, #16]	@ (8002320 <__NVIC_SetPriorityGrouping+0x44>)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	60d3      	str	r3, [r2, #12]
}
 8002314:	bf00      	nop
 8002316:	3714      	adds	r7, #20
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	e000ed00 	.word	0xe000ed00

08002324 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002328:	4b04      	ldr	r3, [pc, #16]	@ (800233c <__NVIC_GetPriorityGrouping+0x18>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	0a1b      	lsrs	r3, r3, #8
 800232e:	f003 0307 	and.w	r3, r3, #7
}
 8002332:	4618      	mov	r0, r3
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr
 800233c:	e000ed00 	.word	0xe000ed00

08002340 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	4603      	mov	r3, r0
 8002348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800234a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234e:	2b00      	cmp	r3, #0
 8002350:	db0b      	blt.n	800236a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	f003 021f 	and.w	r2, r3, #31
 8002358:	4907      	ldr	r1, [pc, #28]	@ (8002378 <__NVIC_EnableIRQ+0x38>)
 800235a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235e:	095b      	lsrs	r3, r3, #5
 8002360:	2001      	movs	r0, #1
 8002362:	fa00 f202 	lsl.w	r2, r0, r2
 8002366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800236a:	bf00      	nop
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	e000e100 	.word	0xe000e100

0800237c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	6039      	str	r1, [r7, #0]
 8002386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238c:	2b00      	cmp	r3, #0
 800238e:	db0a      	blt.n	80023a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	b2da      	uxtb	r2, r3
 8002394:	490c      	ldr	r1, [pc, #48]	@ (80023c8 <__NVIC_SetPriority+0x4c>)
 8002396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239a:	0112      	lsls	r2, r2, #4
 800239c:	b2d2      	uxtb	r2, r2
 800239e:	440b      	add	r3, r1
 80023a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023a4:	e00a      	b.n	80023bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	4908      	ldr	r1, [pc, #32]	@ (80023cc <__NVIC_SetPriority+0x50>)
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	3b04      	subs	r3, #4
 80023b4:	0112      	lsls	r2, r2, #4
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	440b      	add	r3, r1
 80023ba:	761a      	strb	r2, [r3, #24]
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	e000e100 	.word	0xe000e100
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b089      	sub	sp, #36	@ 0x24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f003 0307 	and.w	r3, r3, #7
 80023e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e4:	69fb      	ldr	r3, [r7, #28]
 80023e6:	f1c3 0307 	rsb	r3, r3, #7
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	bf28      	it	cs
 80023ee:	2304      	movcs	r3, #4
 80023f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3304      	adds	r3, #4
 80023f6:	2b06      	cmp	r3, #6
 80023f8:	d902      	bls.n	8002400 <NVIC_EncodePriority+0x30>
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3b03      	subs	r3, #3
 80023fe:	e000      	b.n	8002402 <NVIC_EncodePriority+0x32>
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002404:	f04f 32ff 	mov.w	r2, #4294967295
 8002408:	69bb      	ldr	r3, [r7, #24]
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43da      	mvns	r2, r3
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	401a      	ands	r2, r3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002418:	f04f 31ff 	mov.w	r1, #4294967295
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	43d9      	mvns	r1, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002428:	4313      	orrs	r3, r2
         );
}
 800242a:	4618      	mov	r0, r3
 800242c:	3724      	adds	r7, #36	@ 0x24
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
	...

08002438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3b01      	subs	r3, #1
 8002444:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002448:	d301      	bcc.n	800244e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800244a:	2301      	movs	r3, #1
 800244c:	e00f      	b.n	800246e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244e:	4a0a      	ldr	r2, [pc, #40]	@ (8002478 <SysTick_Config+0x40>)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3b01      	subs	r3, #1
 8002454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002456:	210f      	movs	r1, #15
 8002458:	f04f 30ff 	mov.w	r0, #4294967295
 800245c:	f7ff ff8e 	bl	800237c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002460:	4b05      	ldr	r3, [pc, #20]	@ (8002478 <SysTick_Config+0x40>)
 8002462:	2200      	movs	r2, #0
 8002464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002466:	4b04      	ldr	r3, [pc, #16]	@ (8002478 <SysTick_Config+0x40>)
 8002468:	2207      	movs	r2, #7
 800246a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	e000e010 	.word	0xe000e010

0800247c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f7ff ff29 	bl	80022dc <__NVIC_SetPriorityGrouping>
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b086      	sub	sp, #24
 8002496:	af00      	add	r7, sp, #0
 8002498:	4603      	mov	r3, r0
 800249a:	60b9      	str	r1, [r7, #8]
 800249c:	607a      	str	r2, [r7, #4]
 800249e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024a0:	f7ff ff40 	bl	8002324 <__NVIC_GetPriorityGrouping>
 80024a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff90 	bl	80023d0 <NVIC_EncodePriority>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff5f 	bl	800237c <__NVIC_SetPriority>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff33 	bl	8002340 <__NVIC_EnableIRQ>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffa4 	bl	8002438 <SysTick_Config>
 80024f0:	4603      	mov	r3, r0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e08d      	b.n	800262a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	461a      	mov	r2, r3
 8002514:	4b47      	ldr	r3, [pc, #284]	@ (8002634 <HAL_DMA_Init+0x138>)
 8002516:	429a      	cmp	r2, r3
 8002518:	d80f      	bhi.n	800253a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	461a      	mov	r2, r3
 8002520:	4b45      	ldr	r3, [pc, #276]	@ (8002638 <HAL_DMA_Init+0x13c>)
 8002522:	4413      	add	r3, r2
 8002524:	4a45      	ldr	r2, [pc, #276]	@ (800263c <HAL_DMA_Init+0x140>)
 8002526:	fba2 2303 	umull	r2, r3, r2, r3
 800252a:	091b      	lsrs	r3, r3, #4
 800252c:	009a      	lsls	r2, r3, #2
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a42      	ldr	r2, [pc, #264]	@ (8002640 <HAL_DMA_Init+0x144>)
 8002536:	641a      	str	r2, [r3, #64]	@ 0x40
 8002538:	e00e      	b.n	8002558 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	461a      	mov	r2, r3
 8002540:	4b40      	ldr	r3, [pc, #256]	@ (8002644 <HAL_DMA_Init+0x148>)
 8002542:	4413      	add	r3, r2
 8002544:	4a3d      	ldr	r2, [pc, #244]	@ (800263c <HAL_DMA_Init+0x140>)
 8002546:	fba2 2303 	umull	r2, r3, r2, r3
 800254a:	091b      	lsrs	r3, r3, #4
 800254c:	009a      	lsls	r2, r3, #2
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a3c      	ldr	r2, [pc, #240]	@ (8002648 <HAL_DMA_Init+0x14c>)
 8002556:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2202      	movs	r2, #2
 800255c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800256e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002572:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800257c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002588:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002594:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	4313      	orrs	r3, r2
 80025a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 fa76 	bl	8002a9c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80025b8:	d102      	bne.n	80025c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685a      	ldr	r2, [r3, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025c8:	b2d2      	uxtb	r2, r2
 80025ca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80025d4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d010      	beq.n	8002600 <HAL_DMA_Init+0x104>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d80c      	bhi.n	8002600 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fa96 	bl	8002b18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	e008      	b.n	8002612 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40020407 	.word	0x40020407
 8002638:	bffdfff8 	.word	0xbffdfff8
 800263c:	cccccccd 	.word	0xcccccccd
 8002640:	40020000 	.word	0x40020000
 8002644:	bffdfbf8 	.word	0xbffdfbf8
 8002648:	40020400 	.word	0x40020400

0800264c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
 8002658:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800265a:	2300      	movs	r3, #0
 800265c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002664:	2b01      	cmp	r3, #1
 8002666:	d101      	bne.n	800266c <HAL_DMA_Start_IT+0x20>
 8002668:	2302      	movs	r3, #2
 800266a:	e066      	b.n	800273a <HAL_DMA_Start_IT+0xee>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b01      	cmp	r3, #1
 800267e:	d155      	bne.n	800272c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2202      	movs	r2, #2
 8002684:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 0201 	bic.w	r2, r2, #1
 800269c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	68b9      	ldr	r1, [r7, #8]
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 f9bb 	bl	8002a20 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d008      	beq.n	80026c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f042 020e 	orr.w	r2, r2, #14
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	e00f      	b.n	80026e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0204 	bic.w	r2, r2, #4
 80026d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f042 020a 	orr.w	r2, r2, #10
 80026e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d007      	beq.n	8002702 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002700:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002706:	2b00      	cmp	r3, #0
 8002708:	d007      	beq.n	800271a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002714:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002718:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0201 	orr.w	r2, r2, #1
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	e005      	b.n	8002738 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002734:	2302      	movs	r3, #2
 8002736:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002738:	7dfb      	ldrb	r3, [r7, #23]
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002742:	b480      	push	{r7}
 8002744:	b085      	sub	sp, #20
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b02      	cmp	r3, #2
 8002758:	d005      	beq.n	8002766 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2204      	movs	r2, #4
 800275e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
 8002764:	e037      	b.n	80027d6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 020e 	bic.w	r2, r2, #14
 8002774:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002780:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002784:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 0201 	bic.w	r2, r2, #1
 8002794:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279a:	f003 021f 	and.w	r2, r3, #31
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a2:	2101      	movs	r1, #1
 80027a4:	fa01 f202 	lsl.w	r2, r1, r2
 80027a8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027b2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d00c      	beq.n	80027d6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027ca:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80027d4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027fc:	2300      	movs	r3, #0
 80027fe:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d00d      	beq.n	8002828 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2204      	movs	r2, #4
 8002810:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	73fb      	strb	r3, [r7, #15]
 8002826:	e047      	b.n	80028b8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f022 020e 	bic.w	r2, r2, #14
 8002836:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f022 0201 	bic.w	r2, r2, #1
 8002846:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002852:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002856:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285c:	f003 021f 	and.w	r2, r3, #31
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002864:	2101      	movs	r1, #1
 8002866:	fa01 f202 	lsl.w	r2, r1, r2
 800286a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002874:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00c      	beq.n	8002898 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002888:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800288c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002896:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	4798      	blx	r3
    }
  }
  return status;
 80028b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3710      	adds	r7, #16
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b084      	sub	sp, #16
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028de:	f003 031f 	and.w	r3, r3, #31
 80028e2:	2204      	movs	r2, #4
 80028e4:	409a      	lsls	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	4013      	ands	r3, r2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d026      	beq.n	800293c <HAL_DMA_IRQHandler+0x7a>
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d021      	beq.n	800293c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0320 	and.w	r3, r3, #32
 8002902:	2b00      	cmp	r3, #0
 8002904:	d107      	bne.n	8002916 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0204 	bic.w	r2, r2, #4
 8002914:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291a:	f003 021f 	and.w	r2, r3, #31
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	2104      	movs	r1, #4
 8002924:	fa01 f202 	lsl.w	r2, r1, r2
 8002928:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292e:	2b00      	cmp	r3, #0
 8002930:	d071      	beq.n	8002a16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800293a:	e06c      	b.n	8002a16 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002940:	f003 031f 	and.w	r3, r3, #31
 8002944:	2202      	movs	r2, #2
 8002946:	409a      	lsls	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	4013      	ands	r3, r2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d02e      	beq.n	80029ae <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d029      	beq.n	80029ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0320 	and.w	r3, r3, #32
 8002964:	2b00      	cmp	r3, #0
 8002966:	d10b      	bne.n	8002980 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 020a 	bic.w	r2, r2, #10
 8002976:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002984:	f003 021f 	and.w	r2, r3, #31
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298c:	2102      	movs	r1, #2
 800298e:	fa01 f202 	lsl.w	r2, r1, r2
 8002992:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d038      	beq.n	8002a16 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80029ac:	e033      	b.n	8002a16 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b2:	f003 031f 	and.w	r3, r3, #31
 80029b6:	2208      	movs	r2, #8
 80029b8:	409a      	lsls	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	4013      	ands	r3, r2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d02a      	beq.n	8002a18 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d025      	beq.n	8002a18 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 020e 	bic.w	r2, r2, #14
 80029da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e0:	f003 021f 	and.w	r2, r3, #31
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	2101      	movs	r1, #1
 80029ea:	fa01 f202 	lsl.w	r2, r1, r2
 80029ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d004      	beq.n	8002a18 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a16:	bf00      	nop
 8002a18:	bf00      	nop
}
 8002a1a:	3710      	adds	r7, #16
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
 8002a2c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a36:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d004      	beq.n	8002a4a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a48:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4e:	f003 021f 	and.w	r2, r3, #31
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	2101      	movs	r1, #1
 8002a58:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b10      	cmp	r3, #16
 8002a6c:	d108      	bne.n	8002a80 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a7e:	e007      	b.n	8002a90 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	60da      	str	r2, [r3, #12]
}
 8002a90:	bf00      	nop
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	4b16      	ldr	r3, [pc, #88]	@ (8002b04 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d802      	bhi.n	8002ab6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002ab0:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002ab2:	617b      	str	r3, [r7, #20]
 8002ab4:	e001      	b.n	8002aba <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8002ab6:	4b15      	ldr	r3, [pc, #84]	@ (8002b0c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002ab8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	3b08      	subs	r3, #8
 8002ac6:	4a12      	ldr	r2, [pc, #72]	@ (8002b10 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad4:	089b      	lsrs	r3, r3, #2
 8002ad6:	009a      	lsls	r2, r3, #2
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	4413      	add	r3, r2
 8002adc:	461a      	mov	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8002b14 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002ae6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 031f 	and.w	r3, r3, #31
 8002aee:	2201      	movs	r2, #1
 8002af0:	409a      	lsls	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002af6:	bf00      	nop
 8002af8:	371c      	adds	r7, #28
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40020407 	.word	0x40020407
 8002b08:	40020800 	.word	0x40020800
 8002b0c:	40020820 	.word	0x40020820
 8002b10:	cccccccd 	.word	0xcccccccd
 8002b14:	40020880 	.word	0x40020880

08002b18 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002b2c:	4413      	add	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	461a      	mov	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a08      	ldr	r2, [pc, #32]	@ (8002b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002b3a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3b01      	subs	r3, #1
 8002b40:	f003 031f 	and.w	r3, r3, #31
 8002b44:	2201      	movs	r2, #1
 8002b46:	409a      	lsls	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002b4c:	bf00      	nop
 8002b4e:	3714      	adds	r7, #20
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr
 8002b58:	1000823f 	.word	0x1000823f
 8002b5c:	40020940 	.word	0x40020940

08002b60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002b6e:	e15a      	b.n	8002e26 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	2101      	movs	r1, #1
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f000 814c 	beq.w	8002e20 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d005      	beq.n	8002ba0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d130      	bne.n	8002c02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	2203      	movs	r2, #3
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	68da      	ldr	r2, [r3, #12]
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	fa02 f303 	lsl.w	r3, r2, r3
 8002bde:	43db      	mvns	r3, r3
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	4013      	ands	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	091b      	lsrs	r3, r3, #4
 8002bec:	f003 0201 	and.w	r2, r3, #1
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f003 0303 	and.w	r3, r3, #3
 8002c0a:	2b03      	cmp	r3, #3
 8002c0c:	d017      	beq.n	8002c3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	2203      	movs	r2, #3
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	689a      	ldr	r2, [r3, #8]
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	005b      	lsls	r3, r3, #1
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d123      	bne.n	8002c92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	08da      	lsrs	r2, r3, #3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3208      	adds	r2, #8
 8002c52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	f003 0307 	and.w	r3, r3, #7
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	220f      	movs	r2, #15
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	43db      	mvns	r3, r3
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	691a      	ldr	r2, [r3, #16]
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	08da      	lsrs	r2, r3, #3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3208      	adds	r2, #8
 8002c8c:	6939      	ldr	r1, [r7, #16]
 8002c8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	2203      	movs	r2, #3
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	43db      	mvns	r3, r3
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 0203 	and.w	r2, r3, #3
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 80a6 	beq.w	8002e20 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cd4:	4b5b      	ldr	r3, [pc, #364]	@ (8002e44 <HAL_GPIO_Init+0x2e4>)
 8002cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cd8:	4a5a      	ldr	r2, [pc, #360]	@ (8002e44 <HAL_GPIO_Init+0x2e4>)
 8002cda:	f043 0301 	orr.w	r3, r3, #1
 8002cde:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ce0:	4b58      	ldr	r3, [pc, #352]	@ (8002e44 <HAL_GPIO_Init+0x2e4>)
 8002ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	60bb      	str	r3, [r7, #8]
 8002cea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cec:	4a56      	ldr	r2, [pc, #344]	@ (8002e48 <HAL_GPIO_Init+0x2e8>)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	089b      	lsrs	r3, r3, #2
 8002cf2:	3302      	adds	r3, #2
 8002cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	f003 0303 	and.w	r3, r3, #3
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	220f      	movs	r2, #15
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d16:	d01f      	beq.n	8002d58 <HAL_GPIO_Init+0x1f8>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a4c      	ldr	r2, [pc, #304]	@ (8002e4c <HAL_GPIO_Init+0x2ec>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d019      	beq.n	8002d54 <HAL_GPIO_Init+0x1f4>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a4b      	ldr	r2, [pc, #300]	@ (8002e50 <HAL_GPIO_Init+0x2f0>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d013      	beq.n	8002d50 <HAL_GPIO_Init+0x1f0>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a4a      	ldr	r2, [pc, #296]	@ (8002e54 <HAL_GPIO_Init+0x2f4>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d00d      	beq.n	8002d4c <HAL_GPIO_Init+0x1ec>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a49      	ldr	r2, [pc, #292]	@ (8002e58 <HAL_GPIO_Init+0x2f8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d007      	beq.n	8002d48 <HAL_GPIO_Init+0x1e8>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a48      	ldr	r2, [pc, #288]	@ (8002e5c <HAL_GPIO_Init+0x2fc>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d101      	bne.n	8002d44 <HAL_GPIO_Init+0x1e4>
 8002d40:	2305      	movs	r3, #5
 8002d42:	e00a      	b.n	8002d5a <HAL_GPIO_Init+0x1fa>
 8002d44:	2306      	movs	r3, #6
 8002d46:	e008      	b.n	8002d5a <HAL_GPIO_Init+0x1fa>
 8002d48:	2304      	movs	r3, #4
 8002d4a:	e006      	b.n	8002d5a <HAL_GPIO_Init+0x1fa>
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e004      	b.n	8002d5a <HAL_GPIO_Init+0x1fa>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e002      	b.n	8002d5a <HAL_GPIO_Init+0x1fa>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <HAL_GPIO_Init+0x1fa>
 8002d58:	2300      	movs	r3, #0
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	f002 0203 	and.w	r2, r2, #3
 8002d60:	0092      	lsls	r2, r2, #2
 8002d62:	4093      	lsls	r3, r2
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d6a:	4937      	ldr	r1, [pc, #220]	@ (8002e48 <HAL_GPIO_Init+0x2e8>)
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	089b      	lsrs	r3, r3, #2
 8002d70:	3302      	adds	r3, #2
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d78:	4b39      	ldr	r3, [pc, #228]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	43db      	mvns	r3, r3
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	4013      	ands	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d003      	beq.n	8002d9c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d9c:	4a30      	ldr	r2, [pc, #192]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002da2:	4b2f      	ldr	r3, [pc, #188]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	43db      	mvns	r3, r3
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	4013      	ands	r3, r2
 8002db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002dc6:	4a26      	ldr	r2, [pc, #152]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002dcc:	4b24      	ldr	r3, [pc, #144]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002df0:	4a1b      	ldr	r2, [pc, #108]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002df6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	43db      	mvns	r3, r3
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	4013      	ands	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e1a:	4a11      	ldr	r2, [pc, #68]	@ (8002e60 <HAL_GPIO_Init+0x300>)
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	3301      	adds	r3, #1
 8002e24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f47f ae9d 	bne.w	8002b70 <HAL_GPIO_Init+0x10>
  }
}
 8002e36:	bf00      	nop
 8002e38:	bf00      	nop
 8002e3a:	371c      	adds	r7, #28
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40010000 	.word	0x40010000
 8002e4c:	48000400 	.word	0x48000400
 8002e50:	48000800 	.word	0x48000800
 8002e54:	48000c00 	.word	0x48000c00
 8002e58:	48001000 	.word	0x48001000
 8002e5c:	48001400 	.word	0x48001400
 8002e60:	40010400 	.word	0x40010400

08002e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]
 8002e70:	4613      	mov	r3, r2
 8002e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e74:	787b      	ldrb	r3, [r7, #1]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e7a:	887a      	ldrh	r2, [r7, #2]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e80:	e002      	b.n	8002e88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e82:	887a      	ldrh	r2, [r7, #2]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d141      	bne.n	8002f26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ea2:	4b4b      	ldr	r3, [pc, #300]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002eaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eae:	d131      	bne.n	8002f14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002eb0:	4b47      	ldr	r3, [pc, #284]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eb6:	4a46      	ldr	r2, [pc, #280]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ebc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ec0:	4b43      	ldr	r3, [pc, #268]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ec8:	4a41      	ldr	r2, [pc, #260]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ece:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002ed0:	4b40      	ldr	r3, [pc, #256]	@ (8002fd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2232      	movs	r2, #50	@ 0x32
 8002ed6:	fb02 f303 	mul.w	r3, r2, r3
 8002eda:	4a3f      	ldr	r2, [pc, #252]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002edc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee0:	0c9b      	lsrs	r3, r3, #18
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ee6:	e002      	b.n	8002eee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	3b01      	subs	r3, #1
 8002eec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eee:	4b38      	ldr	r3, [pc, #224]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002efa:	d102      	bne.n	8002f02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1f2      	bne.n	8002ee8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f02:	4b33      	ldr	r3, [pc, #204]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f0e:	d158      	bne.n	8002fc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e057      	b.n	8002fc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f14:	4b2e      	ldr	r3, [pc, #184]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f1a:	4a2d      	ldr	r2, [pc, #180]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f24:	e04d      	b.n	8002fc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f2c:	d141      	bne.n	8002fb2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f2e:	4b28      	ldr	r3, [pc, #160]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f3a:	d131      	bne.n	8002fa0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f3c:	4b24      	ldr	r3, [pc, #144]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f42:	4a23      	ldr	r2, [pc, #140]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f4c:	4b20      	ldr	r3, [pc, #128]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f54:	4a1e      	ldr	r2, [pc, #120]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fd4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2232      	movs	r2, #50	@ 0x32
 8002f62:	fb02 f303 	mul.w	r3, r2, r3
 8002f66:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f68:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6c:	0c9b      	lsrs	r3, r3, #18
 8002f6e:	3301      	adds	r3, #1
 8002f70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f72:	e002      	b.n	8002f7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f7a:	4b15      	ldr	r3, [pc, #84]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f86:	d102      	bne.n	8002f8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d1f2      	bne.n	8002f74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f8e:	4b10      	ldr	r3, [pc, #64]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f9a:	d112      	bne.n	8002fc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e011      	b.n	8002fc4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002fb0:	e007      	b.n	8002fc2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002fb2:	4b07      	ldr	r3, [pc, #28]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fba:	4a05      	ldr	r2, [pc, #20]	@ (8002fd0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fbc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fc0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	40007000 	.word	0x40007000
 8002fd4:	20000010 	.word	0x20000010
 8002fd8:	431bde83 	.word	0x431bde83

08002fdc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002fe0:	4b05      	ldr	r3, [pc, #20]	@ (8002ff8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	4a04      	ldr	r2, [pc, #16]	@ (8002ff8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002fe6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fea:	6093      	str	r3, [r2, #8]
}
 8002fec:	bf00      	nop
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40007000 	.word	0x40007000

08002ffc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b088      	sub	sp, #32
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d101      	bne.n	800300e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e2fe      	b.n	800360c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d075      	beq.n	8003106 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800301a:	4b97      	ldr	r3, [pc, #604]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 030c 	and.w	r3, r3, #12
 8003022:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003024:	4b94      	ldr	r3, [pc, #592]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f003 0303 	and.w	r3, r3, #3
 800302c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	2b0c      	cmp	r3, #12
 8003032:	d102      	bne.n	800303a <HAL_RCC_OscConfig+0x3e>
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	2b03      	cmp	r3, #3
 8003038:	d002      	beq.n	8003040 <HAL_RCC_OscConfig+0x44>
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	2b08      	cmp	r3, #8
 800303e:	d10b      	bne.n	8003058 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003040:	4b8d      	ldr	r3, [pc, #564]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d05b      	beq.n	8003104 <HAL_RCC_OscConfig+0x108>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d157      	bne.n	8003104 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e2d9      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003060:	d106      	bne.n	8003070 <HAL_RCC_OscConfig+0x74>
 8003062:	4b85      	ldr	r3, [pc, #532]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a84      	ldr	r2, [pc, #528]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003068:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	e01d      	b.n	80030ac <HAL_RCC_OscConfig+0xb0>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003078:	d10c      	bne.n	8003094 <HAL_RCC_OscConfig+0x98>
 800307a:	4b7f      	ldr	r3, [pc, #508]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a7e      	ldr	r2, [pc, #504]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003080:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	4b7c      	ldr	r3, [pc, #496]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a7b      	ldr	r2, [pc, #492]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800308c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	e00b      	b.n	80030ac <HAL_RCC_OscConfig+0xb0>
 8003094:	4b78      	ldr	r3, [pc, #480]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a77      	ldr	r2, [pc, #476]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800309a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800309e:	6013      	str	r3, [r2, #0]
 80030a0:	4b75      	ldr	r3, [pc, #468]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a74      	ldr	r2, [pc, #464]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80030a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d013      	beq.n	80030dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b4:	f7ff f906 	bl	80022c4 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030bc:	f7ff f902 	bl	80022c4 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b64      	cmp	r3, #100	@ 0x64
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e29e      	b.n	800360c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d0f0      	beq.n	80030bc <HAL_RCC_OscConfig+0xc0>
 80030da:	e014      	b.n	8003106 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030dc:	f7ff f8f2 	bl	80022c4 <HAL_GetTick>
 80030e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030e2:	e008      	b.n	80030f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030e4:	f7ff f8ee 	bl	80022c4 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b64      	cmp	r3, #100	@ 0x64
 80030f0:	d901      	bls.n	80030f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e28a      	b.n	800360c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030f6:	4b60      	ldr	r3, [pc, #384]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f0      	bne.n	80030e4 <HAL_RCC_OscConfig+0xe8>
 8003102:	e000      	b.n	8003106 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d075      	beq.n	80031fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003112:	4b59      	ldr	r3, [pc, #356]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 030c 	and.w	r3, r3, #12
 800311a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800311c:	4b56      	ldr	r3, [pc, #344]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	f003 0303 	and.w	r3, r3, #3
 8003124:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	2b0c      	cmp	r3, #12
 800312a:	d102      	bne.n	8003132 <HAL_RCC_OscConfig+0x136>
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	2b02      	cmp	r3, #2
 8003130:	d002      	beq.n	8003138 <HAL_RCC_OscConfig+0x13c>
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	2b04      	cmp	r3, #4
 8003136:	d11f      	bne.n	8003178 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003138:	4b4f      	ldr	r3, [pc, #316]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003140:	2b00      	cmp	r3, #0
 8003142:	d005      	beq.n	8003150 <HAL_RCC_OscConfig+0x154>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e25d      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003150:	4b49      	ldr	r3, [pc, #292]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	061b      	lsls	r3, r3, #24
 800315e:	4946      	ldr	r1, [pc, #280]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003160:	4313      	orrs	r3, r2
 8003162:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003164:	4b45      	ldr	r3, [pc, #276]	@ (800327c <HAL_RCC_OscConfig+0x280>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff f85f 	bl	800222c <HAL_InitTick>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d043      	beq.n	80031fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e249      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d023      	beq.n	80031c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003180:	4b3d      	ldr	r3, [pc, #244]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a3c      	ldr	r2, [pc, #240]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800318a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800318c:	f7ff f89a 	bl	80022c4 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003194:	f7ff f896 	bl	80022c4 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e232      	b.n	800360c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031a6:	4b34      	ldr	r3, [pc, #208]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0f0      	beq.n	8003194 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b2:	4b31      	ldr	r3, [pc, #196]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	061b      	lsls	r3, r3, #24
 80031c0:	492d      	ldr	r1, [pc, #180]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	604b      	str	r3, [r1, #4]
 80031c6:	e01a      	b.n	80031fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031c8:	4b2b      	ldr	r3, [pc, #172]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80031ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d4:	f7ff f876 	bl	80022c4 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031dc:	f7ff f872 	bl	80022c4 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e20e      	b.n	800360c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031ee:	4b22      	ldr	r3, [pc, #136]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f0      	bne.n	80031dc <HAL_RCC_OscConfig+0x1e0>
 80031fa:	e000      	b.n	80031fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0308 	and.w	r3, r3, #8
 8003206:	2b00      	cmp	r3, #0
 8003208:	d041      	beq.n	800328e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d01c      	beq.n	800324c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003212:	4b19      	ldr	r3, [pc, #100]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003214:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003218:	4a17      	ldr	r2, [pc, #92]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800321a:	f043 0301 	orr.w	r3, r3, #1
 800321e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003222:	f7ff f84f 	bl	80022c4 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800322a:	f7ff f84b 	bl	80022c4 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e1e7      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800323c:	4b0e      	ldr	r3, [pc, #56]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800323e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d0ef      	beq.n	800322a <HAL_RCC_OscConfig+0x22e>
 800324a:	e020      	b.n	800328e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800324c:	4b0a      	ldr	r3, [pc, #40]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 800324e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003252:	4a09      	ldr	r2, [pc, #36]	@ (8003278 <HAL_RCC_OscConfig+0x27c>)
 8003254:	f023 0301 	bic.w	r3, r3, #1
 8003258:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7ff f832 	bl	80022c4 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003262:	e00d      	b.n	8003280 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003264:	f7ff f82e 	bl	80022c4 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d906      	bls.n	8003280 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e1ca      	b.n	800360c <HAL_RCC_OscConfig+0x610>
 8003276:	bf00      	nop
 8003278:	40021000 	.word	0x40021000
 800327c:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003280:	4b8c      	ldr	r3, [pc, #560]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003282:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1ea      	bne.n	8003264 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0304 	and.w	r3, r3, #4
 8003296:	2b00      	cmp	r3, #0
 8003298:	f000 80a6 	beq.w	80033e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800329c:	2300      	movs	r3, #0
 800329e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032a0:	4b84      	ldr	r3, [pc, #528]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80032a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_RCC_OscConfig+0x2b4>
 80032ac:	2301      	movs	r3, #1
 80032ae:	e000      	b.n	80032b2 <HAL_RCC_OscConfig+0x2b6>
 80032b0:	2300      	movs	r3, #0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00d      	beq.n	80032d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032b6:	4b7f      	ldr	r3, [pc, #508]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80032b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ba:	4a7e      	ldr	r2, [pc, #504]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80032bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80032c2:	4b7c      	ldr	r3, [pc, #496]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80032c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80032ce:	2301      	movs	r3, #1
 80032d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032d2:	4b79      	ldr	r3, [pc, #484]	@ (80034b8 <HAL_RCC_OscConfig+0x4bc>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d118      	bne.n	8003310 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032de:	4b76      	ldr	r3, [pc, #472]	@ (80034b8 <HAL_RCC_OscConfig+0x4bc>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a75      	ldr	r2, [pc, #468]	@ (80034b8 <HAL_RCC_OscConfig+0x4bc>)
 80032e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ea:	f7fe ffeb 	bl	80022c4 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f2:	f7fe ffe7 	bl	80022c4 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e183      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003304:	4b6c      	ldr	r3, [pc, #432]	@ (80034b8 <HAL_RCC_OscConfig+0x4bc>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0f0      	beq.n	80032f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	2b01      	cmp	r3, #1
 8003316:	d108      	bne.n	800332a <HAL_RCC_OscConfig+0x32e>
 8003318:	4b66      	ldr	r3, [pc, #408]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800331a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331e:	4a65      	ldr	r2, [pc, #404]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003320:	f043 0301 	orr.w	r3, r3, #1
 8003324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003328:	e024      	b.n	8003374 <HAL_RCC_OscConfig+0x378>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2b05      	cmp	r3, #5
 8003330:	d110      	bne.n	8003354 <HAL_RCC_OscConfig+0x358>
 8003332:	4b60      	ldr	r3, [pc, #384]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003338:	4a5e      	ldr	r2, [pc, #376]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800333a:	f043 0304 	orr.w	r3, r3, #4
 800333e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003342:	4b5c      	ldr	r3, [pc, #368]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003348:	4a5a      	ldr	r2, [pc, #360]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003352:	e00f      	b.n	8003374 <HAL_RCC_OscConfig+0x378>
 8003354:	4b57      	ldr	r3, [pc, #348]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003356:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800335a:	4a56      	ldr	r2, [pc, #344]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800335c:	f023 0301 	bic.w	r3, r3, #1
 8003360:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003364:	4b53      	ldr	r3, [pc, #332]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800336a:	4a52      	ldr	r2, [pc, #328]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800336c:	f023 0304 	bic.w	r3, r3, #4
 8003370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d016      	beq.n	80033aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337c:	f7fe ffa2 	bl	80022c4 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003382:	e00a      	b.n	800339a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003384:	f7fe ff9e 	bl	80022c4 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003392:	4293      	cmp	r3, r2
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e138      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800339a:	4b46      	ldr	r3, [pc, #280]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800339c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d0ed      	beq.n	8003384 <HAL_RCC_OscConfig+0x388>
 80033a8:	e015      	b.n	80033d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033aa:	f7fe ff8b 	bl	80022c4 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033b0:	e00a      	b.n	80033c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b2:	f7fe ff87 	bl	80022c4 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e121      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033c8:	4b3a      	ldr	r3, [pc, #232]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80033ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1ed      	bne.n	80033b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033d6:	7ffb      	ldrb	r3, [r7, #31]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d105      	bne.n	80033e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033dc:	4b35      	ldr	r3, [pc, #212]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80033de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e0:	4a34      	ldr	r2, [pc, #208]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80033e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0320 	and.w	r3, r3, #32
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d03c      	beq.n	800346e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d01c      	beq.n	8003436 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033fc:	4b2d      	ldr	r3, [pc, #180]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 80033fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003402:	4a2c      	ldr	r2, [pc, #176]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003404:	f043 0301 	orr.w	r3, r3, #1
 8003408:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800340c:	f7fe ff5a 	bl	80022c4 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003414:	f7fe ff56 	bl	80022c4 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e0f2      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003426:	4b23      	ldr	r3, [pc, #140]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003428:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d0ef      	beq.n	8003414 <HAL_RCC_OscConfig+0x418>
 8003434:	e01b      	b.n	800346e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003436:	4b1f      	ldr	r3, [pc, #124]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003438:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800343c:	4a1d      	ldr	r2, [pc, #116]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800343e:	f023 0301 	bic.w	r3, r3, #1
 8003442:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003446:	f7fe ff3d 	bl	80022c4 <HAL_GetTick>
 800344a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800344c:	e008      	b.n	8003460 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800344e:	f7fe ff39 	bl	80022c4 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d901      	bls.n	8003460 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e0d5      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003460:	4b14      	ldr	r3, [pc, #80]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003462:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1ef      	bne.n	800344e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 80c9 	beq.w	800360a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003478:	4b0e      	ldr	r3, [pc, #56]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 030c 	and.w	r3, r3, #12
 8003480:	2b0c      	cmp	r3, #12
 8003482:	f000 8083 	beq.w	800358c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	69db      	ldr	r3, [r3, #28]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d15e      	bne.n	800354c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800348e:	4b09      	ldr	r3, [pc, #36]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a08      	ldr	r2, [pc, #32]	@ (80034b4 <HAL_RCC_OscConfig+0x4b8>)
 8003494:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800349a:	f7fe ff13 	bl	80022c4 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034a0:	e00c      	b.n	80034bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a2:	f7fe ff0f 	bl	80022c4 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d905      	bls.n	80034bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e0ab      	b.n	800360c <HAL_RCC_OscConfig+0x610>
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034bc:	4b55      	ldr	r3, [pc, #340]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d1ec      	bne.n	80034a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c8:	4b52      	ldr	r3, [pc, #328]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 80034ca:	68da      	ldr	r2, [r3, #12]
 80034cc:	4b52      	ldr	r3, [pc, #328]	@ (8003618 <HAL_RCC_OscConfig+0x61c>)
 80034ce:	4013      	ands	r3, r2
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6a11      	ldr	r1, [r2, #32]
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80034d8:	3a01      	subs	r2, #1
 80034da:	0112      	lsls	r2, r2, #4
 80034dc:	4311      	orrs	r1, r2
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80034e2:	0212      	lsls	r2, r2, #8
 80034e4:	4311      	orrs	r1, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80034ea:	0852      	lsrs	r2, r2, #1
 80034ec:	3a01      	subs	r2, #1
 80034ee:	0552      	lsls	r2, r2, #21
 80034f0:	4311      	orrs	r1, r2
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80034f6:	0852      	lsrs	r2, r2, #1
 80034f8:	3a01      	subs	r2, #1
 80034fa:	0652      	lsls	r2, r2, #25
 80034fc:	4311      	orrs	r1, r2
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003502:	06d2      	lsls	r2, r2, #27
 8003504:	430a      	orrs	r2, r1
 8003506:	4943      	ldr	r1, [pc, #268]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 8003508:	4313      	orrs	r3, r2
 800350a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800350c:	4b41      	ldr	r3, [pc, #260]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a40      	ldr	r2, [pc, #256]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 8003512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003516:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003518:	4b3e      	ldr	r3, [pc, #248]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	4a3d      	ldr	r2, [pc, #244]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 800351e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003522:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003524:	f7fe fece 	bl	80022c4 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800352c:	f7fe feca 	bl	80022c4 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e066      	b.n	800360c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800353e:	4b35      	ldr	r3, [pc, #212]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d0f0      	beq.n	800352c <HAL_RCC_OscConfig+0x530>
 800354a:	e05e      	b.n	800360a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354c:	4b31      	ldr	r3, [pc, #196]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a30      	ldr	r2, [pc, #192]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 8003552:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003556:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003558:	f7fe feb4 	bl	80022c4 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7fe feb0 	bl	80022c4 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e04c      	b.n	800360c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003572:	4b28      	ldr	r3, [pc, #160]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800357e:	4b25      	ldr	r3, [pc, #148]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 8003580:	68da      	ldr	r2, [r3, #12]
 8003582:	4924      	ldr	r1, [pc, #144]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 8003584:	4b25      	ldr	r3, [pc, #148]	@ (800361c <HAL_RCC_OscConfig+0x620>)
 8003586:	4013      	ands	r3, r2
 8003588:	60cb      	str	r3, [r1, #12]
 800358a:	e03e      	b.n	800360a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e039      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003598:	4b1e      	ldr	r3, [pc, #120]	@ (8003614 <HAL_RCC_OscConfig+0x618>)
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f003 0203 	and.w	r2, r3, #3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d12c      	bne.n	8003606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b6:	3b01      	subs	r3, #1
 80035b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d123      	bne.n	8003606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d11b      	bne.n	8003606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80035da:	429a      	cmp	r2, r3
 80035dc:	d113      	bne.n	8003606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e8:	085b      	lsrs	r3, r3, #1
 80035ea:	3b01      	subs	r3, #1
 80035ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d109      	bne.n	8003606 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fc:	085b      	lsrs	r3, r3, #1
 80035fe:	3b01      	subs	r3, #1
 8003600:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003602:	429a      	cmp	r2, r3
 8003604:	d001      	beq.n	800360a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3720      	adds	r7, #32
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40021000 	.word	0x40021000
 8003618:	019f800c 	.word	0x019f800c
 800361c:	feeefffc 	.word	0xfeeefffc

08003620 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800362a:	2300      	movs	r3, #0
 800362c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e11e      	b.n	8003876 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003638:	4b91      	ldr	r3, [pc, #580]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 030f 	and.w	r3, r3, #15
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d910      	bls.n	8003668 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003646:	4b8e      	ldr	r3, [pc, #568]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f023 020f 	bic.w	r2, r3, #15
 800364e:	498c      	ldr	r1, [pc, #560]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003656:	4b8a      	ldr	r3, [pc, #552]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 030f 	and.w	r3, r3, #15
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d001      	beq.n	8003668 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e106      	b.n	8003876 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b00      	cmp	r3, #0
 8003672:	d073      	beq.n	800375c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b03      	cmp	r3, #3
 800367a:	d129      	bne.n	80036d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800367c:	4b81      	ldr	r3, [pc, #516]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0f4      	b.n	8003876 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800368c:	f000 f99e 	bl	80039cc <RCC_GetSysClockFreqFromPLLSource>
 8003690:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	4a7c      	ldr	r2, [pc, #496]	@ (8003888 <HAL_RCC_ClockConfig+0x268>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d93f      	bls.n	800371a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800369a:	4b7a      	ldr	r3, [pc, #488]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d009      	beq.n	80036ba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d033      	beq.n	800371a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d12f      	bne.n	800371a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80036ba:	4b72      	ldr	r3, [pc, #456]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036c2:	4a70      	ldr	r2, [pc, #448]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 80036c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80036ca:	2380      	movs	r3, #128	@ 0x80
 80036cc:	617b      	str	r3, [r7, #20]
 80036ce:	e024      	b.n	800371a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d107      	bne.n	80036e8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d109      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0c6      	b.n	8003876 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036e8:	4b66      	ldr	r3, [pc, #408]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d101      	bne.n	80036f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e0be      	b.n	8003876 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80036f8:	f000 f8ce 	bl	8003898 <HAL_RCC_GetSysClockFreq>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	4a61      	ldr	r2, [pc, #388]	@ (8003888 <HAL_RCC_ClockConfig+0x268>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d909      	bls.n	800371a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003706:	4b5f      	ldr	r3, [pc, #380]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800370e:	4a5d      	ldr	r2, [pc, #372]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003714:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003716:	2380      	movs	r3, #128	@ 0x80
 8003718:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800371a:	4b5a      	ldr	r3, [pc, #360]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f023 0203 	bic.w	r2, r3, #3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	4957      	ldr	r1, [pc, #348]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003728:	4313      	orrs	r3, r2
 800372a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800372c:	f7fe fdca 	bl	80022c4 <HAL_GetTick>
 8003730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003732:	e00a      	b.n	800374a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003734:	f7fe fdc6 	bl	80022c4 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003742:	4293      	cmp	r3, r2
 8003744:	d901      	bls.n	800374a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e095      	b.n	8003876 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374a:	4b4e      	ldr	r3, [pc, #312]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 020c 	and.w	r2, r3, #12
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	429a      	cmp	r2, r3
 800375a:	d1eb      	bne.n	8003734 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d023      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0304 	and.w	r3, r3, #4
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003774:	4b43      	ldr	r3, [pc, #268]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	4a42      	ldr	r2, [pc, #264]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800377a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800377e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0308 	and.w	r3, r3, #8
 8003788:	2b00      	cmp	r3, #0
 800378a:	d007      	beq.n	800379c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800378c:	4b3d      	ldr	r3, [pc, #244]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003794:	4a3b      	ldr	r2, [pc, #236]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003796:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800379a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800379c:	4b39      	ldr	r3, [pc, #228]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	4936      	ldr	r1, [pc, #216]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	608b      	str	r3, [r1, #8]
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	2b80      	cmp	r3, #128	@ 0x80
 80037b4:	d105      	bne.n	80037c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80037b6:	4b33      	ldr	r3, [pc, #204]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	4a32      	ldr	r2, [pc, #200]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 80037bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d21d      	bcs.n	800380c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d0:	4b2b      	ldr	r3, [pc, #172]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f023 020f 	bic.w	r2, r3, #15
 80037d8:	4929      	ldr	r1, [pc, #164]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	4313      	orrs	r3, r2
 80037de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80037e0:	f7fe fd70 	bl	80022c4 <HAL_GetTick>
 80037e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e6:	e00a      	b.n	80037fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e8:	f7fe fd6c 	bl	80022c4 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e03b      	b.n	8003876 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037fe:	4b20      	ldr	r3, [pc, #128]	@ (8003880 <HAL_RCC_ClockConfig+0x260>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 030f 	and.w	r3, r3, #15
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	429a      	cmp	r2, r3
 800380a:	d1ed      	bne.n	80037e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0304 	and.w	r3, r3, #4
 8003814:	2b00      	cmp	r3, #0
 8003816:	d008      	beq.n	800382a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003818:	4b1a      	ldr	r3, [pc, #104]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	4917      	ldr	r1, [pc, #92]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003826:	4313      	orrs	r3, r2
 8003828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d009      	beq.n	800384a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003836:	4b13      	ldr	r3, [pc, #76]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	00db      	lsls	r3, r3, #3
 8003844:	490f      	ldr	r1, [pc, #60]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003846:	4313      	orrs	r3, r2
 8003848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800384a:	f000 f825 	bl	8003898 <HAL_RCC_GetSysClockFreq>
 800384e:	4602      	mov	r2, r0
 8003850:	4b0c      	ldr	r3, [pc, #48]	@ (8003884 <HAL_RCC_ClockConfig+0x264>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	091b      	lsrs	r3, r3, #4
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	490c      	ldr	r1, [pc, #48]	@ (800388c <HAL_RCC_ClockConfig+0x26c>)
 800385c:	5ccb      	ldrb	r3, [r1, r3]
 800385e:	f003 031f 	and.w	r3, r3, #31
 8003862:	fa22 f303 	lsr.w	r3, r2, r3
 8003866:	4a0a      	ldr	r2, [pc, #40]	@ (8003890 <HAL_RCC_ClockConfig+0x270>)
 8003868:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800386a:	4b0a      	ldr	r3, [pc, #40]	@ (8003894 <HAL_RCC_ClockConfig+0x274>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4618      	mov	r0, r3
 8003870:	f7fe fcdc 	bl	800222c <HAL_InitTick>
 8003874:	4603      	mov	r3, r0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40022000 	.word	0x40022000
 8003884:	40021000 	.word	0x40021000
 8003888:	04c4b400 	.word	0x04c4b400
 800388c:	08008aa0 	.word	0x08008aa0
 8003890:	20000010 	.word	0x20000010
 8003894:	20000014 	.word	0x20000014

08003898 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003898:	b480      	push	{r7}
 800389a:	b087      	sub	sp, #28
 800389c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800389e:	4b2c      	ldr	r3, [pc, #176]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 030c 	and.w	r3, r3, #12
 80038a6:	2b04      	cmp	r3, #4
 80038a8:	d102      	bne.n	80038b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80038aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003954 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	e047      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80038b0:	4b27      	ldr	r3, [pc, #156]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f003 030c 	and.w	r3, r3, #12
 80038b8:	2b08      	cmp	r3, #8
 80038ba:	d102      	bne.n	80038c2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80038bc:	4b26      	ldr	r3, [pc, #152]	@ (8003958 <HAL_RCC_GetSysClockFreq+0xc0>)
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	e03e      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80038c2:	4b23      	ldr	r3, [pc, #140]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 030c 	and.w	r3, r3, #12
 80038ca:	2b0c      	cmp	r3, #12
 80038cc:	d136      	bne.n	800393c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038ce:	4b20      	ldr	r3, [pc, #128]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	f003 0303 	and.w	r3, r3, #3
 80038d6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	091b      	lsrs	r3, r3, #4
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	3301      	adds	r3, #1
 80038e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d10c      	bne.n	8003906 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038ec:	4a1a      	ldr	r2, [pc, #104]	@ (8003958 <HAL_RCC_GetSysClockFreq+0xc0>)
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f4:	4a16      	ldr	r2, [pc, #88]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038f6:	68d2      	ldr	r2, [r2, #12]
 80038f8:	0a12      	lsrs	r2, r2, #8
 80038fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038fe:	fb02 f303 	mul.w	r3, r2, r3
 8003902:	617b      	str	r3, [r7, #20]
      break;
 8003904:	e00c      	b.n	8003920 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003906:	4a13      	ldr	r2, [pc, #76]	@ (8003954 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	fbb2 f3f3 	udiv	r3, r2, r3
 800390e:	4a10      	ldr	r2, [pc, #64]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003910:	68d2      	ldr	r2, [r2, #12]
 8003912:	0a12      	lsrs	r2, r2, #8
 8003914:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003918:	fb02 f303 	mul.w	r3, r2, r3
 800391c:	617b      	str	r3, [r7, #20]
      break;
 800391e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003920:	4b0b      	ldr	r3, [pc, #44]	@ (8003950 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	0e5b      	lsrs	r3, r3, #25
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	3301      	adds	r3, #1
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003930:	697a      	ldr	r2, [r7, #20]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	fbb2 f3f3 	udiv	r3, r2, r3
 8003938:	613b      	str	r3, [r7, #16]
 800393a:	e001      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003940:	693b      	ldr	r3, [r7, #16]
}
 8003942:	4618      	mov	r0, r3
 8003944:	371c      	adds	r7, #28
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40021000 	.word	0x40021000
 8003954:	00f42400 	.word	0x00f42400
 8003958:	007a1200 	.word	0x007a1200

0800395c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003960:	4b03      	ldr	r3, [pc, #12]	@ (8003970 <HAL_RCC_GetHCLKFreq+0x14>)
 8003962:	681b      	ldr	r3, [r3, #0]
}
 8003964:	4618      	mov	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	20000010 	.word	0x20000010

08003974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003978:	f7ff fff0 	bl	800395c <HAL_RCC_GetHCLKFreq>
 800397c:	4602      	mov	r2, r0
 800397e:	4b06      	ldr	r3, [pc, #24]	@ (8003998 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	0a1b      	lsrs	r3, r3, #8
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	4904      	ldr	r1, [pc, #16]	@ (800399c <HAL_RCC_GetPCLK1Freq+0x28>)
 800398a:	5ccb      	ldrb	r3, [r1, r3]
 800398c:	f003 031f 	and.w	r3, r3, #31
 8003990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003994:	4618      	mov	r0, r3
 8003996:	bd80      	pop	{r7, pc}
 8003998:	40021000 	.word	0x40021000
 800399c:	08008ab0 	.word	0x08008ab0

080039a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80039a4:	f7ff ffda 	bl	800395c <HAL_RCC_GetHCLKFreq>
 80039a8:	4602      	mov	r2, r0
 80039aa:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	0adb      	lsrs	r3, r3, #11
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	4904      	ldr	r1, [pc, #16]	@ (80039c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80039b6:	5ccb      	ldrb	r3, [r1, r3]
 80039b8:	f003 031f 	and.w	r3, r3, #31
 80039bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40021000 	.word	0x40021000
 80039c8:	08008ab0 	.word	0x08008ab0

080039cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b087      	sub	sp, #28
 80039d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80039d2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f003 0303 	and.w	r3, r3, #3
 80039da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039dc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	091b      	lsrs	r3, r3, #4
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	3301      	adds	r3, #1
 80039e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	2b03      	cmp	r3, #3
 80039ee:	d10c      	bne.n	8003a0a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039f0:	4a17      	ldr	r2, [pc, #92]	@ (8003a50 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f8:	4a14      	ldr	r2, [pc, #80]	@ (8003a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039fa:	68d2      	ldr	r2, [r2, #12]
 80039fc:	0a12      	lsrs	r2, r2, #8
 80039fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a02:	fb02 f303 	mul.w	r3, r2, r3
 8003a06:	617b      	str	r3, [r7, #20]
    break;
 8003a08:	e00c      	b.n	8003a24 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003a0a:	4a12      	ldr	r2, [pc, #72]	@ (8003a54 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a12:	4a0e      	ldr	r2, [pc, #56]	@ (8003a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a14:	68d2      	ldr	r2, [r2, #12]
 8003a16:	0a12      	lsrs	r2, r2, #8
 8003a18:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003a1c:	fb02 f303 	mul.w	r3, r2, r3
 8003a20:	617b      	str	r3, [r7, #20]
    break;
 8003a22:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a24:	4b09      	ldr	r3, [pc, #36]	@ (8003a4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	0e5b      	lsrs	r3, r3, #25
 8003a2a:	f003 0303 	and.w	r3, r3, #3
 8003a2e:	3301      	adds	r3, #1
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003a3e:	687b      	ldr	r3, [r7, #4]
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	371c      	adds	r7, #28
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	40021000 	.word	0x40021000
 8003a50:	007a1200 	.word	0x007a1200
 8003a54:	00f42400 	.word	0x00f42400

08003a58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a60:	2300      	movs	r3, #0
 8003a62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a64:	2300      	movs	r3, #0
 8003a66:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f000 8098 	beq.w	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a76:	2300      	movs	r3, #0
 8003a78:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a7a:	4b43      	ldr	r3, [pc, #268]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d10d      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a86:	4b40      	ldr	r3, [pc, #256]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a90:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a92:	4b3d      	ldr	r3, [pc, #244]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a9a:	60bb      	str	r3, [r7, #8]
 8003a9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aa2:	4b3a      	ldr	r3, [pc, #232]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a39      	ldr	r2, [pc, #228]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003aae:	f7fe fc09 	bl	80022c4 <HAL_GetTick>
 8003ab2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ab4:	e009      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab6:	f7fe fc05 	bl	80022c4 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d902      	bls.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	74fb      	strb	r3, [r7, #19]
        break;
 8003ac8:	e005      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003aca:	4b30      	ldr	r3, [pc, #192]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0ef      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003ad6:	7cfb      	ldrb	r3, [r7, #19]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d159      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003adc:	4b2a      	ldr	r3, [pc, #168]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d01e      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d019      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003af8:	4b23      	ldr	r3, [pc, #140]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b04:	4b20      	ldr	r3, [pc, #128]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0a:	4a1f      	ldr	r2, [pc, #124]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b14:	4b1c      	ldr	r3, [pc, #112]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b24:	4a18      	ldr	r2, [pc, #96]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d016      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b36:	f7fe fbc5 	bl	80022c4 <HAL_GetTick>
 8003b3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b3c:	e00b      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b3e:	f7fe fbc1 	bl	80022c4 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d902      	bls.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	74fb      	strb	r3, [r7, #19]
            break;
 8003b54:	e006      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b56:	4b0c      	ldr	r3, [pc, #48]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0ec      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003b64:	7cfb      	ldrb	r3, [r7, #19]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10b      	bne.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b6a:	4b07      	ldr	r3, [pc, #28]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b78:	4903      	ldr	r1, [pc, #12]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003b80:	e008      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b82:	7cfb      	ldrb	r3, [r7, #19]
 8003b84:	74bb      	strb	r3, [r7, #18]
 8003b86:	e005      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b90:	7cfb      	ldrb	r3, [r7, #19]
 8003b92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b94:	7c7b      	ldrb	r3, [r7, #17]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d105      	bne.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9a:	4ba7      	ldr	r3, [pc, #668]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9e:	4aa6      	ldr	r2, [pc, #664]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ba0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ba4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bb2:	4ba1      	ldr	r3, [pc, #644]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb8:	f023 0203 	bic.w	r2, r3, #3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	499d      	ldr	r1, [pc, #628]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bd4:	4b98      	ldr	r3, [pc, #608]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bda:	f023 020c 	bic.w	r2, r3, #12
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	4995      	ldr	r1, [pc, #596]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003bf6:	4b90      	ldr	r3, [pc, #576]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	498c      	ldr	r1, [pc, #560]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c18:	4b87      	ldr	r3, [pc, #540]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	4984      	ldr	r1, [pc, #528]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0310 	and.w	r3, r3, #16
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c40:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	497b      	ldr	r1, [pc, #492]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0320 	and.w	r3, r3, #32
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c5c:	4b76      	ldr	r3, [pc, #472]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c62:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	4973      	ldr	r1, [pc, #460]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c7e:	4b6e      	ldr	r3, [pc, #440]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c84:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	69db      	ldr	r3, [r3, #28]
 8003c8c:	496a      	ldr	r1, [pc, #424]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ca0:	4b65      	ldr	r3, [pc, #404]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	4962      	ldr	r1, [pc, #392]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cc2:	4b5d      	ldr	r3, [pc, #372]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd0:	4959      	ldr	r1, [pc, #356]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ce4:	4b54      	ldr	r3, [pc, #336]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ce6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cea:	f023 0203 	bic.w	r2, r3, #3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf2:	4951      	ldr	r1, [pc, #324]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00a      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d06:	4b4c      	ldr	r3, [pc, #304]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d14:	4948      	ldr	r1, [pc, #288]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d015      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d28:	4b43      	ldr	r3, [pc, #268]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d36:	4940      	ldr	r1, [pc, #256]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d46:	d105      	bne.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d48:	4b3b      	ldr	r3, [pc, #236]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	4a3a      	ldr	r2, [pc, #232]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d52:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d015      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d60:	4b35      	ldr	r3, [pc, #212]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d66:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d6e:	4932      	ldr	r1, [pc, #200]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d7e:	d105      	bne.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d80:	4b2d      	ldr	r3, [pc, #180]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	4a2c      	ldr	r2, [pc, #176]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d8a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d015      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003d98:	4b27      	ldr	r3, [pc, #156]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d9e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da6:	4924      	ldr	r1, [pc, #144]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003db6:	d105      	bne.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003db8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dc2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d015      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003dd0:	4b19      	ldr	r3, [pc, #100]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dde:	4916      	ldr	r1, [pc, #88]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dee:	d105      	bne.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003df0:	4b11      	ldr	r3, [pc, #68]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	4a10      	ldr	r2, [pc, #64]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003df6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dfa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d019      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e08:	4b0b      	ldr	r3, [pc, #44]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e16:	4908      	ldr	r1, [pc, #32]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e26:	d109      	bne.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e28:	4b03      	ldr	r3, [pc, #12]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	4a02      	ldr	r2, [pc, #8]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003e2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e32:	60d3      	str	r3, [r2, #12]
 8003e34:	e002      	b.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003e36:	bf00      	nop
 8003e38:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d015      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003e48:	4b29      	ldr	r3, [pc, #164]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e56:	4926      	ldr	r1, [pc, #152]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e66:	d105      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003e68:	4b21      	ldr	r3, [pc, #132]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	4a20      	ldr	r2, [pc, #128]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e72:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d015      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003e80:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e86:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8e:	4918      	ldr	r1, [pc, #96]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e9e:	d105      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ea0:	4b13      	ldr	r3, [pc, #76]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	4a12      	ldr	r2, [pc, #72]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ea6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eaa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d015      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003eba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ebe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ec6:	490a      	ldr	r1, [pc, #40]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ed6:	d105      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ed8:	4b05      	ldr	r3, [pc, #20]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	4a04      	ldr	r2, [pc, #16]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ede:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ee2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003ee4:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3718      	adds	r7, #24
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40021000 	.word	0x40021000

08003ef4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e042      	b.n	8003f8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d106      	bne.n	8003f1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f7fd ff9b 	bl	8001e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2224      	movs	r2, #36	@ 0x24
 8003f22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0201 	bic.w	r2, r2, #1
 8003f34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d002      	beq.n	8003f44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 ff1c 	bl	8004d7c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fc1d 	bl	8004784 <UART_SetConfig>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d101      	bne.n	8003f54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e01b      	b.n	8003f8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	689a      	ldr	r2, [r3, #8]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0201 	orr.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 ff9b 	bl	8004ec0 <UART_CheckIdleState>
 8003f8a:	4603      	mov	r3, r0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b08a      	sub	sp, #40	@ 0x28
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	603b      	str	r3, [r7, #0]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	d17b      	bne.n	80040a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <HAL_UART_Transmit+0x26>
 8003fb4:	88fb      	ldrh	r3, [r7, #6]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e074      	b.n	80040a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2221      	movs	r2, #33	@ 0x21
 8003fca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fce:	f7fe f979 	bl	80022c4 <HAL_GetTick>
 8003fd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	88fa      	ldrh	r2, [r7, #6]
 8003fd8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	88fa      	ldrh	r2, [r7, #6]
 8003fe0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fec:	d108      	bne.n	8004000 <HAL_UART_Transmit+0x6c>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d104      	bne.n	8004000 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	61bb      	str	r3, [r7, #24]
 8003ffe:	e003      	b.n	8004008 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004004:	2300      	movs	r3, #0
 8004006:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004008:	e030      	b.n	800406c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	2200      	movs	r2, #0
 8004012:	2180      	movs	r1, #128	@ 0x80
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 fffd 	bl	8005014 <UART_WaitOnFlagUntilTimeout>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d005      	beq.n	800402c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2220      	movs	r2, #32
 8004024:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e03d      	b.n	80040a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10b      	bne.n	800404a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	881b      	ldrh	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004040:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	3302      	adds	r3, #2
 8004046:	61bb      	str	r3, [r7, #24]
 8004048:	e007      	b.n	800405a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	781a      	ldrb	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	3301      	adds	r3, #1
 8004058:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004060:	b29b      	uxth	r3, r3
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004072:	b29b      	uxth	r3, r3
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1c8      	bne.n	800400a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2200      	movs	r2, #0
 8004080:	2140      	movs	r1, #64	@ 0x40
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 ffc6 	bl	8005014 <UART_WaitOnFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d005      	beq.n	800409a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2220      	movs	r2, #32
 8004092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e006      	b.n	80040a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2220      	movs	r2, #32
 800409e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	e000      	b.n	80040a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80040a6:	2302      	movs	r3, #2
  }
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3720      	adds	r7, #32
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b0ba      	sub	sp, #232	@ 0xe8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80040d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80040da:	f640 030f 	movw	r3, #2063	@ 0x80f
 80040de:	4013      	ands	r3, r2
 80040e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80040e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d11b      	bne.n	8004124 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80040ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d015      	beq.n	8004124 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80040f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040fc:	f003 0320 	and.w	r3, r3, #32
 8004100:	2b00      	cmp	r3, #0
 8004102:	d105      	bne.n	8004110 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d009      	beq.n	8004124 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 8300 	beq.w	800471a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	4798      	blx	r3
      }
      return;
 8004122:	e2fa      	b.n	800471a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004124:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8123 	beq.w	8004374 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800412e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004132:	4b8d      	ldr	r3, [pc, #564]	@ (8004368 <HAL_UART_IRQHandler+0x2b8>)
 8004134:	4013      	ands	r3, r2
 8004136:	2b00      	cmp	r3, #0
 8004138:	d106      	bne.n	8004148 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800413a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800413e:	4b8b      	ldr	r3, [pc, #556]	@ (800436c <HAL_UART_IRQHandler+0x2bc>)
 8004140:	4013      	ands	r3, r2
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 8116 	beq.w	8004374 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d011      	beq.n	8004178 <HAL_UART_IRQHandler+0xc8>
 8004154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00b      	beq.n	8004178 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2201      	movs	r2, #1
 8004166:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800416e:	f043 0201 	orr.w	r2, r3, #1
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d011      	beq.n	80041a8 <HAL_UART_IRQHandler+0xf8>
 8004184:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00b      	beq.n	80041a8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2202      	movs	r2, #2
 8004196:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419e:	f043 0204 	orr.w	r2, r3, #4
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ac:	f003 0304 	and.w	r3, r3, #4
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d011      	beq.n	80041d8 <HAL_UART_IRQHandler+0x128>
 80041b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b8:	f003 0301 	and.w	r3, r3, #1
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00b      	beq.n	80041d8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2204      	movs	r2, #4
 80041c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ce:	f043 0202 	orr.w	r2, r3, #2
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80041d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041dc:	f003 0308 	and.w	r3, r3, #8
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d017      	beq.n	8004214 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80041e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80041f0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80041f4:	4b5c      	ldr	r3, [pc, #368]	@ (8004368 <HAL_UART_IRQHandler+0x2b8>)
 80041f6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00b      	beq.n	8004214 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2208      	movs	r2, #8
 8004202:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800420a:	f043 0208 	orr.w	r2, r3, #8
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004218:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800421c:	2b00      	cmp	r3, #0
 800421e:	d012      	beq.n	8004246 <HAL_UART_IRQHandler+0x196>
 8004220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004224:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00c      	beq.n	8004246 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004234:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800423c:	f043 0220 	orr.w	r2, r3, #32
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 8266 	beq.w	800471e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004256:	f003 0320 	and.w	r3, r3, #32
 800425a:	2b00      	cmp	r3, #0
 800425c:	d013      	beq.n	8004286 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800425e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004262:	f003 0320 	and.w	r3, r3, #32
 8004266:	2b00      	cmp	r3, #0
 8004268:	d105      	bne.n	8004276 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800426a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800426e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d007      	beq.n	8004286 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800428c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800429a:	2b40      	cmp	r3, #64	@ 0x40
 800429c:	d005      	beq.n	80042aa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800429e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d054      	beq.n	8004354 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f001 f807 	bl	80052be <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ba:	2b40      	cmp	r3, #64	@ 0x40
 80042bc:	d146      	bne.n	800434c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	3308      	adds	r3, #8
 80042c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042cc:	e853 3f00 	ldrex	r3, [r3]
 80042d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	3308      	adds	r3, #8
 80042e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80042ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80042ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80042f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80042fa:	e841 2300 	strex	r3, r2, [r1]
 80042fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004302:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d1d9      	bne.n	80042be <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004310:	2b00      	cmp	r3, #0
 8004312:	d017      	beq.n	8004344 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800431a:	4a15      	ldr	r2, [pc, #84]	@ (8004370 <HAL_UART_IRQHandler+0x2c0>)
 800431c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004324:	4618      	mov	r0, r3
 8004326:	f7fe fa65 	bl	80027f4 <HAL_DMA_Abort_IT>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d019      	beq.n	8004364 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800433e:	4610      	mov	r0, r2
 8004340:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004342:	e00f      	b.n	8004364 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 fa13 	bl	8004770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800434a:	e00b      	b.n	8004364 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f000 fa0f 	bl	8004770 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004352:	e007      	b.n	8004364 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 fa0b 	bl	8004770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004362:	e1dc      	b.n	800471e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004364:	bf00      	nop
    return;
 8004366:	e1da      	b.n	800471e <HAL_UART_IRQHandler+0x66e>
 8004368:	10000001 	.word	0x10000001
 800436c:	04000120 	.word	0x04000120
 8004370:	08005575 	.word	0x08005575

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004378:	2b01      	cmp	r3, #1
 800437a:	f040 8170 	bne.w	800465e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800437e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004382:	f003 0310 	and.w	r3, r3, #16
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 8169 	beq.w	800465e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800438c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b00      	cmp	r3, #0
 8004396:	f000 8162 	beq.w	800465e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2210      	movs	r2, #16
 80043a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ac:	2b40      	cmp	r3, #64	@ 0x40
 80043ae:	f040 80d8 	bne.w	8004562 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	f000 80af 	beq.w	8004528 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80043d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043d4:	429a      	cmp	r2, r3
 80043d6:	f080 80a7 	bcs.w	8004528 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0320 	and.w	r3, r3, #32
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	f040 8087 	bne.w	8004506 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004400:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004404:	e853 3f00 	ldrex	r3, [r3]
 8004408:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800440c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004410:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004414:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	461a      	mov	r2, r3
 800441e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004422:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004426:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800442e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004432:	e841 2300 	strex	r3, r2, [r1]
 8004436:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800443a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800443e:	2b00      	cmp	r3, #0
 8004440:	d1da      	bne.n	80043f8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	3308      	adds	r3, #8
 8004448:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800444c:	e853 3f00 	ldrex	r3, [r3]
 8004450:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004452:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004454:	f023 0301 	bic.w	r3, r3, #1
 8004458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	3308      	adds	r3, #8
 8004462:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004466:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800446a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800446e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004472:	e841 2300 	strex	r3, r2, [r1]
 8004476:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004478:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1e1      	bne.n	8004442 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3308      	adds	r3, #8
 8004484:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004488:	e853 3f00 	ldrex	r3, [r3]
 800448c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800448e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004490:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004494:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	3308      	adds	r3, #8
 800449e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044a2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044aa:	e841 2300 	strex	r3, r2, [r1]
 80044ae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1e3      	bne.n	800447e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2220      	movs	r2, #32
 80044ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044cc:	e853 3f00 	ldrex	r3, [r3]
 80044d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044d4:	f023 0310 	bic.w	r3, r3, #16
 80044d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	461a      	mov	r2, r3
 80044e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80044e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80044e8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044ee:	e841 2300 	strex	r3, r2, [r1]
 80044f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1e4      	bne.n	80044c4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004500:	4618      	mov	r0, r3
 8004502:	f7fe f91e 	bl	8002742 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2202      	movs	r2, #2
 800450a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004518:	b29b      	uxth	r3, r3
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	b29b      	uxth	r3, r3
 800451e:	4619      	mov	r1, r3
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7fd f8a5 	bl	8001670 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004526:	e0fc      	b.n	8004722 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800452e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004532:	429a      	cmp	r2, r3
 8004534:	f040 80f5 	bne.w	8004722 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0320 	and.w	r3, r3, #32
 8004546:	2b20      	cmp	r3, #32
 8004548:	f040 80eb 	bne.w	8004722 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2202      	movs	r2, #2
 8004550:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004558:	4619      	mov	r1, r3
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f7fd f888 	bl	8001670 <HAL_UARTEx_RxEventCallback>
      return;
 8004560:	e0df      	b.n	8004722 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800456e:	b29b      	uxth	r3, r3
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 80d1 	beq.w	8004726 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004584:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004588:	2b00      	cmp	r3, #0
 800458a:	f000 80cc 	beq.w	8004726 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004596:	e853 3f00 	ldrex	r3, [r3]
 800459a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800459c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800459e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	461a      	mov	r2, r3
 80045ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80045b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80045b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045b8:	e841 2300 	strex	r3, r2, [r1]
 80045bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1e4      	bne.n	800458e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	3308      	adds	r3, #8
 80045ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ce:	e853 3f00 	ldrex	r3, [r3]
 80045d2:	623b      	str	r3, [r7, #32]
   return(result);
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045da:	f023 0301 	bic.w	r3, r3, #1
 80045de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	3308      	adds	r3, #8
 80045e8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045ec:	633a      	str	r2, [r7, #48]	@ 0x30
 80045ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045f4:	e841 2300 	strex	r3, r2, [r1]
 80045f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d1e1      	bne.n	80045c4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	e853 3f00 	ldrex	r3, [r3]
 8004620:	60fb      	str	r3, [r7, #12]
   return(result);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f023 0310 	bic.w	r3, r3, #16
 8004628:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	461a      	mov	r2, r3
 8004632:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004636:	61fb      	str	r3, [r7, #28]
 8004638:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463a:	69b9      	ldr	r1, [r7, #24]
 800463c:	69fa      	ldr	r2, [r7, #28]
 800463e:	e841 2300 	strex	r3, r2, [r1]
 8004642:	617b      	str	r3, [r7, #20]
   return(result);
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1e4      	bne.n	8004614 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2202      	movs	r2, #2
 800464e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004650:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004654:	4619      	mov	r1, r3
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7fd f80a 	bl	8001670 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800465c:	e063      	b.n	8004726 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800465e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004662:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00e      	beq.n	8004688 <HAL_UART_IRQHandler+0x5d8>
 800466a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800466e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d008      	beq.n	8004688 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800467e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f000 ffb4 	bl	80055ee <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004686:	e051      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800468c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004690:	2b00      	cmp	r3, #0
 8004692:	d014      	beq.n	80046be <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800469c:	2b00      	cmp	r3, #0
 800469e:	d105      	bne.n	80046ac <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80046a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d008      	beq.n	80046be <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d03a      	beq.n	800472a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	4798      	blx	r3
    }
    return;
 80046bc:	e035      	b.n	800472a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d009      	beq.n	80046de <HAL_UART_IRQHandler+0x62e>
 80046ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 ff5e 	bl	8005598 <UART_EndTransmit_IT>
    return;
 80046dc:	e026      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80046de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d009      	beq.n	80046fe <HAL_UART_IRQHandler+0x64e>
 80046ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ee:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 ff8d 	bl	8005616 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046fc:	e016      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80046fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004702:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d010      	beq.n	800472c <HAL_UART_IRQHandler+0x67c>
 800470a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800470e:	2b00      	cmp	r3, #0
 8004710:	da0c      	bge.n	800472c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 ff75 	bl	8005602 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004718:	e008      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
      return;
 800471a:	bf00      	nop
 800471c:	e006      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
    return;
 800471e:	bf00      	nop
 8004720:	e004      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
      return;
 8004722:	bf00      	nop
 8004724:	e002      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
      return;
 8004726:	bf00      	nop
 8004728:	e000      	b.n	800472c <HAL_UART_IRQHandler+0x67c>
    return;
 800472a:	bf00      	nop
  }
}
 800472c:	37e8      	adds	r7, #232	@ 0xe8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop

08004734 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004764:	bf00      	nop
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004778:	bf00      	nop
 800477a:	370c      	adds	r7, #12
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004788:	b08c      	sub	sp, #48	@ 0x30
 800478a:	af00      	add	r7, sp, #0
 800478c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800478e:	2300      	movs	r3, #0
 8004790:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	431a      	orrs	r2, r3
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	431a      	orrs	r2, r3
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4baa      	ldr	r3, [pc, #680]	@ (8004a5c <UART_SetConfig+0x2d8>)
 80047b4:	4013      	ands	r3, r2
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	6812      	ldr	r2, [r2, #0]
 80047ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047bc:	430b      	orrs	r3, r1
 80047be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a9f      	ldr	r2, [pc, #636]	@ (8004a60 <UART_SetConfig+0x2dc>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d004      	beq.n	80047f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047ec:	4313      	orrs	r3, r2
 80047ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80047fa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80047fe:	697a      	ldr	r2, [r7, #20]
 8004800:	6812      	ldr	r2, [r2, #0]
 8004802:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004804:	430b      	orrs	r3, r1
 8004806:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800480e:	f023 010f 	bic.w	r1, r3, #15
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	430a      	orrs	r2, r1
 800481c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a90      	ldr	r2, [pc, #576]	@ (8004a64 <UART_SetConfig+0x2e0>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d125      	bne.n	8004874 <UART_SetConfig+0xf0>
 8004828:	4b8f      	ldr	r3, [pc, #572]	@ (8004a68 <UART_SetConfig+0x2e4>)
 800482a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2b03      	cmp	r3, #3
 8004834:	d81a      	bhi.n	800486c <UART_SetConfig+0xe8>
 8004836:	a201      	add	r2, pc, #4	@ (adr r2, 800483c <UART_SetConfig+0xb8>)
 8004838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483c:	0800484d 	.word	0x0800484d
 8004840:	0800485d 	.word	0x0800485d
 8004844:	08004855 	.word	0x08004855
 8004848:	08004865 	.word	0x08004865
 800484c:	2301      	movs	r3, #1
 800484e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004852:	e116      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004854:	2302      	movs	r3, #2
 8004856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800485a:	e112      	b.n	8004a82 <UART_SetConfig+0x2fe>
 800485c:	2304      	movs	r3, #4
 800485e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004862:	e10e      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004864:	2308      	movs	r3, #8
 8004866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800486a:	e10a      	b.n	8004a82 <UART_SetConfig+0x2fe>
 800486c:	2310      	movs	r3, #16
 800486e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004872:	e106      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a7c      	ldr	r2, [pc, #496]	@ (8004a6c <UART_SetConfig+0x2e8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d138      	bne.n	80048f0 <UART_SetConfig+0x16c>
 800487e:	4b7a      	ldr	r3, [pc, #488]	@ (8004a68 <UART_SetConfig+0x2e4>)
 8004880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004884:	f003 030c 	and.w	r3, r3, #12
 8004888:	2b0c      	cmp	r3, #12
 800488a:	d82d      	bhi.n	80048e8 <UART_SetConfig+0x164>
 800488c:	a201      	add	r2, pc, #4	@ (adr r2, 8004894 <UART_SetConfig+0x110>)
 800488e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004892:	bf00      	nop
 8004894:	080048c9 	.word	0x080048c9
 8004898:	080048e9 	.word	0x080048e9
 800489c:	080048e9 	.word	0x080048e9
 80048a0:	080048e9 	.word	0x080048e9
 80048a4:	080048d9 	.word	0x080048d9
 80048a8:	080048e9 	.word	0x080048e9
 80048ac:	080048e9 	.word	0x080048e9
 80048b0:	080048e9 	.word	0x080048e9
 80048b4:	080048d1 	.word	0x080048d1
 80048b8:	080048e9 	.word	0x080048e9
 80048bc:	080048e9 	.word	0x080048e9
 80048c0:	080048e9 	.word	0x080048e9
 80048c4:	080048e1 	.word	0x080048e1
 80048c8:	2300      	movs	r3, #0
 80048ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048ce:	e0d8      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80048d0:	2302      	movs	r3, #2
 80048d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048d6:	e0d4      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80048d8:	2304      	movs	r3, #4
 80048da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048de:	e0d0      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80048e0:	2308      	movs	r3, #8
 80048e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048e6:	e0cc      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80048e8:	2310      	movs	r3, #16
 80048ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048ee:	e0c8      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a5e      	ldr	r2, [pc, #376]	@ (8004a70 <UART_SetConfig+0x2ec>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d125      	bne.n	8004946 <UART_SetConfig+0x1c2>
 80048fa:	4b5b      	ldr	r3, [pc, #364]	@ (8004a68 <UART_SetConfig+0x2e4>)
 80048fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004900:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004904:	2b30      	cmp	r3, #48	@ 0x30
 8004906:	d016      	beq.n	8004936 <UART_SetConfig+0x1b2>
 8004908:	2b30      	cmp	r3, #48	@ 0x30
 800490a:	d818      	bhi.n	800493e <UART_SetConfig+0x1ba>
 800490c:	2b20      	cmp	r3, #32
 800490e:	d00a      	beq.n	8004926 <UART_SetConfig+0x1a2>
 8004910:	2b20      	cmp	r3, #32
 8004912:	d814      	bhi.n	800493e <UART_SetConfig+0x1ba>
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <UART_SetConfig+0x19a>
 8004918:	2b10      	cmp	r3, #16
 800491a:	d008      	beq.n	800492e <UART_SetConfig+0x1aa>
 800491c:	e00f      	b.n	800493e <UART_SetConfig+0x1ba>
 800491e:	2300      	movs	r3, #0
 8004920:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004924:	e0ad      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004926:	2302      	movs	r3, #2
 8004928:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800492c:	e0a9      	b.n	8004a82 <UART_SetConfig+0x2fe>
 800492e:	2304      	movs	r3, #4
 8004930:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004934:	e0a5      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004936:	2308      	movs	r3, #8
 8004938:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800493c:	e0a1      	b.n	8004a82 <UART_SetConfig+0x2fe>
 800493e:	2310      	movs	r3, #16
 8004940:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004944:	e09d      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a4a      	ldr	r2, [pc, #296]	@ (8004a74 <UART_SetConfig+0x2f0>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d125      	bne.n	800499c <UART_SetConfig+0x218>
 8004950:	4b45      	ldr	r3, [pc, #276]	@ (8004a68 <UART_SetConfig+0x2e4>)
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004956:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800495a:	2bc0      	cmp	r3, #192	@ 0xc0
 800495c:	d016      	beq.n	800498c <UART_SetConfig+0x208>
 800495e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004960:	d818      	bhi.n	8004994 <UART_SetConfig+0x210>
 8004962:	2b80      	cmp	r3, #128	@ 0x80
 8004964:	d00a      	beq.n	800497c <UART_SetConfig+0x1f8>
 8004966:	2b80      	cmp	r3, #128	@ 0x80
 8004968:	d814      	bhi.n	8004994 <UART_SetConfig+0x210>
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <UART_SetConfig+0x1f0>
 800496e:	2b40      	cmp	r3, #64	@ 0x40
 8004970:	d008      	beq.n	8004984 <UART_SetConfig+0x200>
 8004972:	e00f      	b.n	8004994 <UART_SetConfig+0x210>
 8004974:	2300      	movs	r3, #0
 8004976:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800497a:	e082      	b.n	8004a82 <UART_SetConfig+0x2fe>
 800497c:	2302      	movs	r3, #2
 800497e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004982:	e07e      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004984:	2304      	movs	r3, #4
 8004986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800498a:	e07a      	b.n	8004a82 <UART_SetConfig+0x2fe>
 800498c:	2308      	movs	r3, #8
 800498e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004992:	e076      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004994:	2310      	movs	r3, #16
 8004996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800499a:	e072      	b.n	8004a82 <UART_SetConfig+0x2fe>
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a35      	ldr	r2, [pc, #212]	@ (8004a78 <UART_SetConfig+0x2f4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d12a      	bne.n	80049fc <UART_SetConfig+0x278>
 80049a6:	4b30      	ldr	r3, [pc, #192]	@ (8004a68 <UART_SetConfig+0x2e4>)
 80049a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049b4:	d01a      	beq.n	80049ec <UART_SetConfig+0x268>
 80049b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049ba:	d81b      	bhi.n	80049f4 <UART_SetConfig+0x270>
 80049bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049c0:	d00c      	beq.n	80049dc <UART_SetConfig+0x258>
 80049c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049c6:	d815      	bhi.n	80049f4 <UART_SetConfig+0x270>
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d003      	beq.n	80049d4 <UART_SetConfig+0x250>
 80049cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049d0:	d008      	beq.n	80049e4 <UART_SetConfig+0x260>
 80049d2:	e00f      	b.n	80049f4 <UART_SetConfig+0x270>
 80049d4:	2300      	movs	r3, #0
 80049d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049da:	e052      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80049dc:	2302      	movs	r3, #2
 80049de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049e2:	e04e      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80049e4:	2304      	movs	r3, #4
 80049e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ea:	e04a      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80049ec:	2308      	movs	r3, #8
 80049ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049f2:	e046      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80049f4:	2310      	movs	r3, #16
 80049f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049fa:	e042      	b.n	8004a82 <UART_SetConfig+0x2fe>
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a17      	ldr	r2, [pc, #92]	@ (8004a60 <UART_SetConfig+0x2dc>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d13a      	bne.n	8004a7c <UART_SetConfig+0x2f8>
 8004a06:	4b18      	ldr	r3, [pc, #96]	@ (8004a68 <UART_SetConfig+0x2e4>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a14:	d01a      	beq.n	8004a4c <UART_SetConfig+0x2c8>
 8004a16:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a1a:	d81b      	bhi.n	8004a54 <UART_SetConfig+0x2d0>
 8004a1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a20:	d00c      	beq.n	8004a3c <UART_SetConfig+0x2b8>
 8004a22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a26:	d815      	bhi.n	8004a54 <UART_SetConfig+0x2d0>
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <UART_SetConfig+0x2b0>
 8004a2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a30:	d008      	beq.n	8004a44 <UART_SetConfig+0x2c0>
 8004a32:	e00f      	b.n	8004a54 <UART_SetConfig+0x2d0>
 8004a34:	2300      	movs	r3, #0
 8004a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a3a:	e022      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a42:	e01e      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004a44:	2304      	movs	r3, #4
 8004a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a4a:	e01a      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004a4c:	2308      	movs	r3, #8
 8004a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a52:	e016      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004a54:	2310      	movs	r3, #16
 8004a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a5a:	e012      	b.n	8004a82 <UART_SetConfig+0x2fe>
 8004a5c:	cfff69f3 	.word	0xcfff69f3
 8004a60:	40008000 	.word	0x40008000
 8004a64:	40013800 	.word	0x40013800
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	40004400 	.word	0x40004400
 8004a70:	40004800 	.word	0x40004800
 8004a74:	40004c00 	.word	0x40004c00
 8004a78:	40005000 	.word	0x40005000
 8004a7c:	2310      	movs	r3, #16
 8004a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4aae      	ldr	r2, [pc, #696]	@ (8004d40 <UART_SetConfig+0x5bc>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	f040 8097 	bne.w	8004bbc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004a92:	2b08      	cmp	r3, #8
 8004a94:	d823      	bhi.n	8004ade <UART_SetConfig+0x35a>
 8004a96:	a201      	add	r2, pc, #4	@ (adr r2, 8004a9c <UART_SetConfig+0x318>)
 8004a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9c:	08004ac1 	.word	0x08004ac1
 8004aa0:	08004adf 	.word	0x08004adf
 8004aa4:	08004ac9 	.word	0x08004ac9
 8004aa8:	08004adf 	.word	0x08004adf
 8004aac:	08004acf 	.word	0x08004acf
 8004ab0:	08004adf 	.word	0x08004adf
 8004ab4:	08004adf 	.word	0x08004adf
 8004ab8:	08004adf 	.word	0x08004adf
 8004abc:	08004ad7 	.word	0x08004ad7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ac0:	f7fe ff58 	bl	8003974 <HAL_RCC_GetPCLK1Freq>
 8004ac4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ac6:	e010      	b.n	8004aea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ac8:	4b9e      	ldr	r3, [pc, #632]	@ (8004d44 <UART_SetConfig+0x5c0>)
 8004aca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004acc:	e00d      	b.n	8004aea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ace:	f7fe fee3 	bl	8003898 <HAL_RCC_GetSysClockFreq>
 8004ad2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ad4:	e009      	b.n	8004aea <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ad6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ada:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004adc:	e005      	b.n	8004aea <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004ae8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8130 	beq.w	8004d52 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af6:	4a94      	ldr	r2, [pc, #592]	@ (8004d48 <UART_SetConfig+0x5c4>)
 8004af8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004afc:	461a      	mov	r2, r3
 8004afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b00:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b04:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	005b      	lsls	r3, r3, #1
 8004b0e:	4413      	add	r3, r2
 8004b10:	69ba      	ldr	r2, [r7, #24]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d305      	bcc.n	8004b22 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d903      	bls.n	8004b2a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004b28:	e113      	b.n	8004d52 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	60bb      	str	r3, [r7, #8]
 8004b30:	60fa      	str	r2, [r7, #12]
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b36:	4a84      	ldr	r2, [pc, #528]	@ (8004d48 <UART_SetConfig+0x5c4>)
 8004b38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2200      	movs	r2, #0
 8004b40:	603b      	str	r3, [r7, #0]
 8004b42:	607a      	str	r2, [r7, #4]
 8004b44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b48:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004b4c:	f7fc f886 	bl	8000c5c <__aeabi_uldivmod>
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	4610      	mov	r0, r2
 8004b56:	4619      	mov	r1, r3
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	020b      	lsls	r3, r1, #8
 8004b62:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004b66:	0202      	lsls	r2, r0, #8
 8004b68:	6979      	ldr	r1, [r7, #20]
 8004b6a:	6849      	ldr	r1, [r1, #4]
 8004b6c:	0849      	lsrs	r1, r1, #1
 8004b6e:	2000      	movs	r0, #0
 8004b70:	460c      	mov	r4, r1
 8004b72:	4605      	mov	r5, r0
 8004b74:	eb12 0804 	adds.w	r8, r2, r4
 8004b78:	eb43 0905 	adc.w	r9, r3, r5
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	469a      	mov	sl, r3
 8004b84:	4693      	mov	fp, r2
 8004b86:	4652      	mov	r2, sl
 8004b88:	465b      	mov	r3, fp
 8004b8a:	4640      	mov	r0, r8
 8004b8c:	4649      	mov	r1, r9
 8004b8e:	f7fc f865 	bl	8000c5c <__aeabi_uldivmod>
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4613      	mov	r3, r2
 8004b98:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ba0:	d308      	bcc.n	8004bb4 <UART_SetConfig+0x430>
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
 8004ba4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ba8:	d204      	bcs.n	8004bb4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	6a3a      	ldr	r2, [r7, #32]
 8004bb0:	60da      	str	r2, [r3, #12]
 8004bb2:	e0ce      	b.n	8004d52 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004bba:	e0ca      	b.n	8004d52 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bc4:	d166      	bne.n	8004c94 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004bc6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004bca:	2b08      	cmp	r3, #8
 8004bcc:	d827      	bhi.n	8004c1e <UART_SetConfig+0x49a>
 8004bce:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd4 <UART_SetConfig+0x450>)
 8004bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd4:	08004bf9 	.word	0x08004bf9
 8004bd8:	08004c01 	.word	0x08004c01
 8004bdc:	08004c09 	.word	0x08004c09
 8004be0:	08004c1f 	.word	0x08004c1f
 8004be4:	08004c0f 	.word	0x08004c0f
 8004be8:	08004c1f 	.word	0x08004c1f
 8004bec:	08004c1f 	.word	0x08004c1f
 8004bf0:	08004c1f 	.word	0x08004c1f
 8004bf4:	08004c17 	.word	0x08004c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bf8:	f7fe febc 	bl	8003974 <HAL_RCC_GetPCLK1Freq>
 8004bfc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004bfe:	e014      	b.n	8004c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c00:	f7fe fece 	bl	80039a0 <HAL_RCC_GetPCLK2Freq>
 8004c04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c06:	e010      	b.n	8004c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c08:	4b4e      	ldr	r3, [pc, #312]	@ (8004d44 <UART_SetConfig+0x5c0>)
 8004c0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c0c:	e00d      	b.n	8004c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c0e:	f7fe fe43 	bl	8003898 <HAL_RCC_GetSysClockFreq>
 8004c12:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c14:	e009      	b.n	8004c2a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c1c:	e005      	b.n	8004c2a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004c28:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 8090 	beq.w	8004d52 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c36:	4a44      	ldr	r2, [pc, #272]	@ (8004d48 <UART_SetConfig+0x5c4>)
 8004c38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c40:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c44:	005a      	lsls	r2, r3, #1
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	085b      	lsrs	r3, r3, #1
 8004c4c:	441a      	add	r2, r3
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c56:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c58:	6a3b      	ldr	r3, [r7, #32]
 8004c5a:	2b0f      	cmp	r3, #15
 8004c5c:	d916      	bls.n	8004c8c <UART_SetConfig+0x508>
 8004c5e:	6a3b      	ldr	r3, [r7, #32]
 8004c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c64:	d212      	bcs.n	8004c8c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c66:	6a3b      	ldr	r3, [r7, #32]
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	f023 030f 	bic.w	r3, r3, #15
 8004c6e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	085b      	lsrs	r3, r3, #1
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	f003 0307 	and.w	r3, r3, #7
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	8bfb      	ldrh	r3, [r7, #30]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	8bfa      	ldrh	r2, [r7, #30]
 8004c88:	60da      	str	r2, [r3, #12]
 8004c8a:	e062      	b.n	8004d52 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c92:	e05e      	b.n	8004d52 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c94:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d828      	bhi.n	8004cee <UART_SetConfig+0x56a>
 8004c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca4 <UART_SetConfig+0x520>)
 8004c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca2:	bf00      	nop
 8004ca4:	08004cc9 	.word	0x08004cc9
 8004ca8:	08004cd1 	.word	0x08004cd1
 8004cac:	08004cd9 	.word	0x08004cd9
 8004cb0:	08004cef 	.word	0x08004cef
 8004cb4:	08004cdf 	.word	0x08004cdf
 8004cb8:	08004cef 	.word	0x08004cef
 8004cbc:	08004cef 	.word	0x08004cef
 8004cc0:	08004cef 	.word	0x08004cef
 8004cc4:	08004ce7 	.word	0x08004ce7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cc8:	f7fe fe54 	bl	8003974 <HAL_RCC_GetPCLK1Freq>
 8004ccc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004cce:	e014      	b.n	8004cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cd0:	f7fe fe66 	bl	80039a0 <HAL_RCC_GetPCLK2Freq>
 8004cd4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004cd6:	e010      	b.n	8004cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d44 <UART_SetConfig+0x5c0>)
 8004cda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004cdc:	e00d      	b.n	8004cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cde:	f7fe fddb 	bl	8003898 <HAL_RCC_GetSysClockFreq>
 8004ce2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ce4:	e009      	b.n	8004cfa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ce6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004cec:	e005      	b.n	8004cfa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004cf8:	bf00      	nop
    }

    if (pclk != 0U)
 8004cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d028      	beq.n	8004d52 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d04:	4a10      	ldr	r2, [pc, #64]	@ (8004d48 <UART_SetConfig+0x5c4>)
 8004d06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	085b      	lsrs	r3, r3, #1
 8004d18:	441a      	add	r2, r3
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d22:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	2b0f      	cmp	r3, #15
 8004d28:	d910      	bls.n	8004d4c <UART_SetConfig+0x5c8>
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d30:	d20c      	bcs.n	8004d4c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d32:	6a3b      	ldr	r3, [r7, #32]
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	60da      	str	r2, [r3, #12]
 8004d3c:	e009      	b.n	8004d52 <UART_SetConfig+0x5ce>
 8004d3e:	bf00      	nop
 8004d40:	40008000 	.word	0x40008000
 8004d44:	00f42400 	.word	0x00f42400
 8004d48:	08008ab8 	.word	0x08008ab8
      }
      else
      {
        ret = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	2200      	movs	r2, #0
 8004d66:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004d6e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3730      	adds	r7, #48	@ 0x30
 8004d76:	46bd      	mov	sp, r7
 8004d78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004d7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d88:	f003 0308 	and.w	r3, r3, #8
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00a      	beq.n	8004da6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00a      	beq.n	8004dc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d00a      	beq.n	8004dea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dee:	f003 0304 	and.w	r3, r3, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00a      	beq.n	8004e0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e10:	f003 0310 	and.w	r3, r3, #16
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00a      	beq.n	8004e2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e32:	f003 0320 	and.w	r3, r3, #32
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00a      	beq.n	8004e50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d01a      	beq.n	8004e92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e7a:	d10a      	bne.n	8004e92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	605a      	str	r2, [r3, #4]
  }
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b098      	sub	sp, #96	@ 0x60
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ed0:	f7fd f9f8 	bl	80022c4 <HAL_GetTick>
 8004ed4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0308 	and.w	r3, r3, #8
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d12f      	bne.n	8004f44 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ee4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004eec:	2200      	movs	r2, #0
 8004eee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f88e 	bl	8005014 <UART_WaitOnFlagUntilTimeout>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d022      	beq.n	8004f44 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f06:	e853 3f00 	ldrex	r3, [r3]
 8004f0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f12:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	461a      	mov	r2, r3
 8004f1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f24:	e841 2300 	strex	r3, r2, [r1]
 8004f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1e6      	bne.n	8004efe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2220      	movs	r2, #32
 8004f34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e063      	b.n	800500c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0304 	and.w	r3, r3, #4
 8004f4e:	2b04      	cmp	r3, #4
 8004f50:	d149      	bne.n	8004fe6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f52:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f857 	bl	8005014 <UART_WaitOnFlagUntilTimeout>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d03c      	beq.n	8004fe6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	e853 3f00 	ldrex	r3, [r3]
 8004f78:	623b      	str	r3, [r7, #32]
   return(result);
 8004f7a:	6a3b      	ldr	r3, [r7, #32]
 8004f7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f8a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f92:	e841 2300 	strex	r3, r2, [r1]
 8004f96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d1e6      	bne.n	8004f6c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	3308      	adds	r3, #8
 8004fa4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	e853 3f00 	ldrex	r3, [r3]
 8004fac:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f023 0301 	bic.w	r3, r3, #1
 8004fb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	3308      	adds	r3, #8
 8004fbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fbe:	61fa      	str	r2, [r7, #28]
 8004fc0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc2:	69b9      	ldr	r1, [r7, #24]
 8004fc4:	69fa      	ldr	r2, [r7, #28]
 8004fc6:	e841 2300 	strex	r3, r2, [r1]
 8004fca:	617b      	str	r3, [r7, #20]
   return(result);
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1e5      	bne.n	8004f9e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e012      	b.n	800500c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2220      	movs	r2, #32
 8004fea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2220      	movs	r2, #32
 8004ff2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3758      	adds	r7, #88	@ 0x58
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	603b      	str	r3, [r7, #0]
 8005020:	4613      	mov	r3, r2
 8005022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005024:	e04f      	b.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502c:	d04b      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502e:	f7fd f949 	bl	80022c4 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	429a      	cmp	r2, r3
 800503c:	d302      	bcc.n	8005044 <UART_WaitOnFlagUntilTimeout+0x30>
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e04e      	b.n	80050e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0304 	and.w	r3, r3, #4
 8005052:	2b00      	cmp	r3, #0
 8005054:	d037      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2b80      	cmp	r3, #128	@ 0x80
 800505a:	d034      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	2b40      	cmp	r3, #64	@ 0x40
 8005060:	d031      	beq.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	f003 0308 	and.w	r3, r3, #8
 800506c:	2b08      	cmp	r3, #8
 800506e:	d110      	bne.n	8005092 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	2208      	movs	r2, #8
 8005076:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f920 	bl	80052be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2208      	movs	r2, #8
 8005082:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e029      	b.n	80050e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	69db      	ldr	r3, [r3, #28]
 8005098:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800509c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050a0:	d111      	bne.n	80050c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 f906 	bl	80052be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2220      	movs	r2, #32
 80050b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e00f      	b.n	80050e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	69da      	ldr	r2, [r3, #28]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	4013      	ands	r3, r2
 80050d0:	68ba      	ldr	r2, [r7, #8]
 80050d2:	429a      	cmp	r2, r3
 80050d4:	bf0c      	ite	eq
 80050d6:	2301      	moveq	r3, #1
 80050d8:	2300      	movne	r3, #0
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	461a      	mov	r2, r3
 80050de:	79fb      	ldrb	r3, [r7, #7]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d0a0      	beq.n	8005026 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
	...

080050f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b096      	sub	sp, #88	@ 0x58
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	4613      	mov	r3, r2
 80050fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	88fa      	ldrh	r2, [r7, #6]
 8005108:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2222      	movs	r2, #34	@ 0x22
 8005118:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005122:	2b00      	cmp	r3, #0
 8005124:	d02d      	beq.n	8005182 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800512c:	4a40      	ldr	r2, [pc, #256]	@ (8005230 <UART_Start_Receive_DMA+0x140>)
 800512e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005136:	4a3f      	ldr	r2, [pc, #252]	@ (8005234 <UART_Start_Receive_DMA+0x144>)
 8005138:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005140:	4a3d      	ldr	r2, [pc, #244]	@ (8005238 <UART_Start_Receive_DMA+0x148>)
 8005142:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800514a:	2200      	movs	r2, #0
 800514c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3324      	adds	r3, #36	@ 0x24
 800515a:	4619      	mov	r1, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005160:	461a      	mov	r2, r3
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	f7fd fa72 	bl	800264c <HAL_DMA_Start_IT>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d009      	beq.n	8005182 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2210      	movs	r2, #16
 8005172:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2220      	movs	r2, #32
 800517a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e051      	b.n	8005226 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d018      	beq.n	80051bc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005192:	e853 3f00 	ldrex	r3, [r3]
 8005196:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800519e:	657b      	str	r3, [r7, #84]	@ 0x54
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	461a      	mov	r2, r3
 80051a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051aa:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80051ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051b0:	e841 2300 	strex	r3, r2, [r1]
 80051b4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80051b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1e6      	bne.n	800518a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	3308      	adds	r3, #8
 80051c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c6:	e853 3f00 	ldrex	r3, [r3]
 80051ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ce:	f043 0301 	orr.w	r3, r3, #1
 80051d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	3308      	adds	r3, #8
 80051da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80051dc:	637a      	str	r2, [r7, #52]	@ 0x34
 80051de:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80051e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80051e4:	e841 2300 	strex	r3, r2, [r1]
 80051e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80051ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d1e5      	bne.n	80051bc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3308      	adds	r3, #8
 80051f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	e853 3f00 	ldrex	r3, [r3]
 80051fe:	613b      	str	r3, [r7, #16]
   return(result);
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005206:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	3308      	adds	r3, #8
 800520e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005210:	623a      	str	r2, [r7, #32]
 8005212:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005214:	69f9      	ldr	r1, [r7, #28]
 8005216:	6a3a      	ldr	r2, [r7, #32]
 8005218:	e841 2300 	strex	r3, r2, [r1]
 800521c:	61bb      	str	r3, [r7, #24]
   return(result);
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1e5      	bne.n	80051f0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3758      	adds	r7, #88	@ 0x58
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	0800538b 	.word	0x0800538b
 8005234:	080054b7 	.word	0x080054b7
 8005238:	080054f5 	.word	0x080054f5

0800523c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800523c:	b480      	push	{r7}
 800523e:	b08f      	sub	sp, #60	@ 0x3c
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	e853 3f00 	ldrex	r3, [r3]
 8005250:	61fb      	str	r3, [r7, #28]
   return(result);
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005258:	637b      	str	r3, [r7, #52]	@ 0x34
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	461a      	mov	r2, r3
 8005260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005262:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005264:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005266:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005268:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800526a:	e841 2300 	strex	r3, r2, [r1]
 800526e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	2b00      	cmp	r3, #0
 8005274:	d1e6      	bne.n	8005244 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3308      	adds	r3, #8
 800527c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	e853 3f00 	ldrex	r3, [r3]
 8005284:	60bb      	str	r3, [r7, #8]
   return(result);
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800528c:	633b      	str	r3, [r7, #48]	@ 0x30
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	3308      	adds	r3, #8
 8005294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005296:	61ba      	str	r2, [r7, #24]
 8005298:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529a:	6979      	ldr	r1, [r7, #20]
 800529c:	69ba      	ldr	r2, [r7, #24]
 800529e:	e841 2300 	strex	r3, r2, [r1]
 80052a2:	613b      	str	r3, [r7, #16]
   return(result);
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1e5      	bne.n	8005276 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80052b2:	bf00      	nop
 80052b4:	373c      	adds	r7, #60	@ 0x3c
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052be:	b480      	push	{r7}
 80052c0:	b095      	sub	sp, #84	@ 0x54
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ce:	e853 3f00 	ldrex	r3, [r3]
 80052d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	461a      	mov	r2, r3
 80052e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80052e6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052ec:	e841 2300 	strex	r3, r2, [r1]
 80052f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d1e6      	bne.n	80052c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3308      	adds	r3, #8
 80052fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	e853 3f00 	ldrex	r3, [r3]
 8005306:	61fb      	str	r3, [r7, #28]
   return(result);
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800530e:	f023 0301 	bic.w	r3, r3, #1
 8005312:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3308      	adds	r3, #8
 800531a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800531c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800531e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005320:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005324:	e841 2300 	strex	r3, r2, [r1]
 8005328:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e3      	bne.n	80052f8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005334:	2b01      	cmp	r3, #1
 8005336:	d118      	bne.n	800536a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	e853 3f00 	ldrex	r3, [r3]
 8005344:	60bb      	str	r3, [r7, #8]
   return(result);
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f023 0310 	bic.w	r3, r3, #16
 800534c:	647b      	str	r3, [r7, #68]	@ 0x44
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005356:	61bb      	str	r3, [r7, #24]
 8005358:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535a:	6979      	ldr	r1, [r7, #20]
 800535c:	69ba      	ldr	r2, [r7, #24]
 800535e:	e841 2300 	strex	r3, r2, [r1]
 8005362:	613b      	str	r3, [r7, #16]
   return(result);
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1e6      	bne.n	8005338 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2200      	movs	r2, #0
 800537c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800537e:	bf00      	nop
 8005380:	3754      	adds	r7, #84	@ 0x54
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b09c      	sub	sp, #112	@ 0x70
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005396:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0320 	and.w	r3, r3, #32
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d171      	bne.n	800548a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80053a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053a8:	2200      	movs	r2, #0
 80053aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053b6:	e853 3f00 	ldrex	r3, [r3]
 80053ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80053bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80053be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	461a      	mov	r2, r3
 80053ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80053ce:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80053d4:	e841 2300 	strex	r3, r2, [r1]
 80053d8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80053da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1e6      	bne.n	80053ae <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	3308      	adds	r3, #8
 80053e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ea:	e853 3f00 	ldrex	r3, [r3]
 80053ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f2:	f023 0301 	bic.w	r3, r3, #1
 80053f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80053f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	3308      	adds	r3, #8
 80053fe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005400:	647a      	str	r2, [r7, #68]	@ 0x44
 8005402:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005404:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005408:	e841 2300 	strex	r3, r2, [r1]
 800540c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800540e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1e5      	bne.n	80053e0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005414:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	3308      	adds	r3, #8
 800541a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541e:	e853 3f00 	ldrex	r3, [r3]
 8005422:	623b      	str	r3, [r7, #32]
   return(result);
 8005424:	6a3b      	ldr	r3, [r7, #32]
 8005426:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800542a:	663b      	str	r3, [r7, #96]	@ 0x60
 800542c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	3308      	adds	r3, #8
 8005432:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005434:	633a      	str	r2, [r7, #48]	@ 0x30
 8005436:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005438:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800543a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800543c:	e841 2300 	strex	r3, r2, [r1]
 8005440:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1e5      	bne.n	8005414 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005448:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800544a:	2220      	movs	r2, #32
 800544c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005450:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005454:	2b01      	cmp	r3, #1
 8005456:	d118      	bne.n	800548a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005458:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	e853 3f00 	ldrex	r3, [r3]
 8005464:	60fb      	str	r3, [r7, #12]
   return(result);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f023 0310 	bic.w	r3, r3, #16
 800546c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800546e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	461a      	mov	r2, r3
 8005474:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005476:	61fb      	str	r3, [r7, #28]
 8005478:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800547a:	69b9      	ldr	r1, [r7, #24]
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	e841 2300 	strex	r3, r2, [r1]
 8005482:	617b      	str	r3, [r7, #20]
   return(result);
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d1e6      	bne.n	8005458 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800548a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800548c:	2200      	movs	r2, #0
 800548e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005494:	2b01      	cmp	r3, #1
 8005496:	d107      	bne.n	80054a8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005498:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800549a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800549e:	4619      	mov	r1, r3
 80054a0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80054a2:	f7fc f8e5 	bl	8001670 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054a6:	e002      	b.n	80054ae <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80054a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80054aa:	f7ff f94d 	bl	8004748 <HAL_UART_RxCpltCallback>
}
 80054ae:	bf00      	nop
 80054b0:	3770      	adds	r7, #112	@ 0x70
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b084      	sub	sp, #16
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d109      	bne.n	80054e6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80054d8:	085b      	lsrs	r3, r3, #1
 80054da:	b29b      	uxth	r3, r3
 80054dc:	4619      	mov	r1, r3
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	f7fc f8c6 	bl	8001670 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054e4:	e002      	b.n	80054ec <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f7ff f938 	bl	800475c <HAL_UART_RxHalfCpltCallback>
}
 80054ec:	bf00      	nop
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005500:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005508:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005510:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800551c:	2b80      	cmp	r3, #128	@ 0x80
 800551e:	d109      	bne.n	8005534 <UART_DMAError+0x40>
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	2b21      	cmp	r3, #33	@ 0x21
 8005524:	d106      	bne.n	8005534 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2200      	movs	r2, #0
 800552a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800552e:	6978      	ldr	r0, [r7, #20]
 8005530:	f7ff fe84 	bl	800523c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800553e:	2b40      	cmp	r3, #64	@ 0x40
 8005540:	d109      	bne.n	8005556 <UART_DMAError+0x62>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2b22      	cmp	r3, #34	@ 0x22
 8005546:	d106      	bne.n	8005556 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	2200      	movs	r2, #0
 800554c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005550:	6978      	ldr	r0, [r7, #20]
 8005552:	f7ff feb4 	bl	80052be <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800555c:	f043 0210 	orr.w	r2, r3, #16
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005566:	6978      	ldr	r0, [r7, #20]
 8005568:	f7ff f902 	bl	8004770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800556c:	bf00      	nop
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005580:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f7ff f8f0 	bl	8004770 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005590:	bf00      	nop
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	e853 3f00 	ldrex	r3, [r3]
 80055ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055b4:	61fb      	str	r3, [r7, #28]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	461a      	mov	r2, r3
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	61bb      	str	r3, [r7, #24]
 80055c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c2:	6979      	ldr	r1, [r7, #20]
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	e841 2300 	strex	r3, r2, [r1]
 80055ca:	613b      	str	r3, [r7, #16]
   return(result);
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1e6      	bne.n	80055a0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2220      	movs	r2, #32
 80055d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f7ff f8a7 	bl	8004734 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055e6:	bf00      	nop
 80055e8:	3720      	adds	r7, #32
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80055ee:	b480      	push	{r7}
 80055f0:	b083      	sub	sp, #12
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80055f6:	bf00      	nop
 80055f8:	370c      	adds	r7, #12
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr

08005602 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005616:	b480      	push	{r7}
 8005618:	b083      	sub	sp, #12
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr

0800562a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800562a:	b480      	push	{r7}
 800562c:	b085      	sub	sp, #20
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005638:	2b01      	cmp	r3, #1
 800563a:	d101      	bne.n	8005640 <HAL_UARTEx_DisableFifoMode+0x16>
 800563c:	2302      	movs	r3, #2
 800563e:	e027      	b.n	8005690 <HAL_UARTEx_DisableFifoMode+0x66>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2224      	movs	r2, #36	@ 0x24
 800564c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0201 	bic.w	r2, r2, #1
 8005666:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800566e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3714      	adds	r7, #20
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d101      	bne.n	80056b4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80056b0:	2302      	movs	r3, #2
 80056b2:	e02d      	b.n	8005710 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2224      	movs	r2, #36	@ 0x24
 80056c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 0201 	bic.w	r2, r2, #1
 80056da:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 f8a3 	bl	800583c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2220      	movs	r2, #32
 8005702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2200      	movs	r2, #0
 800570a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3710      	adds	r7, #16
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005728:	2b01      	cmp	r3, #1
 800572a:	d101      	bne.n	8005730 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800572c:	2302      	movs	r3, #2
 800572e:	e02d      	b.n	800578c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2224      	movs	r2, #36	@ 0x24
 800573c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f022 0201 	bic.w	r2, r2, #1
 8005756:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f865 	bl	800583c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2220      	movs	r2, #32
 800577e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b08c      	sub	sp, #48	@ 0x30
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	4613      	mov	r3, r2
 80057a0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057a8:	2b20      	cmp	r3, #32
 80057aa:	d142      	bne.n	8005832 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e03b      	b.n	8005834 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2201      	movs	r2, #1
 80057c0:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	461a      	mov	r2, r3
 80057cc:	68b9      	ldr	r1, [r7, #8]
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f7ff fc8e 	bl	80050f0 <UART_Start_Receive_DMA>
 80057d4:	4603      	mov	r3, r0
 80057d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80057da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d124      	bne.n	800582c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d11d      	bne.n	8005826 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2210      	movs	r2, #16
 80057f0:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	e853 3f00 	ldrex	r3, [r3]
 80057fe:	617b      	str	r3, [r7, #20]
   return(result);
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	f043 0310 	orr.w	r3, r3, #16
 8005806:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	461a      	mov	r2, r3
 800580e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005810:	627b      	str	r3, [r7, #36]	@ 0x24
 8005812:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005814:	6a39      	ldr	r1, [r7, #32]
 8005816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005818:	e841 2300 	strex	r3, r2, [r1]
 800581c:	61fb      	str	r3, [r7, #28]
   return(result);
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1e6      	bne.n	80057f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8005824:	e002      	b.n	800582c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800582c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005830:	e000      	b.n	8005834 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005832:	2302      	movs	r3, #2
  }
}
 8005834:	4618      	mov	r0, r3
 8005836:	3730      	adds	r7, #48	@ 0x30
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005848:	2b00      	cmp	r3, #0
 800584a:	d108      	bne.n	800585e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800585c:	e031      	b.n	80058c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800585e:	2308      	movs	r3, #8
 8005860:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005862:	2308      	movs	r3, #8
 8005864:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	0e5b      	lsrs	r3, r3, #25
 800586e:	b2db      	uxtb	r3, r3
 8005870:	f003 0307 	and.w	r3, r3, #7
 8005874:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	0f5b      	lsrs	r3, r3, #29
 800587e:	b2db      	uxtb	r3, r3
 8005880:	f003 0307 	and.w	r3, r3, #7
 8005884:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005886:	7bbb      	ldrb	r3, [r7, #14]
 8005888:	7b3a      	ldrb	r2, [r7, #12]
 800588a:	4911      	ldr	r1, [pc, #68]	@ (80058d0 <UARTEx_SetNbDataToProcess+0x94>)
 800588c:	5c8a      	ldrb	r2, [r1, r2]
 800588e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005892:	7b3a      	ldrb	r2, [r7, #12]
 8005894:	490f      	ldr	r1, [pc, #60]	@ (80058d4 <UARTEx_SetNbDataToProcess+0x98>)
 8005896:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005898:	fb93 f3f2 	sdiv	r3, r3, r2
 800589c:	b29a      	uxth	r2, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058a4:	7bfb      	ldrb	r3, [r7, #15]
 80058a6:	7b7a      	ldrb	r2, [r7, #13]
 80058a8:	4909      	ldr	r1, [pc, #36]	@ (80058d0 <UARTEx_SetNbDataToProcess+0x94>)
 80058aa:	5c8a      	ldrb	r2, [r1, r2]
 80058ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80058b0:	7b7a      	ldrb	r2, [r7, #13]
 80058b2:	4908      	ldr	r1, [pc, #32]	@ (80058d4 <UARTEx_SetNbDataToProcess+0x98>)
 80058b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80058c2:	bf00      	nop
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr
 80058ce:	bf00      	nop
 80058d0:	08008ad0 	.word	0x08008ad0
 80058d4:	08008ad8 	.word	0x08008ad8

080058d8 <atof>:
 80058d8:	2100      	movs	r1, #0
 80058da:	f000 be19 	b.w	8006510 <strtod>

080058de <atoi>:
 80058de:	220a      	movs	r2, #10
 80058e0:	2100      	movs	r1, #0
 80058e2:	f000 be9b 	b.w	800661c <strtol>
	...

080058e8 <exit>:
 80058e8:	b508      	push	{r3, lr}
 80058ea:	4b06      	ldr	r3, [pc, #24]	@ (8005904 <exit+0x1c>)
 80058ec:	4604      	mov	r4, r0
 80058ee:	b113      	cbz	r3, 80058f6 <exit+0xe>
 80058f0:	2100      	movs	r1, #0
 80058f2:	f3af 8000 	nop.w
 80058f6:	4b04      	ldr	r3, [pc, #16]	@ (8005908 <exit+0x20>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	b103      	cbz	r3, 80058fe <exit+0x16>
 80058fc:	4798      	blx	r3
 80058fe:	4620      	mov	r0, r4
 8005900:	f7fc fb92 	bl	8002028 <_exit>
 8005904:	00000000 	.word	0x00000000
 8005908:	20000638 	.word	0x20000638

0800590c <sulp>:
 800590c:	b570      	push	{r4, r5, r6, lr}
 800590e:	4604      	mov	r4, r0
 8005910:	460d      	mov	r5, r1
 8005912:	ec45 4b10 	vmov	d0, r4, r5
 8005916:	4616      	mov	r6, r2
 8005918:	f002 f806 	bl	8007928 <__ulp>
 800591c:	ec51 0b10 	vmov	r0, r1, d0
 8005920:	b17e      	cbz	r6, 8005942 <sulp+0x36>
 8005922:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005926:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800592a:	2b00      	cmp	r3, #0
 800592c:	dd09      	ble.n	8005942 <sulp+0x36>
 800592e:	051b      	lsls	r3, r3, #20
 8005930:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005934:	2400      	movs	r4, #0
 8005936:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800593a:	4622      	mov	r2, r4
 800593c:	462b      	mov	r3, r5
 800593e:	f7fa fe83 	bl	8000648 <__aeabi_dmul>
 8005942:	ec41 0b10 	vmov	d0, r0, r1
 8005946:	bd70      	pop	{r4, r5, r6, pc}

08005948 <_strtod_l>:
 8005948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800594c:	b09f      	sub	sp, #124	@ 0x7c
 800594e:	460c      	mov	r4, r1
 8005950:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005952:	2200      	movs	r2, #0
 8005954:	921a      	str	r2, [sp, #104]	@ 0x68
 8005956:	9005      	str	r0, [sp, #20]
 8005958:	f04f 0a00 	mov.w	sl, #0
 800595c:	f04f 0b00 	mov.w	fp, #0
 8005960:	460a      	mov	r2, r1
 8005962:	9219      	str	r2, [sp, #100]	@ 0x64
 8005964:	7811      	ldrb	r1, [r2, #0]
 8005966:	292b      	cmp	r1, #43	@ 0x2b
 8005968:	d04a      	beq.n	8005a00 <_strtod_l+0xb8>
 800596a:	d838      	bhi.n	80059de <_strtod_l+0x96>
 800596c:	290d      	cmp	r1, #13
 800596e:	d832      	bhi.n	80059d6 <_strtod_l+0x8e>
 8005970:	2908      	cmp	r1, #8
 8005972:	d832      	bhi.n	80059da <_strtod_l+0x92>
 8005974:	2900      	cmp	r1, #0
 8005976:	d03b      	beq.n	80059f0 <_strtod_l+0xa8>
 8005978:	2200      	movs	r2, #0
 800597a:	920e      	str	r2, [sp, #56]	@ 0x38
 800597c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800597e:	782a      	ldrb	r2, [r5, #0]
 8005980:	2a30      	cmp	r2, #48	@ 0x30
 8005982:	f040 80b2 	bne.w	8005aea <_strtod_l+0x1a2>
 8005986:	786a      	ldrb	r2, [r5, #1]
 8005988:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800598c:	2a58      	cmp	r2, #88	@ 0x58
 800598e:	d16e      	bne.n	8005a6e <_strtod_l+0x126>
 8005990:	9302      	str	r3, [sp, #8]
 8005992:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005994:	9301      	str	r3, [sp, #4]
 8005996:	ab1a      	add	r3, sp, #104	@ 0x68
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	4a8f      	ldr	r2, [pc, #572]	@ (8005bd8 <_strtod_l+0x290>)
 800599c:	9805      	ldr	r0, [sp, #20]
 800599e:	ab1b      	add	r3, sp, #108	@ 0x6c
 80059a0:	a919      	add	r1, sp, #100	@ 0x64
 80059a2:	f001 f8c3 	bl	8006b2c <__gethex>
 80059a6:	f010 060f 	ands.w	r6, r0, #15
 80059aa:	4604      	mov	r4, r0
 80059ac:	d005      	beq.n	80059ba <_strtod_l+0x72>
 80059ae:	2e06      	cmp	r6, #6
 80059b0:	d128      	bne.n	8005a04 <_strtod_l+0xbc>
 80059b2:	3501      	adds	r5, #1
 80059b4:	2300      	movs	r3, #0
 80059b6:	9519      	str	r5, [sp, #100]	@ 0x64
 80059b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80059ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80059bc:	2b00      	cmp	r3, #0
 80059be:	f040 858e 	bne.w	80064de <_strtod_l+0xb96>
 80059c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059c4:	b1cb      	cbz	r3, 80059fa <_strtod_l+0xb2>
 80059c6:	4652      	mov	r2, sl
 80059c8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80059cc:	ec43 2b10 	vmov	d0, r2, r3
 80059d0:	b01f      	add	sp, #124	@ 0x7c
 80059d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d6:	2920      	cmp	r1, #32
 80059d8:	d1ce      	bne.n	8005978 <_strtod_l+0x30>
 80059da:	3201      	adds	r2, #1
 80059dc:	e7c1      	b.n	8005962 <_strtod_l+0x1a>
 80059de:	292d      	cmp	r1, #45	@ 0x2d
 80059e0:	d1ca      	bne.n	8005978 <_strtod_l+0x30>
 80059e2:	2101      	movs	r1, #1
 80059e4:	910e      	str	r1, [sp, #56]	@ 0x38
 80059e6:	1c51      	adds	r1, r2, #1
 80059e8:	9119      	str	r1, [sp, #100]	@ 0x64
 80059ea:	7852      	ldrb	r2, [r2, #1]
 80059ec:	2a00      	cmp	r2, #0
 80059ee:	d1c5      	bne.n	800597c <_strtod_l+0x34>
 80059f0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80059f2:	9419      	str	r4, [sp, #100]	@ 0x64
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f040 8570 	bne.w	80064da <_strtod_l+0xb92>
 80059fa:	4652      	mov	r2, sl
 80059fc:	465b      	mov	r3, fp
 80059fe:	e7e5      	b.n	80059cc <_strtod_l+0x84>
 8005a00:	2100      	movs	r1, #0
 8005a02:	e7ef      	b.n	80059e4 <_strtod_l+0x9c>
 8005a04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005a06:	b13a      	cbz	r2, 8005a18 <_strtod_l+0xd0>
 8005a08:	2135      	movs	r1, #53	@ 0x35
 8005a0a:	a81c      	add	r0, sp, #112	@ 0x70
 8005a0c:	f002 f886 	bl	8007b1c <__copybits>
 8005a10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005a12:	9805      	ldr	r0, [sp, #20]
 8005a14:	f001 fc5c 	bl	80072d0 <_Bfree>
 8005a18:	3e01      	subs	r6, #1
 8005a1a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005a1c:	2e04      	cmp	r6, #4
 8005a1e:	d806      	bhi.n	8005a2e <_strtod_l+0xe6>
 8005a20:	e8df f006 	tbb	[pc, r6]
 8005a24:	201d0314 	.word	0x201d0314
 8005a28:	14          	.byte	0x14
 8005a29:	00          	.byte	0x00
 8005a2a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005a2e:	05e1      	lsls	r1, r4, #23
 8005a30:	bf48      	it	mi
 8005a32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005a36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005a3a:	0d1b      	lsrs	r3, r3, #20
 8005a3c:	051b      	lsls	r3, r3, #20
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1bb      	bne.n	80059ba <_strtod_l+0x72>
 8005a42:	f000 ff7d 	bl	8006940 <__errno>
 8005a46:	2322      	movs	r3, #34	@ 0x22
 8005a48:	6003      	str	r3, [r0, #0]
 8005a4a:	e7b6      	b.n	80059ba <_strtod_l+0x72>
 8005a4c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005a50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005a54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005a58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005a5c:	e7e7      	b.n	8005a2e <_strtod_l+0xe6>
 8005a5e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005be0 <_strtod_l+0x298>
 8005a62:	e7e4      	b.n	8005a2e <_strtod_l+0xe6>
 8005a64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005a68:	f04f 3aff 	mov.w	sl, #4294967295
 8005a6c:	e7df      	b.n	8005a2e <_strtod_l+0xe6>
 8005a6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a70:	1c5a      	adds	r2, r3, #1
 8005a72:	9219      	str	r2, [sp, #100]	@ 0x64
 8005a74:	785b      	ldrb	r3, [r3, #1]
 8005a76:	2b30      	cmp	r3, #48	@ 0x30
 8005a78:	d0f9      	beq.n	8005a6e <_strtod_l+0x126>
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d09d      	beq.n	80059ba <_strtod_l+0x72>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	2700      	movs	r7, #0
 8005a82:	9308      	str	r3, [sp, #32]
 8005a84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005a86:	930c      	str	r3, [sp, #48]	@ 0x30
 8005a88:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005a8a:	46b9      	mov	r9, r7
 8005a8c:	220a      	movs	r2, #10
 8005a8e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005a90:	7805      	ldrb	r5, [r0, #0]
 8005a92:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005a96:	b2d9      	uxtb	r1, r3
 8005a98:	2909      	cmp	r1, #9
 8005a9a:	d928      	bls.n	8005aee <_strtod_l+0x1a6>
 8005a9c:	494f      	ldr	r1, [pc, #316]	@ (8005bdc <_strtod_l+0x294>)
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f000 fef5 	bl	800688e <strncmp>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	d032      	beq.n	8005b0e <_strtod_l+0x1c6>
 8005aa8:	2000      	movs	r0, #0
 8005aaa:	462a      	mov	r2, r5
 8005aac:	900a      	str	r0, [sp, #40]	@ 0x28
 8005aae:	464d      	mov	r5, r9
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2a65      	cmp	r2, #101	@ 0x65
 8005ab4:	d001      	beq.n	8005aba <_strtod_l+0x172>
 8005ab6:	2a45      	cmp	r2, #69	@ 0x45
 8005ab8:	d114      	bne.n	8005ae4 <_strtod_l+0x19c>
 8005aba:	b91d      	cbnz	r5, 8005ac4 <_strtod_l+0x17c>
 8005abc:	9a08      	ldr	r2, [sp, #32]
 8005abe:	4302      	orrs	r2, r0
 8005ac0:	d096      	beq.n	80059f0 <_strtod_l+0xa8>
 8005ac2:	2500      	movs	r5, #0
 8005ac4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005ac6:	1c62      	adds	r2, r4, #1
 8005ac8:	9219      	str	r2, [sp, #100]	@ 0x64
 8005aca:	7862      	ldrb	r2, [r4, #1]
 8005acc:	2a2b      	cmp	r2, #43	@ 0x2b
 8005ace:	d07a      	beq.n	8005bc6 <_strtod_l+0x27e>
 8005ad0:	2a2d      	cmp	r2, #45	@ 0x2d
 8005ad2:	d07e      	beq.n	8005bd2 <_strtod_l+0x28a>
 8005ad4:	f04f 0c00 	mov.w	ip, #0
 8005ad8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005adc:	2909      	cmp	r1, #9
 8005ade:	f240 8085 	bls.w	8005bec <_strtod_l+0x2a4>
 8005ae2:	9419      	str	r4, [sp, #100]	@ 0x64
 8005ae4:	f04f 0800 	mov.w	r8, #0
 8005ae8:	e0a5      	b.n	8005c36 <_strtod_l+0x2ee>
 8005aea:	2300      	movs	r3, #0
 8005aec:	e7c8      	b.n	8005a80 <_strtod_l+0x138>
 8005aee:	f1b9 0f08 	cmp.w	r9, #8
 8005af2:	bfd8      	it	le
 8005af4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8005af6:	f100 0001 	add.w	r0, r0, #1
 8005afa:	bfda      	itte	le
 8005afc:	fb02 3301 	mlale	r3, r2, r1, r3
 8005b00:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8005b02:	fb02 3707 	mlagt	r7, r2, r7, r3
 8005b06:	f109 0901 	add.w	r9, r9, #1
 8005b0a:	9019      	str	r0, [sp, #100]	@ 0x64
 8005b0c:	e7bf      	b.n	8005a8e <_strtod_l+0x146>
 8005b0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005b10:	1c5a      	adds	r2, r3, #1
 8005b12:	9219      	str	r2, [sp, #100]	@ 0x64
 8005b14:	785a      	ldrb	r2, [r3, #1]
 8005b16:	f1b9 0f00 	cmp.w	r9, #0
 8005b1a:	d03b      	beq.n	8005b94 <_strtod_l+0x24c>
 8005b1c:	900a      	str	r0, [sp, #40]	@ 0x28
 8005b1e:	464d      	mov	r5, r9
 8005b20:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005b24:	2b09      	cmp	r3, #9
 8005b26:	d912      	bls.n	8005b4e <_strtod_l+0x206>
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e7c2      	b.n	8005ab2 <_strtod_l+0x16a>
 8005b2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005b2e:	1c5a      	adds	r2, r3, #1
 8005b30:	9219      	str	r2, [sp, #100]	@ 0x64
 8005b32:	785a      	ldrb	r2, [r3, #1]
 8005b34:	3001      	adds	r0, #1
 8005b36:	2a30      	cmp	r2, #48	@ 0x30
 8005b38:	d0f8      	beq.n	8005b2c <_strtod_l+0x1e4>
 8005b3a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005b3e:	2b08      	cmp	r3, #8
 8005b40:	f200 84d2 	bhi.w	80064e8 <_strtod_l+0xba0>
 8005b44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005b46:	900a      	str	r0, [sp, #40]	@ 0x28
 8005b48:	2000      	movs	r0, #0
 8005b4a:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b4c:	4605      	mov	r5, r0
 8005b4e:	3a30      	subs	r2, #48	@ 0x30
 8005b50:	f100 0301 	add.w	r3, r0, #1
 8005b54:	d018      	beq.n	8005b88 <_strtod_l+0x240>
 8005b56:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b58:	4419      	add	r1, r3
 8005b5a:	910a      	str	r1, [sp, #40]	@ 0x28
 8005b5c:	462e      	mov	r6, r5
 8005b5e:	f04f 0e0a 	mov.w	lr, #10
 8005b62:	1c71      	adds	r1, r6, #1
 8005b64:	eba1 0c05 	sub.w	ip, r1, r5
 8005b68:	4563      	cmp	r3, ip
 8005b6a:	dc15      	bgt.n	8005b98 <_strtod_l+0x250>
 8005b6c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8005b70:	182b      	adds	r3, r5, r0
 8005b72:	2b08      	cmp	r3, #8
 8005b74:	f105 0501 	add.w	r5, r5, #1
 8005b78:	4405      	add	r5, r0
 8005b7a:	dc1a      	bgt.n	8005bb2 <_strtod_l+0x26a>
 8005b7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b7e:	230a      	movs	r3, #10
 8005b80:	fb03 2301 	mla	r3, r3, r1, r2
 8005b84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b86:	2300      	movs	r3, #0
 8005b88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005b8a:	1c51      	adds	r1, r2, #1
 8005b8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8005b8e:	7852      	ldrb	r2, [r2, #1]
 8005b90:	4618      	mov	r0, r3
 8005b92:	e7c5      	b.n	8005b20 <_strtod_l+0x1d8>
 8005b94:	4648      	mov	r0, r9
 8005b96:	e7ce      	b.n	8005b36 <_strtod_l+0x1ee>
 8005b98:	2e08      	cmp	r6, #8
 8005b9a:	dc05      	bgt.n	8005ba8 <_strtod_l+0x260>
 8005b9c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005b9e:	fb0e f606 	mul.w	r6, lr, r6
 8005ba2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8005ba4:	460e      	mov	r6, r1
 8005ba6:	e7dc      	b.n	8005b62 <_strtod_l+0x21a>
 8005ba8:	2910      	cmp	r1, #16
 8005baa:	bfd8      	it	le
 8005bac:	fb0e f707 	mulle.w	r7, lr, r7
 8005bb0:	e7f8      	b.n	8005ba4 <_strtod_l+0x25c>
 8005bb2:	2b0f      	cmp	r3, #15
 8005bb4:	bfdc      	itt	le
 8005bb6:	230a      	movle	r3, #10
 8005bb8:	fb03 2707 	mlale	r7, r3, r7, r2
 8005bbc:	e7e3      	b.n	8005b86 <_strtod_l+0x23e>
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e77a      	b.n	8005abc <_strtod_l+0x174>
 8005bc6:	f04f 0c00 	mov.w	ip, #0
 8005bca:	1ca2      	adds	r2, r4, #2
 8005bcc:	9219      	str	r2, [sp, #100]	@ 0x64
 8005bce:	78a2      	ldrb	r2, [r4, #2]
 8005bd0:	e782      	b.n	8005ad8 <_strtod_l+0x190>
 8005bd2:	f04f 0c01 	mov.w	ip, #1
 8005bd6:	e7f8      	b.n	8005bca <_strtod_l+0x282>
 8005bd8:	08008c5c 	.word	0x08008c5c
 8005bdc:	08008ae0 	.word	0x08008ae0
 8005be0:	7ff00000 	.word	0x7ff00000
 8005be4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005be6:	1c51      	adds	r1, r2, #1
 8005be8:	9119      	str	r1, [sp, #100]	@ 0x64
 8005bea:	7852      	ldrb	r2, [r2, #1]
 8005bec:	2a30      	cmp	r2, #48	@ 0x30
 8005bee:	d0f9      	beq.n	8005be4 <_strtod_l+0x29c>
 8005bf0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005bf4:	2908      	cmp	r1, #8
 8005bf6:	f63f af75 	bhi.w	8005ae4 <_strtod_l+0x19c>
 8005bfa:	3a30      	subs	r2, #48	@ 0x30
 8005bfc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bfe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005c00:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005c02:	f04f 080a 	mov.w	r8, #10
 8005c06:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005c08:	1c56      	adds	r6, r2, #1
 8005c0a:	9619      	str	r6, [sp, #100]	@ 0x64
 8005c0c:	7852      	ldrb	r2, [r2, #1]
 8005c0e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005c12:	f1be 0f09 	cmp.w	lr, #9
 8005c16:	d939      	bls.n	8005c8c <_strtod_l+0x344>
 8005c18:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005c1a:	1a76      	subs	r6, r6, r1
 8005c1c:	2e08      	cmp	r6, #8
 8005c1e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005c22:	dc03      	bgt.n	8005c2c <_strtod_l+0x2e4>
 8005c24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c26:	4588      	cmp	r8, r1
 8005c28:	bfa8      	it	ge
 8005c2a:	4688      	movge	r8, r1
 8005c2c:	f1bc 0f00 	cmp.w	ip, #0
 8005c30:	d001      	beq.n	8005c36 <_strtod_l+0x2ee>
 8005c32:	f1c8 0800 	rsb	r8, r8, #0
 8005c36:	2d00      	cmp	r5, #0
 8005c38:	d14e      	bne.n	8005cd8 <_strtod_l+0x390>
 8005c3a:	9908      	ldr	r1, [sp, #32]
 8005c3c:	4308      	orrs	r0, r1
 8005c3e:	f47f aebc 	bne.w	80059ba <_strtod_l+0x72>
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f47f aed4 	bne.w	80059f0 <_strtod_l+0xa8>
 8005c48:	2a69      	cmp	r2, #105	@ 0x69
 8005c4a:	d028      	beq.n	8005c9e <_strtod_l+0x356>
 8005c4c:	dc25      	bgt.n	8005c9a <_strtod_l+0x352>
 8005c4e:	2a49      	cmp	r2, #73	@ 0x49
 8005c50:	d025      	beq.n	8005c9e <_strtod_l+0x356>
 8005c52:	2a4e      	cmp	r2, #78	@ 0x4e
 8005c54:	f47f aecc 	bne.w	80059f0 <_strtod_l+0xa8>
 8005c58:	499a      	ldr	r1, [pc, #616]	@ (8005ec4 <_strtod_l+0x57c>)
 8005c5a:	a819      	add	r0, sp, #100	@ 0x64
 8005c5c:	f001 f988 	bl	8006f70 <__match>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	f43f aec5 	beq.w	80059f0 <_strtod_l+0xa8>
 8005c66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	2b28      	cmp	r3, #40	@ 0x28
 8005c6c:	d12e      	bne.n	8005ccc <_strtod_l+0x384>
 8005c6e:	4996      	ldr	r1, [pc, #600]	@ (8005ec8 <_strtod_l+0x580>)
 8005c70:	aa1c      	add	r2, sp, #112	@ 0x70
 8005c72:	a819      	add	r0, sp, #100	@ 0x64
 8005c74:	f001 f990 	bl	8006f98 <__hexnan>
 8005c78:	2805      	cmp	r0, #5
 8005c7a:	d127      	bne.n	8005ccc <_strtod_l+0x384>
 8005c7c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005c7e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005c82:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005c86:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005c8a:	e696      	b.n	80059ba <_strtod_l+0x72>
 8005c8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c8e:	fb08 2101 	mla	r1, r8, r1, r2
 8005c92:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005c96:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c98:	e7b5      	b.n	8005c06 <_strtod_l+0x2be>
 8005c9a:	2a6e      	cmp	r2, #110	@ 0x6e
 8005c9c:	e7da      	b.n	8005c54 <_strtod_l+0x30c>
 8005c9e:	498b      	ldr	r1, [pc, #556]	@ (8005ecc <_strtod_l+0x584>)
 8005ca0:	a819      	add	r0, sp, #100	@ 0x64
 8005ca2:	f001 f965 	bl	8006f70 <__match>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	f43f aea2 	beq.w	80059f0 <_strtod_l+0xa8>
 8005cac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005cae:	4988      	ldr	r1, [pc, #544]	@ (8005ed0 <_strtod_l+0x588>)
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	a819      	add	r0, sp, #100	@ 0x64
 8005cb4:	9319      	str	r3, [sp, #100]	@ 0x64
 8005cb6:	f001 f95b 	bl	8006f70 <__match>
 8005cba:	b910      	cbnz	r0, 8005cc2 <_strtod_l+0x37a>
 8005cbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	9319      	str	r3, [sp, #100]	@ 0x64
 8005cc2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8005ee0 <_strtod_l+0x598>
 8005cc6:	f04f 0a00 	mov.w	sl, #0
 8005cca:	e676      	b.n	80059ba <_strtod_l+0x72>
 8005ccc:	4881      	ldr	r0, [pc, #516]	@ (8005ed4 <_strtod_l+0x58c>)
 8005cce:	f000 fe73 	bl	80069b8 <nan>
 8005cd2:	ec5b ab10 	vmov	sl, fp, d0
 8005cd6:	e670      	b.n	80059ba <_strtod_l+0x72>
 8005cd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cda:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005cdc:	eba8 0303 	sub.w	r3, r8, r3
 8005ce0:	f1b9 0f00 	cmp.w	r9, #0
 8005ce4:	bf08      	it	eq
 8005ce6:	46a9      	moveq	r9, r5
 8005ce8:	2d10      	cmp	r5, #16
 8005cea:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cec:	462c      	mov	r4, r5
 8005cee:	bfa8      	it	ge
 8005cf0:	2410      	movge	r4, #16
 8005cf2:	f7fa fc2f 	bl	8000554 <__aeabi_ui2d>
 8005cf6:	2d09      	cmp	r5, #9
 8005cf8:	4682      	mov	sl, r0
 8005cfa:	468b      	mov	fp, r1
 8005cfc:	dc13      	bgt.n	8005d26 <_strtod_l+0x3de>
 8005cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f43f ae5a 	beq.w	80059ba <_strtod_l+0x72>
 8005d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d08:	dd78      	ble.n	8005dfc <_strtod_l+0x4b4>
 8005d0a:	2b16      	cmp	r3, #22
 8005d0c:	dc5f      	bgt.n	8005dce <_strtod_l+0x486>
 8005d0e:	4972      	ldr	r1, [pc, #456]	@ (8005ed8 <_strtod_l+0x590>)
 8005d10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005d14:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d18:	4652      	mov	r2, sl
 8005d1a:	465b      	mov	r3, fp
 8005d1c:	f7fa fc94 	bl	8000648 <__aeabi_dmul>
 8005d20:	4682      	mov	sl, r0
 8005d22:	468b      	mov	fp, r1
 8005d24:	e649      	b.n	80059ba <_strtod_l+0x72>
 8005d26:	4b6c      	ldr	r3, [pc, #432]	@ (8005ed8 <_strtod_l+0x590>)
 8005d28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d2c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005d30:	f7fa fc8a 	bl	8000648 <__aeabi_dmul>
 8005d34:	4682      	mov	sl, r0
 8005d36:	4638      	mov	r0, r7
 8005d38:	468b      	mov	fp, r1
 8005d3a:	f7fa fc0b 	bl	8000554 <__aeabi_ui2d>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	460b      	mov	r3, r1
 8005d42:	4650      	mov	r0, sl
 8005d44:	4659      	mov	r1, fp
 8005d46:	f7fa fac9 	bl	80002dc <__adddf3>
 8005d4a:	2d0f      	cmp	r5, #15
 8005d4c:	4682      	mov	sl, r0
 8005d4e:	468b      	mov	fp, r1
 8005d50:	ddd5      	ble.n	8005cfe <_strtod_l+0x3b6>
 8005d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d54:	1b2c      	subs	r4, r5, r4
 8005d56:	441c      	add	r4, r3
 8005d58:	2c00      	cmp	r4, #0
 8005d5a:	f340 8093 	ble.w	8005e84 <_strtod_l+0x53c>
 8005d5e:	f014 030f 	ands.w	r3, r4, #15
 8005d62:	d00a      	beq.n	8005d7a <_strtod_l+0x432>
 8005d64:	495c      	ldr	r1, [pc, #368]	@ (8005ed8 <_strtod_l+0x590>)
 8005d66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005d6a:	4652      	mov	r2, sl
 8005d6c:	465b      	mov	r3, fp
 8005d6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d72:	f7fa fc69 	bl	8000648 <__aeabi_dmul>
 8005d76:	4682      	mov	sl, r0
 8005d78:	468b      	mov	fp, r1
 8005d7a:	f034 040f 	bics.w	r4, r4, #15
 8005d7e:	d073      	beq.n	8005e68 <_strtod_l+0x520>
 8005d80:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005d84:	dd49      	ble.n	8005e1a <_strtod_l+0x4d2>
 8005d86:	2400      	movs	r4, #0
 8005d88:	46a0      	mov	r8, r4
 8005d8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005d8c:	46a1      	mov	r9, r4
 8005d8e:	9a05      	ldr	r2, [sp, #20]
 8005d90:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8005ee0 <_strtod_l+0x598>
 8005d94:	2322      	movs	r3, #34	@ 0x22
 8005d96:	6013      	str	r3, [r2, #0]
 8005d98:	f04f 0a00 	mov.w	sl, #0
 8005d9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f43f ae0b 	beq.w	80059ba <_strtod_l+0x72>
 8005da4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005da6:	9805      	ldr	r0, [sp, #20]
 8005da8:	f001 fa92 	bl	80072d0 <_Bfree>
 8005dac:	9805      	ldr	r0, [sp, #20]
 8005dae:	4649      	mov	r1, r9
 8005db0:	f001 fa8e 	bl	80072d0 <_Bfree>
 8005db4:	9805      	ldr	r0, [sp, #20]
 8005db6:	4641      	mov	r1, r8
 8005db8:	f001 fa8a 	bl	80072d0 <_Bfree>
 8005dbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005dbe:	9805      	ldr	r0, [sp, #20]
 8005dc0:	f001 fa86 	bl	80072d0 <_Bfree>
 8005dc4:	9805      	ldr	r0, [sp, #20]
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	f001 fa82 	bl	80072d0 <_Bfree>
 8005dcc:	e5f5      	b.n	80059ba <_strtod_l+0x72>
 8005dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dd0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	dbbc      	blt.n	8005d52 <_strtod_l+0x40a>
 8005dd8:	4c3f      	ldr	r4, [pc, #252]	@ (8005ed8 <_strtod_l+0x590>)
 8005dda:	f1c5 050f 	rsb	r5, r5, #15
 8005dde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005de2:	4652      	mov	r2, sl
 8005de4:	465b      	mov	r3, fp
 8005de6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dea:	f7fa fc2d 	bl	8000648 <__aeabi_dmul>
 8005dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df0:	1b5d      	subs	r5, r3, r5
 8005df2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005df6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005dfa:	e78f      	b.n	8005d1c <_strtod_l+0x3d4>
 8005dfc:	3316      	adds	r3, #22
 8005dfe:	dba8      	blt.n	8005d52 <_strtod_l+0x40a>
 8005e00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e02:	eba3 0808 	sub.w	r8, r3, r8
 8005e06:	4b34      	ldr	r3, [pc, #208]	@ (8005ed8 <_strtod_l+0x590>)
 8005e08:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005e0c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005e10:	4650      	mov	r0, sl
 8005e12:	4659      	mov	r1, fp
 8005e14:	f7fa fd42 	bl	800089c <__aeabi_ddiv>
 8005e18:	e782      	b.n	8005d20 <_strtod_l+0x3d8>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	4f2f      	ldr	r7, [pc, #188]	@ (8005edc <_strtod_l+0x594>)
 8005e1e:	1124      	asrs	r4, r4, #4
 8005e20:	4650      	mov	r0, sl
 8005e22:	4659      	mov	r1, fp
 8005e24:	461e      	mov	r6, r3
 8005e26:	2c01      	cmp	r4, #1
 8005e28:	dc21      	bgt.n	8005e6e <_strtod_l+0x526>
 8005e2a:	b10b      	cbz	r3, 8005e30 <_strtod_l+0x4e8>
 8005e2c:	4682      	mov	sl, r0
 8005e2e:	468b      	mov	fp, r1
 8005e30:	492a      	ldr	r1, [pc, #168]	@ (8005edc <_strtod_l+0x594>)
 8005e32:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005e36:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005e3a:	4652      	mov	r2, sl
 8005e3c:	465b      	mov	r3, fp
 8005e3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e42:	f7fa fc01 	bl	8000648 <__aeabi_dmul>
 8005e46:	4b26      	ldr	r3, [pc, #152]	@ (8005ee0 <_strtod_l+0x598>)
 8005e48:	460a      	mov	r2, r1
 8005e4a:	400b      	ands	r3, r1
 8005e4c:	4925      	ldr	r1, [pc, #148]	@ (8005ee4 <_strtod_l+0x59c>)
 8005e4e:	428b      	cmp	r3, r1
 8005e50:	4682      	mov	sl, r0
 8005e52:	d898      	bhi.n	8005d86 <_strtod_l+0x43e>
 8005e54:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005e58:	428b      	cmp	r3, r1
 8005e5a:	bf86      	itte	hi
 8005e5c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8005ee8 <_strtod_l+0x5a0>
 8005e60:	f04f 3aff 	movhi.w	sl, #4294967295
 8005e64:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005e68:	2300      	movs	r3, #0
 8005e6a:	9308      	str	r3, [sp, #32]
 8005e6c:	e076      	b.n	8005f5c <_strtod_l+0x614>
 8005e6e:	07e2      	lsls	r2, r4, #31
 8005e70:	d504      	bpl.n	8005e7c <_strtod_l+0x534>
 8005e72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e76:	f7fa fbe7 	bl	8000648 <__aeabi_dmul>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	3601      	adds	r6, #1
 8005e7e:	1064      	asrs	r4, r4, #1
 8005e80:	3708      	adds	r7, #8
 8005e82:	e7d0      	b.n	8005e26 <_strtod_l+0x4de>
 8005e84:	d0f0      	beq.n	8005e68 <_strtod_l+0x520>
 8005e86:	4264      	negs	r4, r4
 8005e88:	f014 020f 	ands.w	r2, r4, #15
 8005e8c:	d00a      	beq.n	8005ea4 <_strtod_l+0x55c>
 8005e8e:	4b12      	ldr	r3, [pc, #72]	@ (8005ed8 <_strtod_l+0x590>)
 8005e90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e94:	4650      	mov	r0, sl
 8005e96:	4659      	mov	r1, fp
 8005e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9c:	f7fa fcfe 	bl	800089c <__aeabi_ddiv>
 8005ea0:	4682      	mov	sl, r0
 8005ea2:	468b      	mov	fp, r1
 8005ea4:	1124      	asrs	r4, r4, #4
 8005ea6:	d0df      	beq.n	8005e68 <_strtod_l+0x520>
 8005ea8:	2c1f      	cmp	r4, #31
 8005eaa:	dd1f      	ble.n	8005eec <_strtod_l+0x5a4>
 8005eac:	2400      	movs	r4, #0
 8005eae:	46a0      	mov	r8, r4
 8005eb0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005eb2:	46a1      	mov	r9, r4
 8005eb4:	9a05      	ldr	r2, [sp, #20]
 8005eb6:	2322      	movs	r3, #34	@ 0x22
 8005eb8:	f04f 0a00 	mov.w	sl, #0
 8005ebc:	f04f 0b00 	mov.w	fp, #0
 8005ec0:	6013      	str	r3, [r2, #0]
 8005ec2:	e76b      	b.n	8005d9c <_strtod_l+0x454>
 8005ec4:	08008aeb 	.word	0x08008aeb
 8005ec8:	08008c48 	.word	0x08008c48
 8005ecc:	08008ae2 	.word	0x08008ae2
 8005ed0:	08008ae5 	.word	0x08008ae5
 8005ed4:	08008c45 	.word	0x08008c45
 8005ed8:	08008dd0 	.word	0x08008dd0
 8005edc:	08008da8 	.word	0x08008da8
 8005ee0:	7ff00000 	.word	0x7ff00000
 8005ee4:	7ca00000 	.word	0x7ca00000
 8005ee8:	7fefffff 	.word	0x7fefffff
 8005eec:	f014 0310 	ands.w	r3, r4, #16
 8005ef0:	bf18      	it	ne
 8005ef2:	236a      	movne	r3, #106	@ 0x6a
 8005ef4:	4ea9      	ldr	r6, [pc, #676]	@ (800619c <_strtod_l+0x854>)
 8005ef6:	9308      	str	r3, [sp, #32]
 8005ef8:	4650      	mov	r0, sl
 8005efa:	4659      	mov	r1, fp
 8005efc:	2300      	movs	r3, #0
 8005efe:	07e7      	lsls	r7, r4, #31
 8005f00:	d504      	bpl.n	8005f0c <_strtod_l+0x5c4>
 8005f02:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005f06:	f7fa fb9f 	bl	8000648 <__aeabi_dmul>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	1064      	asrs	r4, r4, #1
 8005f0e:	f106 0608 	add.w	r6, r6, #8
 8005f12:	d1f4      	bne.n	8005efe <_strtod_l+0x5b6>
 8005f14:	b10b      	cbz	r3, 8005f1a <_strtod_l+0x5d2>
 8005f16:	4682      	mov	sl, r0
 8005f18:	468b      	mov	fp, r1
 8005f1a:	9b08      	ldr	r3, [sp, #32]
 8005f1c:	b1b3      	cbz	r3, 8005f4c <_strtod_l+0x604>
 8005f1e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005f22:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	4659      	mov	r1, fp
 8005f2a:	dd0f      	ble.n	8005f4c <_strtod_l+0x604>
 8005f2c:	2b1f      	cmp	r3, #31
 8005f2e:	dd56      	ble.n	8005fde <_strtod_l+0x696>
 8005f30:	2b34      	cmp	r3, #52	@ 0x34
 8005f32:	bfde      	ittt	le
 8005f34:	f04f 33ff 	movle.w	r3, #4294967295
 8005f38:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005f3c:	4093      	lslle	r3, r2
 8005f3e:	f04f 0a00 	mov.w	sl, #0
 8005f42:	bfcc      	ite	gt
 8005f44:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005f48:	ea03 0b01 	andle.w	fp, r3, r1
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	2300      	movs	r3, #0
 8005f50:	4650      	mov	r0, sl
 8005f52:	4659      	mov	r1, fp
 8005f54:	f7fa fde0 	bl	8000b18 <__aeabi_dcmpeq>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d1a7      	bne.n	8005eac <_strtod_l+0x564>
 8005f5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f5e:	9300      	str	r3, [sp, #0]
 8005f60:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005f62:	9805      	ldr	r0, [sp, #20]
 8005f64:	462b      	mov	r3, r5
 8005f66:	464a      	mov	r2, r9
 8005f68:	f001 fa1a 	bl	80073a0 <__s2b>
 8005f6c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005f6e:	2800      	cmp	r0, #0
 8005f70:	f43f af09 	beq.w	8005d86 <_strtod_l+0x43e>
 8005f74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f78:	2a00      	cmp	r2, #0
 8005f7a:	eba3 0308 	sub.w	r3, r3, r8
 8005f7e:	bfa8      	it	ge
 8005f80:	2300      	movge	r3, #0
 8005f82:	9312      	str	r3, [sp, #72]	@ 0x48
 8005f84:	2400      	movs	r4, #0
 8005f86:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005f8a:	9316      	str	r3, [sp, #88]	@ 0x58
 8005f8c:	46a0      	mov	r8, r4
 8005f8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f90:	9805      	ldr	r0, [sp, #20]
 8005f92:	6859      	ldr	r1, [r3, #4]
 8005f94:	f001 f95c 	bl	8007250 <_Balloc>
 8005f98:	4681      	mov	r9, r0
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	f43f aef7 	beq.w	8005d8e <_strtod_l+0x446>
 8005fa0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005fa2:	691a      	ldr	r2, [r3, #16]
 8005fa4:	3202      	adds	r2, #2
 8005fa6:	f103 010c 	add.w	r1, r3, #12
 8005faa:	0092      	lsls	r2, r2, #2
 8005fac:	300c      	adds	r0, #12
 8005fae:	f000 fcf4 	bl	800699a <memcpy>
 8005fb2:	ec4b ab10 	vmov	d0, sl, fp
 8005fb6:	9805      	ldr	r0, [sp, #20]
 8005fb8:	aa1c      	add	r2, sp, #112	@ 0x70
 8005fba:	a91b      	add	r1, sp, #108	@ 0x6c
 8005fbc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005fc0:	f001 fd22 	bl	8007a08 <__d2b>
 8005fc4:	901a      	str	r0, [sp, #104]	@ 0x68
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	f43f aee1 	beq.w	8005d8e <_strtod_l+0x446>
 8005fcc:	9805      	ldr	r0, [sp, #20]
 8005fce:	2101      	movs	r1, #1
 8005fd0:	f001 fa7c 	bl	80074cc <__i2b>
 8005fd4:	4680      	mov	r8, r0
 8005fd6:	b948      	cbnz	r0, 8005fec <_strtod_l+0x6a4>
 8005fd8:	f04f 0800 	mov.w	r8, #0
 8005fdc:	e6d7      	b.n	8005d8e <_strtod_l+0x446>
 8005fde:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe6:	ea03 0a0a 	and.w	sl, r3, sl
 8005fea:	e7af      	b.n	8005f4c <_strtod_l+0x604>
 8005fec:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005fee:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005ff0:	2d00      	cmp	r5, #0
 8005ff2:	bfab      	itete	ge
 8005ff4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005ff6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005ff8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005ffa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005ffc:	bfac      	ite	ge
 8005ffe:	18ef      	addge	r7, r5, r3
 8006000:	1b5e      	sublt	r6, r3, r5
 8006002:	9b08      	ldr	r3, [sp, #32]
 8006004:	1aed      	subs	r5, r5, r3
 8006006:	4415      	add	r5, r2
 8006008:	4b65      	ldr	r3, [pc, #404]	@ (80061a0 <_strtod_l+0x858>)
 800600a:	3d01      	subs	r5, #1
 800600c:	429d      	cmp	r5, r3
 800600e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006012:	da50      	bge.n	80060b6 <_strtod_l+0x76e>
 8006014:	1b5b      	subs	r3, r3, r5
 8006016:	2b1f      	cmp	r3, #31
 8006018:	eba2 0203 	sub.w	r2, r2, r3
 800601c:	f04f 0101 	mov.w	r1, #1
 8006020:	dc3d      	bgt.n	800609e <_strtod_l+0x756>
 8006022:	fa01 f303 	lsl.w	r3, r1, r3
 8006026:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006028:	2300      	movs	r3, #0
 800602a:	9310      	str	r3, [sp, #64]	@ 0x40
 800602c:	18bd      	adds	r5, r7, r2
 800602e:	9b08      	ldr	r3, [sp, #32]
 8006030:	42af      	cmp	r7, r5
 8006032:	4416      	add	r6, r2
 8006034:	441e      	add	r6, r3
 8006036:	463b      	mov	r3, r7
 8006038:	bfa8      	it	ge
 800603a:	462b      	movge	r3, r5
 800603c:	42b3      	cmp	r3, r6
 800603e:	bfa8      	it	ge
 8006040:	4633      	movge	r3, r6
 8006042:	2b00      	cmp	r3, #0
 8006044:	bfc2      	ittt	gt
 8006046:	1aed      	subgt	r5, r5, r3
 8006048:	1af6      	subgt	r6, r6, r3
 800604a:	1aff      	subgt	r7, r7, r3
 800604c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800604e:	2b00      	cmp	r3, #0
 8006050:	dd16      	ble.n	8006080 <_strtod_l+0x738>
 8006052:	4641      	mov	r1, r8
 8006054:	9805      	ldr	r0, [sp, #20]
 8006056:	461a      	mov	r2, r3
 8006058:	f001 faf0 	bl	800763c <__pow5mult>
 800605c:	4680      	mov	r8, r0
 800605e:	2800      	cmp	r0, #0
 8006060:	d0ba      	beq.n	8005fd8 <_strtod_l+0x690>
 8006062:	4601      	mov	r1, r0
 8006064:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006066:	9805      	ldr	r0, [sp, #20]
 8006068:	f001 fa46 	bl	80074f8 <__multiply>
 800606c:	900a      	str	r0, [sp, #40]	@ 0x28
 800606e:	2800      	cmp	r0, #0
 8006070:	f43f ae8d 	beq.w	8005d8e <_strtod_l+0x446>
 8006074:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006076:	9805      	ldr	r0, [sp, #20]
 8006078:	f001 f92a 	bl	80072d0 <_Bfree>
 800607c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800607e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006080:	2d00      	cmp	r5, #0
 8006082:	dc1d      	bgt.n	80060c0 <_strtod_l+0x778>
 8006084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006086:	2b00      	cmp	r3, #0
 8006088:	dd23      	ble.n	80060d2 <_strtod_l+0x78a>
 800608a:	4649      	mov	r1, r9
 800608c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800608e:	9805      	ldr	r0, [sp, #20]
 8006090:	f001 fad4 	bl	800763c <__pow5mult>
 8006094:	4681      	mov	r9, r0
 8006096:	b9e0      	cbnz	r0, 80060d2 <_strtod_l+0x78a>
 8006098:	f04f 0900 	mov.w	r9, #0
 800609c:	e677      	b.n	8005d8e <_strtod_l+0x446>
 800609e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80060a2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80060a6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80060aa:	35e2      	adds	r5, #226	@ 0xe2
 80060ac:	fa01 f305 	lsl.w	r3, r1, r5
 80060b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80060b2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80060b4:	e7ba      	b.n	800602c <_strtod_l+0x6e4>
 80060b6:	2300      	movs	r3, #0
 80060b8:	9310      	str	r3, [sp, #64]	@ 0x40
 80060ba:	2301      	movs	r3, #1
 80060bc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80060be:	e7b5      	b.n	800602c <_strtod_l+0x6e4>
 80060c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80060c2:	9805      	ldr	r0, [sp, #20]
 80060c4:	462a      	mov	r2, r5
 80060c6:	f001 fb13 	bl	80076f0 <__lshift>
 80060ca:	901a      	str	r0, [sp, #104]	@ 0x68
 80060cc:	2800      	cmp	r0, #0
 80060ce:	d1d9      	bne.n	8006084 <_strtod_l+0x73c>
 80060d0:	e65d      	b.n	8005d8e <_strtod_l+0x446>
 80060d2:	2e00      	cmp	r6, #0
 80060d4:	dd07      	ble.n	80060e6 <_strtod_l+0x79e>
 80060d6:	4649      	mov	r1, r9
 80060d8:	9805      	ldr	r0, [sp, #20]
 80060da:	4632      	mov	r2, r6
 80060dc:	f001 fb08 	bl	80076f0 <__lshift>
 80060e0:	4681      	mov	r9, r0
 80060e2:	2800      	cmp	r0, #0
 80060e4:	d0d8      	beq.n	8006098 <_strtod_l+0x750>
 80060e6:	2f00      	cmp	r7, #0
 80060e8:	dd08      	ble.n	80060fc <_strtod_l+0x7b4>
 80060ea:	4641      	mov	r1, r8
 80060ec:	9805      	ldr	r0, [sp, #20]
 80060ee:	463a      	mov	r2, r7
 80060f0:	f001 fafe 	bl	80076f0 <__lshift>
 80060f4:	4680      	mov	r8, r0
 80060f6:	2800      	cmp	r0, #0
 80060f8:	f43f ae49 	beq.w	8005d8e <_strtod_l+0x446>
 80060fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80060fe:	9805      	ldr	r0, [sp, #20]
 8006100:	464a      	mov	r2, r9
 8006102:	f001 fb7d 	bl	8007800 <__mdiff>
 8006106:	4604      	mov	r4, r0
 8006108:	2800      	cmp	r0, #0
 800610a:	f43f ae40 	beq.w	8005d8e <_strtod_l+0x446>
 800610e:	68c3      	ldr	r3, [r0, #12]
 8006110:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006112:	2300      	movs	r3, #0
 8006114:	60c3      	str	r3, [r0, #12]
 8006116:	4641      	mov	r1, r8
 8006118:	f001 fb56 	bl	80077c8 <__mcmp>
 800611c:	2800      	cmp	r0, #0
 800611e:	da45      	bge.n	80061ac <_strtod_l+0x864>
 8006120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006122:	ea53 030a 	orrs.w	r3, r3, sl
 8006126:	d16b      	bne.n	8006200 <_strtod_l+0x8b8>
 8006128:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800612c:	2b00      	cmp	r3, #0
 800612e:	d167      	bne.n	8006200 <_strtod_l+0x8b8>
 8006130:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006134:	0d1b      	lsrs	r3, r3, #20
 8006136:	051b      	lsls	r3, r3, #20
 8006138:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800613c:	d960      	bls.n	8006200 <_strtod_l+0x8b8>
 800613e:	6963      	ldr	r3, [r4, #20]
 8006140:	b913      	cbnz	r3, 8006148 <_strtod_l+0x800>
 8006142:	6923      	ldr	r3, [r4, #16]
 8006144:	2b01      	cmp	r3, #1
 8006146:	dd5b      	ble.n	8006200 <_strtod_l+0x8b8>
 8006148:	4621      	mov	r1, r4
 800614a:	2201      	movs	r2, #1
 800614c:	9805      	ldr	r0, [sp, #20]
 800614e:	f001 facf 	bl	80076f0 <__lshift>
 8006152:	4641      	mov	r1, r8
 8006154:	4604      	mov	r4, r0
 8006156:	f001 fb37 	bl	80077c8 <__mcmp>
 800615a:	2800      	cmp	r0, #0
 800615c:	dd50      	ble.n	8006200 <_strtod_l+0x8b8>
 800615e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006162:	9a08      	ldr	r2, [sp, #32]
 8006164:	0d1b      	lsrs	r3, r3, #20
 8006166:	051b      	lsls	r3, r3, #20
 8006168:	2a00      	cmp	r2, #0
 800616a:	d06a      	beq.n	8006242 <_strtod_l+0x8fa>
 800616c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006170:	d867      	bhi.n	8006242 <_strtod_l+0x8fa>
 8006172:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006176:	f67f ae9d 	bls.w	8005eb4 <_strtod_l+0x56c>
 800617a:	4b0a      	ldr	r3, [pc, #40]	@ (80061a4 <_strtod_l+0x85c>)
 800617c:	4650      	mov	r0, sl
 800617e:	4659      	mov	r1, fp
 8006180:	2200      	movs	r2, #0
 8006182:	f7fa fa61 	bl	8000648 <__aeabi_dmul>
 8006186:	4b08      	ldr	r3, [pc, #32]	@ (80061a8 <_strtod_l+0x860>)
 8006188:	400b      	ands	r3, r1
 800618a:	4682      	mov	sl, r0
 800618c:	468b      	mov	fp, r1
 800618e:	2b00      	cmp	r3, #0
 8006190:	f47f ae08 	bne.w	8005da4 <_strtod_l+0x45c>
 8006194:	9a05      	ldr	r2, [sp, #20]
 8006196:	2322      	movs	r3, #34	@ 0x22
 8006198:	6013      	str	r3, [r2, #0]
 800619a:	e603      	b.n	8005da4 <_strtod_l+0x45c>
 800619c:	08008c70 	.word	0x08008c70
 80061a0:	fffffc02 	.word	0xfffffc02
 80061a4:	39500000 	.word	0x39500000
 80061a8:	7ff00000 	.word	0x7ff00000
 80061ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80061b0:	d165      	bne.n	800627e <_strtod_l+0x936>
 80061b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80061b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80061b8:	b35a      	cbz	r2, 8006212 <_strtod_l+0x8ca>
 80061ba:	4a9f      	ldr	r2, [pc, #636]	@ (8006438 <_strtod_l+0xaf0>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d12b      	bne.n	8006218 <_strtod_l+0x8d0>
 80061c0:	9b08      	ldr	r3, [sp, #32]
 80061c2:	4651      	mov	r1, sl
 80061c4:	b303      	cbz	r3, 8006208 <_strtod_l+0x8c0>
 80061c6:	4b9d      	ldr	r3, [pc, #628]	@ (800643c <_strtod_l+0xaf4>)
 80061c8:	465a      	mov	r2, fp
 80061ca:	4013      	ands	r3, r2
 80061cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80061d0:	f04f 32ff 	mov.w	r2, #4294967295
 80061d4:	d81b      	bhi.n	800620e <_strtod_l+0x8c6>
 80061d6:	0d1b      	lsrs	r3, r3, #20
 80061d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80061dc:	fa02 f303 	lsl.w	r3, r2, r3
 80061e0:	4299      	cmp	r1, r3
 80061e2:	d119      	bne.n	8006218 <_strtod_l+0x8d0>
 80061e4:	4b96      	ldr	r3, [pc, #600]	@ (8006440 <_strtod_l+0xaf8>)
 80061e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d102      	bne.n	80061f2 <_strtod_l+0x8aa>
 80061ec:	3101      	adds	r1, #1
 80061ee:	f43f adce 	beq.w	8005d8e <_strtod_l+0x446>
 80061f2:	4b92      	ldr	r3, [pc, #584]	@ (800643c <_strtod_l+0xaf4>)
 80061f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061f6:	401a      	ands	r2, r3
 80061f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80061fc:	f04f 0a00 	mov.w	sl, #0
 8006200:	9b08      	ldr	r3, [sp, #32]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1b9      	bne.n	800617a <_strtod_l+0x832>
 8006206:	e5cd      	b.n	8005da4 <_strtod_l+0x45c>
 8006208:	f04f 33ff 	mov.w	r3, #4294967295
 800620c:	e7e8      	b.n	80061e0 <_strtod_l+0x898>
 800620e:	4613      	mov	r3, r2
 8006210:	e7e6      	b.n	80061e0 <_strtod_l+0x898>
 8006212:	ea53 030a 	orrs.w	r3, r3, sl
 8006216:	d0a2      	beq.n	800615e <_strtod_l+0x816>
 8006218:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800621a:	b1db      	cbz	r3, 8006254 <_strtod_l+0x90c>
 800621c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800621e:	4213      	tst	r3, r2
 8006220:	d0ee      	beq.n	8006200 <_strtod_l+0x8b8>
 8006222:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006224:	9a08      	ldr	r2, [sp, #32]
 8006226:	4650      	mov	r0, sl
 8006228:	4659      	mov	r1, fp
 800622a:	b1bb      	cbz	r3, 800625c <_strtod_l+0x914>
 800622c:	f7ff fb6e 	bl	800590c <sulp>
 8006230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006234:	ec53 2b10 	vmov	r2, r3, d0
 8006238:	f7fa f850 	bl	80002dc <__adddf3>
 800623c:	4682      	mov	sl, r0
 800623e:	468b      	mov	fp, r1
 8006240:	e7de      	b.n	8006200 <_strtod_l+0x8b8>
 8006242:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006246:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800624a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800624e:	f04f 3aff 	mov.w	sl, #4294967295
 8006252:	e7d5      	b.n	8006200 <_strtod_l+0x8b8>
 8006254:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006256:	ea13 0f0a 	tst.w	r3, sl
 800625a:	e7e1      	b.n	8006220 <_strtod_l+0x8d8>
 800625c:	f7ff fb56 	bl	800590c <sulp>
 8006260:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006264:	ec53 2b10 	vmov	r2, r3, d0
 8006268:	f7fa f836 	bl	80002d8 <__aeabi_dsub>
 800626c:	2200      	movs	r2, #0
 800626e:	2300      	movs	r3, #0
 8006270:	4682      	mov	sl, r0
 8006272:	468b      	mov	fp, r1
 8006274:	f7fa fc50 	bl	8000b18 <__aeabi_dcmpeq>
 8006278:	2800      	cmp	r0, #0
 800627a:	d0c1      	beq.n	8006200 <_strtod_l+0x8b8>
 800627c:	e61a      	b.n	8005eb4 <_strtod_l+0x56c>
 800627e:	4641      	mov	r1, r8
 8006280:	4620      	mov	r0, r4
 8006282:	f001 fc19 	bl	8007ab8 <__ratio>
 8006286:	ec57 6b10 	vmov	r6, r7, d0
 800628a:	2200      	movs	r2, #0
 800628c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006290:	4630      	mov	r0, r6
 8006292:	4639      	mov	r1, r7
 8006294:	f7fa fc54 	bl	8000b40 <__aeabi_dcmple>
 8006298:	2800      	cmp	r0, #0
 800629a:	d06f      	beq.n	800637c <_strtod_l+0xa34>
 800629c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d17a      	bne.n	8006398 <_strtod_l+0xa50>
 80062a2:	f1ba 0f00 	cmp.w	sl, #0
 80062a6:	d158      	bne.n	800635a <_strtod_l+0xa12>
 80062a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d15a      	bne.n	8006368 <_strtod_l+0xa20>
 80062b2:	4b64      	ldr	r3, [pc, #400]	@ (8006444 <_strtod_l+0xafc>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	4630      	mov	r0, r6
 80062b8:	4639      	mov	r1, r7
 80062ba:	f7fa fc37 	bl	8000b2c <__aeabi_dcmplt>
 80062be:	2800      	cmp	r0, #0
 80062c0:	d159      	bne.n	8006376 <_strtod_l+0xa2e>
 80062c2:	4630      	mov	r0, r6
 80062c4:	4639      	mov	r1, r7
 80062c6:	4b60      	ldr	r3, [pc, #384]	@ (8006448 <_strtod_l+0xb00>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	f7fa f9bd 	bl	8000648 <__aeabi_dmul>
 80062ce:	4606      	mov	r6, r0
 80062d0:	460f      	mov	r7, r1
 80062d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80062d6:	9606      	str	r6, [sp, #24]
 80062d8:	9307      	str	r3, [sp, #28]
 80062da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062de:	4d57      	ldr	r5, [pc, #348]	@ (800643c <_strtod_l+0xaf4>)
 80062e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80062e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062e6:	401d      	ands	r5, r3
 80062e8:	4b58      	ldr	r3, [pc, #352]	@ (800644c <_strtod_l+0xb04>)
 80062ea:	429d      	cmp	r5, r3
 80062ec:	f040 80b2 	bne.w	8006454 <_strtod_l+0xb0c>
 80062f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80062f6:	ec4b ab10 	vmov	d0, sl, fp
 80062fa:	f001 fb15 	bl	8007928 <__ulp>
 80062fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006302:	ec51 0b10 	vmov	r0, r1, d0
 8006306:	f7fa f99f 	bl	8000648 <__aeabi_dmul>
 800630a:	4652      	mov	r2, sl
 800630c:	465b      	mov	r3, fp
 800630e:	f7f9 ffe5 	bl	80002dc <__adddf3>
 8006312:	460b      	mov	r3, r1
 8006314:	4949      	ldr	r1, [pc, #292]	@ (800643c <_strtod_l+0xaf4>)
 8006316:	4a4e      	ldr	r2, [pc, #312]	@ (8006450 <_strtod_l+0xb08>)
 8006318:	4019      	ands	r1, r3
 800631a:	4291      	cmp	r1, r2
 800631c:	4682      	mov	sl, r0
 800631e:	d942      	bls.n	80063a6 <_strtod_l+0xa5e>
 8006320:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006322:	4b47      	ldr	r3, [pc, #284]	@ (8006440 <_strtod_l+0xaf8>)
 8006324:	429a      	cmp	r2, r3
 8006326:	d103      	bne.n	8006330 <_strtod_l+0x9e8>
 8006328:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800632a:	3301      	adds	r3, #1
 800632c:	f43f ad2f 	beq.w	8005d8e <_strtod_l+0x446>
 8006330:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006440 <_strtod_l+0xaf8>
 8006334:	f04f 3aff 	mov.w	sl, #4294967295
 8006338:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800633a:	9805      	ldr	r0, [sp, #20]
 800633c:	f000 ffc8 	bl	80072d0 <_Bfree>
 8006340:	9805      	ldr	r0, [sp, #20]
 8006342:	4649      	mov	r1, r9
 8006344:	f000 ffc4 	bl	80072d0 <_Bfree>
 8006348:	9805      	ldr	r0, [sp, #20]
 800634a:	4641      	mov	r1, r8
 800634c:	f000 ffc0 	bl	80072d0 <_Bfree>
 8006350:	9805      	ldr	r0, [sp, #20]
 8006352:	4621      	mov	r1, r4
 8006354:	f000 ffbc 	bl	80072d0 <_Bfree>
 8006358:	e619      	b.n	8005f8e <_strtod_l+0x646>
 800635a:	f1ba 0f01 	cmp.w	sl, #1
 800635e:	d103      	bne.n	8006368 <_strtod_l+0xa20>
 8006360:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006362:	2b00      	cmp	r3, #0
 8006364:	f43f ada6 	beq.w	8005eb4 <_strtod_l+0x56c>
 8006368:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006418 <_strtod_l+0xad0>
 800636c:	4f35      	ldr	r7, [pc, #212]	@ (8006444 <_strtod_l+0xafc>)
 800636e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006372:	2600      	movs	r6, #0
 8006374:	e7b1      	b.n	80062da <_strtod_l+0x992>
 8006376:	4f34      	ldr	r7, [pc, #208]	@ (8006448 <_strtod_l+0xb00>)
 8006378:	2600      	movs	r6, #0
 800637a:	e7aa      	b.n	80062d2 <_strtod_l+0x98a>
 800637c:	4b32      	ldr	r3, [pc, #200]	@ (8006448 <_strtod_l+0xb00>)
 800637e:	4630      	mov	r0, r6
 8006380:	4639      	mov	r1, r7
 8006382:	2200      	movs	r2, #0
 8006384:	f7fa f960 	bl	8000648 <__aeabi_dmul>
 8006388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800638a:	4606      	mov	r6, r0
 800638c:	460f      	mov	r7, r1
 800638e:	2b00      	cmp	r3, #0
 8006390:	d09f      	beq.n	80062d2 <_strtod_l+0x98a>
 8006392:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006396:	e7a0      	b.n	80062da <_strtod_l+0x992>
 8006398:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006420 <_strtod_l+0xad8>
 800639c:	ed8d 7b06 	vstr	d7, [sp, #24]
 80063a0:	ec57 6b17 	vmov	r6, r7, d7
 80063a4:	e799      	b.n	80062da <_strtod_l+0x992>
 80063a6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80063aa:	9b08      	ldr	r3, [sp, #32]
 80063ac:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1c1      	bne.n	8006338 <_strtod_l+0x9f0>
 80063b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80063b8:	0d1b      	lsrs	r3, r3, #20
 80063ba:	051b      	lsls	r3, r3, #20
 80063bc:	429d      	cmp	r5, r3
 80063be:	d1bb      	bne.n	8006338 <_strtod_l+0x9f0>
 80063c0:	4630      	mov	r0, r6
 80063c2:	4639      	mov	r1, r7
 80063c4:	f7fa fc62 	bl	8000c8c <__aeabi_d2lz>
 80063c8:	f7fa f910 	bl	80005ec <__aeabi_l2d>
 80063cc:	4602      	mov	r2, r0
 80063ce:	460b      	mov	r3, r1
 80063d0:	4630      	mov	r0, r6
 80063d2:	4639      	mov	r1, r7
 80063d4:	f7f9 ff80 	bl	80002d8 <__aeabi_dsub>
 80063d8:	460b      	mov	r3, r1
 80063da:	4602      	mov	r2, r0
 80063dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80063e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80063e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063e6:	ea46 060a 	orr.w	r6, r6, sl
 80063ea:	431e      	orrs	r6, r3
 80063ec:	d06f      	beq.n	80064ce <_strtod_l+0xb86>
 80063ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8006428 <_strtod_l+0xae0>)
 80063f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f4:	f7fa fb9a 	bl	8000b2c <__aeabi_dcmplt>
 80063f8:	2800      	cmp	r0, #0
 80063fa:	f47f acd3 	bne.w	8005da4 <_strtod_l+0x45c>
 80063fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8006430 <_strtod_l+0xae8>)
 8006400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006404:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006408:	f7fa fbae 	bl	8000b68 <__aeabi_dcmpgt>
 800640c:	2800      	cmp	r0, #0
 800640e:	d093      	beq.n	8006338 <_strtod_l+0x9f0>
 8006410:	e4c8      	b.n	8005da4 <_strtod_l+0x45c>
 8006412:	bf00      	nop
 8006414:	f3af 8000 	nop.w
 8006418:	00000000 	.word	0x00000000
 800641c:	bff00000 	.word	0xbff00000
 8006420:	00000000 	.word	0x00000000
 8006424:	3ff00000 	.word	0x3ff00000
 8006428:	94a03595 	.word	0x94a03595
 800642c:	3fdfffff 	.word	0x3fdfffff
 8006430:	35afe535 	.word	0x35afe535
 8006434:	3fe00000 	.word	0x3fe00000
 8006438:	000fffff 	.word	0x000fffff
 800643c:	7ff00000 	.word	0x7ff00000
 8006440:	7fefffff 	.word	0x7fefffff
 8006444:	3ff00000 	.word	0x3ff00000
 8006448:	3fe00000 	.word	0x3fe00000
 800644c:	7fe00000 	.word	0x7fe00000
 8006450:	7c9fffff 	.word	0x7c9fffff
 8006454:	9b08      	ldr	r3, [sp, #32]
 8006456:	b323      	cbz	r3, 80064a2 <_strtod_l+0xb5a>
 8006458:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800645c:	d821      	bhi.n	80064a2 <_strtod_l+0xb5a>
 800645e:	a328      	add	r3, pc, #160	@ (adr r3, 8006500 <_strtod_l+0xbb8>)
 8006460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006464:	4630      	mov	r0, r6
 8006466:	4639      	mov	r1, r7
 8006468:	f7fa fb6a 	bl	8000b40 <__aeabi_dcmple>
 800646c:	b1a0      	cbz	r0, 8006498 <_strtod_l+0xb50>
 800646e:	4639      	mov	r1, r7
 8006470:	4630      	mov	r0, r6
 8006472:	f7fa fb83 	bl	8000b7c <__aeabi_d2uiz>
 8006476:	2801      	cmp	r0, #1
 8006478:	bf38      	it	cc
 800647a:	2001      	movcc	r0, #1
 800647c:	f7fa f86a 	bl	8000554 <__aeabi_ui2d>
 8006480:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006482:	4606      	mov	r6, r0
 8006484:	460f      	mov	r7, r1
 8006486:	b9fb      	cbnz	r3, 80064c8 <_strtod_l+0xb80>
 8006488:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800648c:	9014      	str	r0, [sp, #80]	@ 0x50
 800648e:	9315      	str	r3, [sp, #84]	@ 0x54
 8006490:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8006494:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006498:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800649a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800649e:	1b5b      	subs	r3, r3, r5
 80064a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80064a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80064a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80064aa:	f001 fa3d 	bl	8007928 <__ulp>
 80064ae:	4650      	mov	r0, sl
 80064b0:	ec53 2b10 	vmov	r2, r3, d0
 80064b4:	4659      	mov	r1, fp
 80064b6:	f7fa f8c7 	bl	8000648 <__aeabi_dmul>
 80064ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80064be:	f7f9 ff0d 	bl	80002dc <__adddf3>
 80064c2:	4682      	mov	sl, r0
 80064c4:	468b      	mov	fp, r1
 80064c6:	e770      	b.n	80063aa <_strtod_l+0xa62>
 80064c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80064cc:	e7e0      	b.n	8006490 <_strtod_l+0xb48>
 80064ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8006508 <_strtod_l+0xbc0>)
 80064d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d4:	f7fa fb2a 	bl	8000b2c <__aeabi_dcmplt>
 80064d8:	e798      	b.n	800640c <_strtod_l+0xac4>
 80064da:	2300      	movs	r3, #0
 80064dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80064de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80064e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80064e2:	6013      	str	r3, [r2, #0]
 80064e4:	f7ff ba6d 	b.w	80059c2 <_strtod_l+0x7a>
 80064e8:	2a65      	cmp	r2, #101	@ 0x65
 80064ea:	f43f ab68 	beq.w	8005bbe <_strtod_l+0x276>
 80064ee:	2a45      	cmp	r2, #69	@ 0x45
 80064f0:	f43f ab65 	beq.w	8005bbe <_strtod_l+0x276>
 80064f4:	2301      	movs	r3, #1
 80064f6:	f7ff bba0 	b.w	8005c3a <_strtod_l+0x2f2>
 80064fa:	bf00      	nop
 80064fc:	f3af 8000 	nop.w
 8006500:	ffc00000 	.word	0xffc00000
 8006504:	41dfffff 	.word	0x41dfffff
 8006508:	94a03595 	.word	0x94a03595
 800650c:	3fcfffff 	.word	0x3fcfffff

08006510 <strtod>:
 8006510:	460a      	mov	r2, r1
 8006512:	4601      	mov	r1, r0
 8006514:	4802      	ldr	r0, [pc, #8]	@ (8006520 <strtod+0x10>)
 8006516:	4b03      	ldr	r3, [pc, #12]	@ (8006524 <strtod+0x14>)
 8006518:	6800      	ldr	r0, [r0, #0]
 800651a:	f7ff ba15 	b.w	8005948 <_strtod_l>
 800651e:	bf00      	nop
 8006520:	20000194 	.word	0x20000194
 8006524:	20000028 	.word	0x20000028

08006528 <_strtol_l.isra.0>:
 8006528:	2b24      	cmp	r3, #36	@ 0x24
 800652a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800652e:	4686      	mov	lr, r0
 8006530:	4690      	mov	r8, r2
 8006532:	d801      	bhi.n	8006538 <_strtol_l.isra.0+0x10>
 8006534:	2b01      	cmp	r3, #1
 8006536:	d106      	bne.n	8006546 <_strtol_l.isra.0+0x1e>
 8006538:	f000 fa02 	bl	8006940 <__errno>
 800653c:	2316      	movs	r3, #22
 800653e:	6003      	str	r3, [r0, #0]
 8006540:	2000      	movs	r0, #0
 8006542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006546:	4834      	ldr	r0, [pc, #208]	@ (8006618 <_strtol_l.isra.0+0xf0>)
 8006548:	460d      	mov	r5, r1
 800654a:	462a      	mov	r2, r5
 800654c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006550:	5d06      	ldrb	r6, [r0, r4]
 8006552:	f016 0608 	ands.w	r6, r6, #8
 8006556:	d1f8      	bne.n	800654a <_strtol_l.isra.0+0x22>
 8006558:	2c2d      	cmp	r4, #45	@ 0x2d
 800655a:	d110      	bne.n	800657e <_strtol_l.isra.0+0x56>
 800655c:	782c      	ldrb	r4, [r5, #0]
 800655e:	2601      	movs	r6, #1
 8006560:	1c95      	adds	r5, r2, #2
 8006562:	f033 0210 	bics.w	r2, r3, #16
 8006566:	d115      	bne.n	8006594 <_strtol_l.isra.0+0x6c>
 8006568:	2c30      	cmp	r4, #48	@ 0x30
 800656a:	d10d      	bne.n	8006588 <_strtol_l.isra.0+0x60>
 800656c:	782a      	ldrb	r2, [r5, #0]
 800656e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006572:	2a58      	cmp	r2, #88	@ 0x58
 8006574:	d108      	bne.n	8006588 <_strtol_l.isra.0+0x60>
 8006576:	786c      	ldrb	r4, [r5, #1]
 8006578:	3502      	adds	r5, #2
 800657a:	2310      	movs	r3, #16
 800657c:	e00a      	b.n	8006594 <_strtol_l.isra.0+0x6c>
 800657e:	2c2b      	cmp	r4, #43	@ 0x2b
 8006580:	bf04      	itt	eq
 8006582:	782c      	ldrbeq	r4, [r5, #0]
 8006584:	1c95      	addeq	r5, r2, #2
 8006586:	e7ec      	b.n	8006562 <_strtol_l.isra.0+0x3a>
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1f6      	bne.n	800657a <_strtol_l.isra.0+0x52>
 800658c:	2c30      	cmp	r4, #48	@ 0x30
 800658e:	bf14      	ite	ne
 8006590:	230a      	movne	r3, #10
 8006592:	2308      	moveq	r3, #8
 8006594:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006598:	f10c 3cff 	add.w	ip, ip, #4294967295
 800659c:	2200      	movs	r2, #0
 800659e:	fbbc f9f3 	udiv	r9, ip, r3
 80065a2:	4610      	mov	r0, r2
 80065a4:	fb03 ca19 	mls	sl, r3, r9, ip
 80065a8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80065ac:	2f09      	cmp	r7, #9
 80065ae:	d80f      	bhi.n	80065d0 <_strtol_l.isra.0+0xa8>
 80065b0:	463c      	mov	r4, r7
 80065b2:	42a3      	cmp	r3, r4
 80065b4:	dd1b      	ble.n	80065ee <_strtol_l.isra.0+0xc6>
 80065b6:	1c57      	adds	r7, r2, #1
 80065b8:	d007      	beq.n	80065ca <_strtol_l.isra.0+0xa2>
 80065ba:	4581      	cmp	r9, r0
 80065bc:	d314      	bcc.n	80065e8 <_strtol_l.isra.0+0xc0>
 80065be:	d101      	bne.n	80065c4 <_strtol_l.isra.0+0x9c>
 80065c0:	45a2      	cmp	sl, r4
 80065c2:	db11      	blt.n	80065e8 <_strtol_l.isra.0+0xc0>
 80065c4:	fb00 4003 	mla	r0, r0, r3, r4
 80065c8:	2201      	movs	r2, #1
 80065ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80065ce:	e7eb      	b.n	80065a8 <_strtol_l.isra.0+0x80>
 80065d0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80065d4:	2f19      	cmp	r7, #25
 80065d6:	d801      	bhi.n	80065dc <_strtol_l.isra.0+0xb4>
 80065d8:	3c37      	subs	r4, #55	@ 0x37
 80065da:	e7ea      	b.n	80065b2 <_strtol_l.isra.0+0x8a>
 80065dc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80065e0:	2f19      	cmp	r7, #25
 80065e2:	d804      	bhi.n	80065ee <_strtol_l.isra.0+0xc6>
 80065e4:	3c57      	subs	r4, #87	@ 0x57
 80065e6:	e7e4      	b.n	80065b2 <_strtol_l.isra.0+0x8a>
 80065e8:	f04f 32ff 	mov.w	r2, #4294967295
 80065ec:	e7ed      	b.n	80065ca <_strtol_l.isra.0+0xa2>
 80065ee:	1c53      	adds	r3, r2, #1
 80065f0:	d108      	bne.n	8006604 <_strtol_l.isra.0+0xdc>
 80065f2:	2322      	movs	r3, #34	@ 0x22
 80065f4:	f8ce 3000 	str.w	r3, [lr]
 80065f8:	4660      	mov	r0, ip
 80065fa:	f1b8 0f00 	cmp.w	r8, #0
 80065fe:	d0a0      	beq.n	8006542 <_strtol_l.isra.0+0x1a>
 8006600:	1e69      	subs	r1, r5, #1
 8006602:	e006      	b.n	8006612 <_strtol_l.isra.0+0xea>
 8006604:	b106      	cbz	r6, 8006608 <_strtol_l.isra.0+0xe0>
 8006606:	4240      	negs	r0, r0
 8006608:	f1b8 0f00 	cmp.w	r8, #0
 800660c:	d099      	beq.n	8006542 <_strtol_l.isra.0+0x1a>
 800660e:	2a00      	cmp	r2, #0
 8006610:	d1f6      	bne.n	8006600 <_strtol_l.isra.0+0xd8>
 8006612:	f8c8 1000 	str.w	r1, [r8]
 8006616:	e794      	b.n	8006542 <_strtol_l.isra.0+0x1a>
 8006618:	08008c99 	.word	0x08008c99

0800661c <strtol>:
 800661c:	4613      	mov	r3, r2
 800661e:	460a      	mov	r2, r1
 8006620:	4601      	mov	r1, r0
 8006622:	4802      	ldr	r0, [pc, #8]	@ (800662c <strtol+0x10>)
 8006624:	6800      	ldr	r0, [r0, #0]
 8006626:	f7ff bf7f 	b.w	8006528 <_strtol_l.isra.0>
 800662a:	bf00      	nop
 800662c:	20000194 	.word	0x20000194

08006630 <std>:
 8006630:	2300      	movs	r3, #0
 8006632:	b510      	push	{r4, lr}
 8006634:	4604      	mov	r4, r0
 8006636:	e9c0 3300 	strd	r3, r3, [r0]
 800663a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800663e:	6083      	str	r3, [r0, #8]
 8006640:	8181      	strh	r1, [r0, #12]
 8006642:	6643      	str	r3, [r0, #100]	@ 0x64
 8006644:	81c2      	strh	r2, [r0, #14]
 8006646:	6183      	str	r3, [r0, #24]
 8006648:	4619      	mov	r1, r3
 800664a:	2208      	movs	r2, #8
 800664c:	305c      	adds	r0, #92	@ 0x5c
 800664e:	f000 f916 	bl	800687e <memset>
 8006652:	4b0d      	ldr	r3, [pc, #52]	@ (8006688 <std+0x58>)
 8006654:	6263      	str	r3, [r4, #36]	@ 0x24
 8006656:	4b0d      	ldr	r3, [pc, #52]	@ (800668c <std+0x5c>)
 8006658:	62a3      	str	r3, [r4, #40]	@ 0x28
 800665a:	4b0d      	ldr	r3, [pc, #52]	@ (8006690 <std+0x60>)
 800665c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800665e:	4b0d      	ldr	r3, [pc, #52]	@ (8006694 <std+0x64>)
 8006660:	6323      	str	r3, [r4, #48]	@ 0x30
 8006662:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <std+0x68>)
 8006664:	6224      	str	r4, [r4, #32]
 8006666:	429c      	cmp	r4, r3
 8006668:	d006      	beq.n	8006678 <std+0x48>
 800666a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800666e:	4294      	cmp	r4, r2
 8006670:	d002      	beq.n	8006678 <std+0x48>
 8006672:	33d0      	adds	r3, #208	@ 0xd0
 8006674:	429c      	cmp	r4, r3
 8006676:	d105      	bne.n	8006684 <std+0x54>
 8006678:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800667c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006680:	f000 b988 	b.w	8006994 <__retarget_lock_init_recursive>
 8006684:	bd10      	pop	{r4, pc}
 8006686:	bf00      	nop
 8006688:	080067f9 	.word	0x080067f9
 800668c:	0800681b 	.word	0x0800681b
 8006690:	08006853 	.word	0x08006853
 8006694:	08006877 	.word	0x08006877
 8006698:	20000500 	.word	0x20000500

0800669c <stdio_exit_handler>:
 800669c:	4a02      	ldr	r2, [pc, #8]	@ (80066a8 <stdio_exit_handler+0xc>)
 800669e:	4903      	ldr	r1, [pc, #12]	@ (80066ac <stdio_exit_handler+0x10>)
 80066a0:	4803      	ldr	r0, [pc, #12]	@ (80066b0 <stdio_exit_handler+0x14>)
 80066a2:	f000 b869 	b.w	8006778 <_fwalk_sglue>
 80066a6:	bf00      	nop
 80066a8:	2000001c 	.word	0x2000001c
 80066ac:	0800828d 	.word	0x0800828d
 80066b0:	20000198 	.word	0x20000198

080066b4 <cleanup_stdio>:
 80066b4:	6841      	ldr	r1, [r0, #4]
 80066b6:	4b0c      	ldr	r3, [pc, #48]	@ (80066e8 <cleanup_stdio+0x34>)
 80066b8:	4299      	cmp	r1, r3
 80066ba:	b510      	push	{r4, lr}
 80066bc:	4604      	mov	r4, r0
 80066be:	d001      	beq.n	80066c4 <cleanup_stdio+0x10>
 80066c0:	f001 fde4 	bl	800828c <_fflush_r>
 80066c4:	68a1      	ldr	r1, [r4, #8]
 80066c6:	4b09      	ldr	r3, [pc, #36]	@ (80066ec <cleanup_stdio+0x38>)
 80066c8:	4299      	cmp	r1, r3
 80066ca:	d002      	beq.n	80066d2 <cleanup_stdio+0x1e>
 80066cc:	4620      	mov	r0, r4
 80066ce:	f001 fddd 	bl	800828c <_fflush_r>
 80066d2:	68e1      	ldr	r1, [r4, #12]
 80066d4:	4b06      	ldr	r3, [pc, #24]	@ (80066f0 <cleanup_stdio+0x3c>)
 80066d6:	4299      	cmp	r1, r3
 80066d8:	d004      	beq.n	80066e4 <cleanup_stdio+0x30>
 80066da:	4620      	mov	r0, r4
 80066dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066e0:	f001 bdd4 	b.w	800828c <_fflush_r>
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	bf00      	nop
 80066e8:	20000500 	.word	0x20000500
 80066ec:	20000568 	.word	0x20000568
 80066f0:	200005d0 	.word	0x200005d0

080066f4 <global_stdio_init.part.0>:
 80066f4:	b510      	push	{r4, lr}
 80066f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006724 <global_stdio_init.part.0+0x30>)
 80066f8:	4c0b      	ldr	r4, [pc, #44]	@ (8006728 <global_stdio_init.part.0+0x34>)
 80066fa:	4a0c      	ldr	r2, [pc, #48]	@ (800672c <global_stdio_init.part.0+0x38>)
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	4620      	mov	r0, r4
 8006700:	2200      	movs	r2, #0
 8006702:	2104      	movs	r1, #4
 8006704:	f7ff ff94 	bl	8006630 <std>
 8006708:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800670c:	2201      	movs	r2, #1
 800670e:	2109      	movs	r1, #9
 8006710:	f7ff ff8e 	bl	8006630 <std>
 8006714:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006718:	2202      	movs	r2, #2
 800671a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800671e:	2112      	movs	r1, #18
 8006720:	f7ff bf86 	b.w	8006630 <std>
 8006724:	20000638 	.word	0x20000638
 8006728:	20000500 	.word	0x20000500
 800672c:	0800669d 	.word	0x0800669d

08006730 <__sfp_lock_acquire>:
 8006730:	4801      	ldr	r0, [pc, #4]	@ (8006738 <__sfp_lock_acquire+0x8>)
 8006732:	f000 b930 	b.w	8006996 <__retarget_lock_acquire_recursive>
 8006736:	bf00      	nop
 8006738:	20000641 	.word	0x20000641

0800673c <__sfp_lock_release>:
 800673c:	4801      	ldr	r0, [pc, #4]	@ (8006744 <__sfp_lock_release+0x8>)
 800673e:	f000 b92b 	b.w	8006998 <__retarget_lock_release_recursive>
 8006742:	bf00      	nop
 8006744:	20000641 	.word	0x20000641

08006748 <__sinit>:
 8006748:	b510      	push	{r4, lr}
 800674a:	4604      	mov	r4, r0
 800674c:	f7ff fff0 	bl	8006730 <__sfp_lock_acquire>
 8006750:	6a23      	ldr	r3, [r4, #32]
 8006752:	b11b      	cbz	r3, 800675c <__sinit+0x14>
 8006754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006758:	f7ff bff0 	b.w	800673c <__sfp_lock_release>
 800675c:	4b04      	ldr	r3, [pc, #16]	@ (8006770 <__sinit+0x28>)
 800675e:	6223      	str	r3, [r4, #32]
 8006760:	4b04      	ldr	r3, [pc, #16]	@ (8006774 <__sinit+0x2c>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1f5      	bne.n	8006754 <__sinit+0xc>
 8006768:	f7ff ffc4 	bl	80066f4 <global_stdio_init.part.0>
 800676c:	e7f2      	b.n	8006754 <__sinit+0xc>
 800676e:	bf00      	nop
 8006770:	080066b5 	.word	0x080066b5
 8006774:	20000638 	.word	0x20000638

08006778 <_fwalk_sglue>:
 8006778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800677c:	4607      	mov	r7, r0
 800677e:	4688      	mov	r8, r1
 8006780:	4614      	mov	r4, r2
 8006782:	2600      	movs	r6, #0
 8006784:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006788:	f1b9 0901 	subs.w	r9, r9, #1
 800678c:	d505      	bpl.n	800679a <_fwalk_sglue+0x22>
 800678e:	6824      	ldr	r4, [r4, #0]
 8006790:	2c00      	cmp	r4, #0
 8006792:	d1f7      	bne.n	8006784 <_fwalk_sglue+0xc>
 8006794:	4630      	mov	r0, r6
 8006796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800679a:	89ab      	ldrh	r3, [r5, #12]
 800679c:	2b01      	cmp	r3, #1
 800679e:	d907      	bls.n	80067b0 <_fwalk_sglue+0x38>
 80067a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067a4:	3301      	adds	r3, #1
 80067a6:	d003      	beq.n	80067b0 <_fwalk_sglue+0x38>
 80067a8:	4629      	mov	r1, r5
 80067aa:	4638      	mov	r0, r7
 80067ac:	47c0      	blx	r8
 80067ae:	4306      	orrs	r6, r0
 80067b0:	3568      	adds	r5, #104	@ 0x68
 80067b2:	e7e9      	b.n	8006788 <_fwalk_sglue+0x10>

080067b4 <siprintf>:
 80067b4:	b40e      	push	{r1, r2, r3}
 80067b6:	b510      	push	{r4, lr}
 80067b8:	b09d      	sub	sp, #116	@ 0x74
 80067ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 80067bc:	9002      	str	r0, [sp, #8]
 80067be:	9006      	str	r0, [sp, #24]
 80067c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80067c4:	480a      	ldr	r0, [pc, #40]	@ (80067f0 <siprintf+0x3c>)
 80067c6:	9107      	str	r1, [sp, #28]
 80067c8:	9104      	str	r1, [sp, #16]
 80067ca:	490a      	ldr	r1, [pc, #40]	@ (80067f4 <siprintf+0x40>)
 80067cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80067d0:	9105      	str	r1, [sp, #20]
 80067d2:	2400      	movs	r4, #0
 80067d4:	a902      	add	r1, sp, #8
 80067d6:	6800      	ldr	r0, [r0, #0]
 80067d8:	9301      	str	r3, [sp, #4]
 80067da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80067dc:	f001 fa4a 	bl	8007c74 <_svfiprintf_r>
 80067e0:	9b02      	ldr	r3, [sp, #8]
 80067e2:	701c      	strb	r4, [r3, #0]
 80067e4:	b01d      	add	sp, #116	@ 0x74
 80067e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067ea:	b003      	add	sp, #12
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	20000194 	.word	0x20000194
 80067f4:	ffff0208 	.word	0xffff0208

080067f8 <__sread>:
 80067f8:	b510      	push	{r4, lr}
 80067fa:	460c      	mov	r4, r1
 80067fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006800:	f000 f87a 	bl	80068f8 <_read_r>
 8006804:	2800      	cmp	r0, #0
 8006806:	bfab      	itete	ge
 8006808:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800680a:	89a3      	ldrhlt	r3, [r4, #12]
 800680c:	181b      	addge	r3, r3, r0
 800680e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006812:	bfac      	ite	ge
 8006814:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006816:	81a3      	strhlt	r3, [r4, #12]
 8006818:	bd10      	pop	{r4, pc}

0800681a <__swrite>:
 800681a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800681e:	461f      	mov	r7, r3
 8006820:	898b      	ldrh	r3, [r1, #12]
 8006822:	05db      	lsls	r3, r3, #23
 8006824:	4605      	mov	r5, r0
 8006826:	460c      	mov	r4, r1
 8006828:	4616      	mov	r6, r2
 800682a:	d505      	bpl.n	8006838 <__swrite+0x1e>
 800682c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006830:	2302      	movs	r3, #2
 8006832:	2200      	movs	r2, #0
 8006834:	f000 f84e 	bl	80068d4 <_lseek_r>
 8006838:	89a3      	ldrh	r3, [r4, #12]
 800683a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800683e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006842:	81a3      	strh	r3, [r4, #12]
 8006844:	4632      	mov	r2, r6
 8006846:	463b      	mov	r3, r7
 8006848:	4628      	mov	r0, r5
 800684a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800684e:	f000 b865 	b.w	800691c <_write_r>

08006852 <__sseek>:
 8006852:	b510      	push	{r4, lr}
 8006854:	460c      	mov	r4, r1
 8006856:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800685a:	f000 f83b 	bl	80068d4 <_lseek_r>
 800685e:	1c43      	adds	r3, r0, #1
 8006860:	89a3      	ldrh	r3, [r4, #12]
 8006862:	bf15      	itete	ne
 8006864:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006866:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800686a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800686e:	81a3      	strheq	r3, [r4, #12]
 8006870:	bf18      	it	ne
 8006872:	81a3      	strhne	r3, [r4, #12]
 8006874:	bd10      	pop	{r4, pc}

08006876 <__sclose>:
 8006876:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800687a:	f000 b81b 	b.w	80068b4 <_close_r>

0800687e <memset>:
 800687e:	4402      	add	r2, r0
 8006880:	4603      	mov	r3, r0
 8006882:	4293      	cmp	r3, r2
 8006884:	d100      	bne.n	8006888 <memset+0xa>
 8006886:	4770      	bx	lr
 8006888:	f803 1b01 	strb.w	r1, [r3], #1
 800688c:	e7f9      	b.n	8006882 <memset+0x4>

0800688e <strncmp>:
 800688e:	b510      	push	{r4, lr}
 8006890:	b16a      	cbz	r2, 80068ae <strncmp+0x20>
 8006892:	3901      	subs	r1, #1
 8006894:	1884      	adds	r4, r0, r2
 8006896:	f810 2b01 	ldrb.w	r2, [r0], #1
 800689a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800689e:	429a      	cmp	r2, r3
 80068a0:	d103      	bne.n	80068aa <strncmp+0x1c>
 80068a2:	42a0      	cmp	r0, r4
 80068a4:	d001      	beq.n	80068aa <strncmp+0x1c>
 80068a6:	2a00      	cmp	r2, #0
 80068a8:	d1f5      	bne.n	8006896 <strncmp+0x8>
 80068aa:	1ad0      	subs	r0, r2, r3
 80068ac:	bd10      	pop	{r4, pc}
 80068ae:	4610      	mov	r0, r2
 80068b0:	e7fc      	b.n	80068ac <strncmp+0x1e>
	...

080068b4 <_close_r>:
 80068b4:	b538      	push	{r3, r4, r5, lr}
 80068b6:	4d06      	ldr	r5, [pc, #24]	@ (80068d0 <_close_r+0x1c>)
 80068b8:	2300      	movs	r3, #0
 80068ba:	4604      	mov	r4, r0
 80068bc:	4608      	mov	r0, r1
 80068be:	602b      	str	r3, [r5, #0]
 80068c0:	f7fb fbf6 	bl	80020b0 <_close>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_close_r+0x1a>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_close_r+0x1a>
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	2000063c 	.word	0x2000063c

080068d4 <_lseek_r>:
 80068d4:	b538      	push	{r3, r4, r5, lr}
 80068d6:	4d07      	ldr	r5, [pc, #28]	@ (80068f4 <_lseek_r+0x20>)
 80068d8:	4604      	mov	r4, r0
 80068da:	4608      	mov	r0, r1
 80068dc:	4611      	mov	r1, r2
 80068de:	2200      	movs	r2, #0
 80068e0:	602a      	str	r2, [r5, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	f7fb fc0b 	bl	80020fe <_lseek>
 80068e8:	1c43      	adds	r3, r0, #1
 80068ea:	d102      	bne.n	80068f2 <_lseek_r+0x1e>
 80068ec:	682b      	ldr	r3, [r5, #0]
 80068ee:	b103      	cbz	r3, 80068f2 <_lseek_r+0x1e>
 80068f0:	6023      	str	r3, [r4, #0]
 80068f2:	bd38      	pop	{r3, r4, r5, pc}
 80068f4:	2000063c 	.word	0x2000063c

080068f8 <_read_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4d07      	ldr	r5, [pc, #28]	@ (8006918 <_read_r+0x20>)
 80068fc:	4604      	mov	r4, r0
 80068fe:	4608      	mov	r0, r1
 8006900:	4611      	mov	r1, r2
 8006902:	2200      	movs	r2, #0
 8006904:	602a      	str	r2, [r5, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	f7fb fb99 	bl	800203e <_read>
 800690c:	1c43      	adds	r3, r0, #1
 800690e:	d102      	bne.n	8006916 <_read_r+0x1e>
 8006910:	682b      	ldr	r3, [r5, #0]
 8006912:	b103      	cbz	r3, 8006916 <_read_r+0x1e>
 8006914:	6023      	str	r3, [r4, #0]
 8006916:	bd38      	pop	{r3, r4, r5, pc}
 8006918:	2000063c 	.word	0x2000063c

0800691c <_write_r>:
 800691c:	b538      	push	{r3, r4, r5, lr}
 800691e:	4d07      	ldr	r5, [pc, #28]	@ (800693c <_write_r+0x20>)
 8006920:	4604      	mov	r4, r0
 8006922:	4608      	mov	r0, r1
 8006924:	4611      	mov	r1, r2
 8006926:	2200      	movs	r2, #0
 8006928:	602a      	str	r2, [r5, #0]
 800692a:	461a      	mov	r2, r3
 800692c:	f7fb fba4 	bl	8002078 <_write>
 8006930:	1c43      	adds	r3, r0, #1
 8006932:	d102      	bne.n	800693a <_write_r+0x1e>
 8006934:	682b      	ldr	r3, [r5, #0]
 8006936:	b103      	cbz	r3, 800693a <_write_r+0x1e>
 8006938:	6023      	str	r3, [r4, #0]
 800693a:	bd38      	pop	{r3, r4, r5, pc}
 800693c:	2000063c 	.word	0x2000063c

08006940 <__errno>:
 8006940:	4b01      	ldr	r3, [pc, #4]	@ (8006948 <__errno+0x8>)
 8006942:	6818      	ldr	r0, [r3, #0]
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	20000194 	.word	0x20000194

0800694c <__libc_init_array>:
 800694c:	b570      	push	{r4, r5, r6, lr}
 800694e:	4d0d      	ldr	r5, [pc, #52]	@ (8006984 <__libc_init_array+0x38>)
 8006950:	4c0d      	ldr	r4, [pc, #52]	@ (8006988 <__libc_init_array+0x3c>)
 8006952:	1b64      	subs	r4, r4, r5
 8006954:	10a4      	asrs	r4, r4, #2
 8006956:	2600      	movs	r6, #0
 8006958:	42a6      	cmp	r6, r4
 800695a:	d109      	bne.n	8006970 <__libc_init_array+0x24>
 800695c:	4d0b      	ldr	r5, [pc, #44]	@ (800698c <__libc_init_array+0x40>)
 800695e:	4c0c      	ldr	r4, [pc, #48]	@ (8006990 <__libc_init_array+0x44>)
 8006960:	f002 f80c 	bl	800897c <_init>
 8006964:	1b64      	subs	r4, r4, r5
 8006966:	10a4      	asrs	r4, r4, #2
 8006968:	2600      	movs	r6, #0
 800696a:	42a6      	cmp	r6, r4
 800696c:	d105      	bne.n	800697a <__libc_init_array+0x2e>
 800696e:	bd70      	pop	{r4, r5, r6, pc}
 8006970:	f855 3b04 	ldr.w	r3, [r5], #4
 8006974:	4798      	blx	r3
 8006976:	3601      	adds	r6, #1
 8006978:	e7ee      	b.n	8006958 <__libc_init_array+0xc>
 800697a:	f855 3b04 	ldr.w	r3, [r5], #4
 800697e:	4798      	blx	r3
 8006980:	3601      	adds	r6, #1
 8006982:	e7f2      	b.n	800696a <__libc_init_array+0x1e>
 8006984:	08008ea0 	.word	0x08008ea0
 8006988:	08008ea0 	.word	0x08008ea0
 800698c:	08008ea0 	.word	0x08008ea0
 8006990:	08008ea4 	.word	0x08008ea4

08006994 <__retarget_lock_init_recursive>:
 8006994:	4770      	bx	lr

08006996 <__retarget_lock_acquire_recursive>:
 8006996:	4770      	bx	lr

08006998 <__retarget_lock_release_recursive>:
 8006998:	4770      	bx	lr

0800699a <memcpy>:
 800699a:	440a      	add	r2, r1
 800699c:	4291      	cmp	r1, r2
 800699e:	f100 33ff 	add.w	r3, r0, #4294967295
 80069a2:	d100      	bne.n	80069a6 <memcpy+0xc>
 80069a4:	4770      	bx	lr
 80069a6:	b510      	push	{r4, lr}
 80069a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069b0:	4291      	cmp	r1, r2
 80069b2:	d1f9      	bne.n	80069a8 <memcpy+0xe>
 80069b4:	bd10      	pop	{r4, pc}
	...

080069b8 <nan>:
 80069b8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80069c0 <nan+0x8>
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	00000000 	.word	0x00000000
 80069c4:	7ff80000 	.word	0x7ff80000

080069c8 <_free_r>:
 80069c8:	b538      	push	{r3, r4, r5, lr}
 80069ca:	4605      	mov	r5, r0
 80069cc:	2900      	cmp	r1, #0
 80069ce:	d041      	beq.n	8006a54 <_free_r+0x8c>
 80069d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069d4:	1f0c      	subs	r4, r1, #4
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	bfb8      	it	lt
 80069da:	18e4      	addlt	r4, r4, r3
 80069dc:	f000 fc2c 	bl	8007238 <__malloc_lock>
 80069e0:	4a1d      	ldr	r2, [pc, #116]	@ (8006a58 <_free_r+0x90>)
 80069e2:	6813      	ldr	r3, [r2, #0]
 80069e4:	b933      	cbnz	r3, 80069f4 <_free_r+0x2c>
 80069e6:	6063      	str	r3, [r4, #4]
 80069e8:	6014      	str	r4, [r2, #0]
 80069ea:	4628      	mov	r0, r5
 80069ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069f0:	f000 bc28 	b.w	8007244 <__malloc_unlock>
 80069f4:	42a3      	cmp	r3, r4
 80069f6:	d908      	bls.n	8006a0a <_free_r+0x42>
 80069f8:	6820      	ldr	r0, [r4, #0]
 80069fa:	1821      	adds	r1, r4, r0
 80069fc:	428b      	cmp	r3, r1
 80069fe:	bf01      	itttt	eq
 8006a00:	6819      	ldreq	r1, [r3, #0]
 8006a02:	685b      	ldreq	r3, [r3, #4]
 8006a04:	1809      	addeq	r1, r1, r0
 8006a06:	6021      	streq	r1, [r4, #0]
 8006a08:	e7ed      	b.n	80069e6 <_free_r+0x1e>
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	b10b      	cbz	r3, 8006a14 <_free_r+0x4c>
 8006a10:	42a3      	cmp	r3, r4
 8006a12:	d9fa      	bls.n	8006a0a <_free_r+0x42>
 8006a14:	6811      	ldr	r1, [r2, #0]
 8006a16:	1850      	adds	r0, r2, r1
 8006a18:	42a0      	cmp	r0, r4
 8006a1a:	d10b      	bne.n	8006a34 <_free_r+0x6c>
 8006a1c:	6820      	ldr	r0, [r4, #0]
 8006a1e:	4401      	add	r1, r0
 8006a20:	1850      	adds	r0, r2, r1
 8006a22:	4283      	cmp	r3, r0
 8006a24:	6011      	str	r1, [r2, #0]
 8006a26:	d1e0      	bne.n	80069ea <_free_r+0x22>
 8006a28:	6818      	ldr	r0, [r3, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	6053      	str	r3, [r2, #4]
 8006a2e:	4408      	add	r0, r1
 8006a30:	6010      	str	r0, [r2, #0]
 8006a32:	e7da      	b.n	80069ea <_free_r+0x22>
 8006a34:	d902      	bls.n	8006a3c <_free_r+0x74>
 8006a36:	230c      	movs	r3, #12
 8006a38:	602b      	str	r3, [r5, #0]
 8006a3a:	e7d6      	b.n	80069ea <_free_r+0x22>
 8006a3c:	6820      	ldr	r0, [r4, #0]
 8006a3e:	1821      	adds	r1, r4, r0
 8006a40:	428b      	cmp	r3, r1
 8006a42:	bf04      	itt	eq
 8006a44:	6819      	ldreq	r1, [r3, #0]
 8006a46:	685b      	ldreq	r3, [r3, #4]
 8006a48:	6063      	str	r3, [r4, #4]
 8006a4a:	bf04      	itt	eq
 8006a4c:	1809      	addeq	r1, r1, r0
 8006a4e:	6021      	streq	r1, [r4, #0]
 8006a50:	6054      	str	r4, [r2, #4]
 8006a52:	e7ca      	b.n	80069ea <_free_r+0x22>
 8006a54:	bd38      	pop	{r3, r4, r5, pc}
 8006a56:	bf00      	nop
 8006a58:	20000648 	.word	0x20000648

08006a5c <rshift>:
 8006a5c:	6903      	ldr	r3, [r0, #16]
 8006a5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006a62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006a6a:	f100 0414 	add.w	r4, r0, #20
 8006a6e:	dd45      	ble.n	8006afc <rshift+0xa0>
 8006a70:	f011 011f 	ands.w	r1, r1, #31
 8006a74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006a78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006a7c:	d10c      	bne.n	8006a98 <rshift+0x3c>
 8006a7e:	f100 0710 	add.w	r7, r0, #16
 8006a82:	4629      	mov	r1, r5
 8006a84:	42b1      	cmp	r1, r6
 8006a86:	d334      	bcc.n	8006af2 <rshift+0x96>
 8006a88:	1a9b      	subs	r3, r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	1eea      	subs	r2, r5, #3
 8006a8e:	4296      	cmp	r6, r2
 8006a90:	bf38      	it	cc
 8006a92:	2300      	movcc	r3, #0
 8006a94:	4423      	add	r3, r4
 8006a96:	e015      	b.n	8006ac4 <rshift+0x68>
 8006a98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006a9c:	f1c1 0820 	rsb	r8, r1, #32
 8006aa0:	40cf      	lsrs	r7, r1
 8006aa2:	f105 0e04 	add.w	lr, r5, #4
 8006aa6:	46a1      	mov	r9, r4
 8006aa8:	4576      	cmp	r6, lr
 8006aaa:	46f4      	mov	ip, lr
 8006aac:	d815      	bhi.n	8006ada <rshift+0x7e>
 8006aae:	1a9a      	subs	r2, r3, r2
 8006ab0:	0092      	lsls	r2, r2, #2
 8006ab2:	3a04      	subs	r2, #4
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	42ae      	cmp	r6, r5
 8006ab8:	bf38      	it	cc
 8006aba:	2200      	movcc	r2, #0
 8006abc:	18a3      	adds	r3, r4, r2
 8006abe:	50a7      	str	r7, [r4, r2]
 8006ac0:	b107      	cbz	r7, 8006ac4 <rshift+0x68>
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	1b1a      	subs	r2, r3, r4
 8006ac6:	42a3      	cmp	r3, r4
 8006ac8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006acc:	bf08      	it	eq
 8006ace:	2300      	moveq	r3, #0
 8006ad0:	6102      	str	r2, [r0, #16]
 8006ad2:	bf08      	it	eq
 8006ad4:	6143      	streq	r3, [r0, #20]
 8006ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ada:	f8dc c000 	ldr.w	ip, [ip]
 8006ade:	fa0c fc08 	lsl.w	ip, ip, r8
 8006ae2:	ea4c 0707 	orr.w	r7, ip, r7
 8006ae6:	f849 7b04 	str.w	r7, [r9], #4
 8006aea:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006aee:	40cf      	lsrs	r7, r1
 8006af0:	e7da      	b.n	8006aa8 <rshift+0x4c>
 8006af2:	f851 cb04 	ldr.w	ip, [r1], #4
 8006af6:	f847 cf04 	str.w	ip, [r7, #4]!
 8006afa:	e7c3      	b.n	8006a84 <rshift+0x28>
 8006afc:	4623      	mov	r3, r4
 8006afe:	e7e1      	b.n	8006ac4 <rshift+0x68>

08006b00 <__hexdig_fun>:
 8006b00:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8006b04:	2b09      	cmp	r3, #9
 8006b06:	d802      	bhi.n	8006b0e <__hexdig_fun+0xe>
 8006b08:	3820      	subs	r0, #32
 8006b0a:	b2c0      	uxtb	r0, r0
 8006b0c:	4770      	bx	lr
 8006b0e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8006b12:	2b05      	cmp	r3, #5
 8006b14:	d801      	bhi.n	8006b1a <__hexdig_fun+0x1a>
 8006b16:	3847      	subs	r0, #71	@ 0x47
 8006b18:	e7f7      	b.n	8006b0a <__hexdig_fun+0xa>
 8006b1a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8006b1e:	2b05      	cmp	r3, #5
 8006b20:	d801      	bhi.n	8006b26 <__hexdig_fun+0x26>
 8006b22:	3827      	subs	r0, #39	@ 0x27
 8006b24:	e7f1      	b.n	8006b0a <__hexdig_fun+0xa>
 8006b26:	2000      	movs	r0, #0
 8006b28:	4770      	bx	lr
	...

08006b2c <__gethex>:
 8006b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b30:	b085      	sub	sp, #20
 8006b32:	468a      	mov	sl, r1
 8006b34:	9302      	str	r3, [sp, #8]
 8006b36:	680b      	ldr	r3, [r1, #0]
 8006b38:	9001      	str	r0, [sp, #4]
 8006b3a:	4690      	mov	r8, r2
 8006b3c:	1c9c      	adds	r4, r3, #2
 8006b3e:	46a1      	mov	r9, r4
 8006b40:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006b44:	2830      	cmp	r0, #48	@ 0x30
 8006b46:	d0fa      	beq.n	8006b3e <__gethex+0x12>
 8006b48:	eba9 0303 	sub.w	r3, r9, r3
 8006b4c:	f1a3 0b02 	sub.w	fp, r3, #2
 8006b50:	f7ff ffd6 	bl	8006b00 <__hexdig_fun>
 8006b54:	4605      	mov	r5, r0
 8006b56:	2800      	cmp	r0, #0
 8006b58:	d168      	bne.n	8006c2c <__gethex+0x100>
 8006b5a:	49a0      	ldr	r1, [pc, #640]	@ (8006ddc <__gethex+0x2b0>)
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	4648      	mov	r0, r9
 8006b60:	f7ff fe95 	bl	800688e <strncmp>
 8006b64:	4607      	mov	r7, r0
 8006b66:	2800      	cmp	r0, #0
 8006b68:	d167      	bne.n	8006c3a <__gethex+0x10e>
 8006b6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8006b6e:	4626      	mov	r6, r4
 8006b70:	f7ff ffc6 	bl	8006b00 <__hexdig_fun>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d062      	beq.n	8006c3e <__gethex+0x112>
 8006b78:	4623      	mov	r3, r4
 8006b7a:	7818      	ldrb	r0, [r3, #0]
 8006b7c:	2830      	cmp	r0, #48	@ 0x30
 8006b7e:	4699      	mov	r9, r3
 8006b80:	f103 0301 	add.w	r3, r3, #1
 8006b84:	d0f9      	beq.n	8006b7a <__gethex+0x4e>
 8006b86:	f7ff ffbb 	bl	8006b00 <__hexdig_fun>
 8006b8a:	fab0 f580 	clz	r5, r0
 8006b8e:	096d      	lsrs	r5, r5, #5
 8006b90:	f04f 0b01 	mov.w	fp, #1
 8006b94:	464a      	mov	r2, r9
 8006b96:	4616      	mov	r6, r2
 8006b98:	3201      	adds	r2, #1
 8006b9a:	7830      	ldrb	r0, [r6, #0]
 8006b9c:	f7ff ffb0 	bl	8006b00 <__hexdig_fun>
 8006ba0:	2800      	cmp	r0, #0
 8006ba2:	d1f8      	bne.n	8006b96 <__gethex+0x6a>
 8006ba4:	498d      	ldr	r1, [pc, #564]	@ (8006ddc <__gethex+0x2b0>)
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	4630      	mov	r0, r6
 8006baa:	f7ff fe70 	bl	800688e <strncmp>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	d13f      	bne.n	8006c32 <__gethex+0x106>
 8006bb2:	b944      	cbnz	r4, 8006bc6 <__gethex+0x9a>
 8006bb4:	1c74      	adds	r4, r6, #1
 8006bb6:	4622      	mov	r2, r4
 8006bb8:	4616      	mov	r6, r2
 8006bba:	3201      	adds	r2, #1
 8006bbc:	7830      	ldrb	r0, [r6, #0]
 8006bbe:	f7ff ff9f 	bl	8006b00 <__hexdig_fun>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d1f8      	bne.n	8006bb8 <__gethex+0x8c>
 8006bc6:	1ba4      	subs	r4, r4, r6
 8006bc8:	00a7      	lsls	r7, r4, #2
 8006bca:	7833      	ldrb	r3, [r6, #0]
 8006bcc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006bd0:	2b50      	cmp	r3, #80	@ 0x50
 8006bd2:	d13e      	bne.n	8006c52 <__gethex+0x126>
 8006bd4:	7873      	ldrb	r3, [r6, #1]
 8006bd6:	2b2b      	cmp	r3, #43	@ 0x2b
 8006bd8:	d033      	beq.n	8006c42 <__gethex+0x116>
 8006bda:	2b2d      	cmp	r3, #45	@ 0x2d
 8006bdc:	d034      	beq.n	8006c48 <__gethex+0x11c>
 8006bde:	1c71      	adds	r1, r6, #1
 8006be0:	2400      	movs	r4, #0
 8006be2:	7808      	ldrb	r0, [r1, #0]
 8006be4:	f7ff ff8c 	bl	8006b00 <__hexdig_fun>
 8006be8:	1e43      	subs	r3, r0, #1
 8006bea:	b2db      	uxtb	r3, r3
 8006bec:	2b18      	cmp	r3, #24
 8006bee:	d830      	bhi.n	8006c52 <__gethex+0x126>
 8006bf0:	f1a0 0210 	sub.w	r2, r0, #16
 8006bf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006bf8:	f7ff ff82 	bl	8006b00 <__hexdig_fun>
 8006bfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8006c00:	fa5f fc8c 	uxtb.w	ip, ip
 8006c04:	f1bc 0f18 	cmp.w	ip, #24
 8006c08:	f04f 030a 	mov.w	r3, #10
 8006c0c:	d91e      	bls.n	8006c4c <__gethex+0x120>
 8006c0e:	b104      	cbz	r4, 8006c12 <__gethex+0xe6>
 8006c10:	4252      	negs	r2, r2
 8006c12:	4417      	add	r7, r2
 8006c14:	f8ca 1000 	str.w	r1, [sl]
 8006c18:	b1ed      	cbz	r5, 8006c56 <__gethex+0x12a>
 8006c1a:	f1bb 0f00 	cmp.w	fp, #0
 8006c1e:	bf0c      	ite	eq
 8006c20:	2506      	moveq	r5, #6
 8006c22:	2500      	movne	r5, #0
 8006c24:	4628      	mov	r0, r5
 8006c26:	b005      	add	sp, #20
 8006c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c2c:	2500      	movs	r5, #0
 8006c2e:	462c      	mov	r4, r5
 8006c30:	e7b0      	b.n	8006b94 <__gethex+0x68>
 8006c32:	2c00      	cmp	r4, #0
 8006c34:	d1c7      	bne.n	8006bc6 <__gethex+0x9a>
 8006c36:	4627      	mov	r7, r4
 8006c38:	e7c7      	b.n	8006bca <__gethex+0x9e>
 8006c3a:	464e      	mov	r6, r9
 8006c3c:	462f      	mov	r7, r5
 8006c3e:	2501      	movs	r5, #1
 8006c40:	e7c3      	b.n	8006bca <__gethex+0x9e>
 8006c42:	2400      	movs	r4, #0
 8006c44:	1cb1      	adds	r1, r6, #2
 8006c46:	e7cc      	b.n	8006be2 <__gethex+0xb6>
 8006c48:	2401      	movs	r4, #1
 8006c4a:	e7fb      	b.n	8006c44 <__gethex+0x118>
 8006c4c:	fb03 0002 	mla	r0, r3, r2, r0
 8006c50:	e7ce      	b.n	8006bf0 <__gethex+0xc4>
 8006c52:	4631      	mov	r1, r6
 8006c54:	e7de      	b.n	8006c14 <__gethex+0xe8>
 8006c56:	eba6 0309 	sub.w	r3, r6, r9
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	2b07      	cmp	r3, #7
 8006c60:	dc0a      	bgt.n	8006c78 <__gethex+0x14c>
 8006c62:	9801      	ldr	r0, [sp, #4]
 8006c64:	f000 faf4 	bl	8007250 <_Balloc>
 8006c68:	4604      	mov	r4, r0
 8006c6a:	b940      	cbnz	r0, 8006c7e <__gethex+0x152>
 8006c6c:	4b5c      	ldr	r3, [pc, #368]	@ (8006de0 <__gethex+0x2b4>)
 8006c6e:	4602      	mov	r2, r0
 8006c70:	21e4      	movs	r1, #228	@ 0xe4
 8006c72:	485c      	ldr	r0, [pc, #368]	@ (8006de4 <__gethex+0x2b8>)
 8006c74:	f001 fb5c 	bl	8008330 <__assert_func>
 8006c78:	3101      	adds	r1, #1
 8006c7a:	105b      	asrs	r3, r3, #1
 8006c7c:	e7ef      	b.n	8006c5e <__gethex+0x132>
 8006c7e:	f100 0a14 	add.w	sl, r0, #20
 8006c82:	2300      	movs	r3, #0
 8006c84:	4655      	mov	r5, sl
 8006c86:	469b      	mov	fp, r3
 8006c88:	45b1      	cmp	r9, r6
 8006c8a:	d337      	bcc.n	8006cfc <__gethex+0x1d0>
 8006c8c:	f845 bb04 	str.w	fp, [r5], #4
 8006c90:	eba5 050a 	sub.w	r5, r5, sl
 8006c94:	10ad      	asrs	r5, r5, #2
 8006c96:	6125      	str	r5, [r4, #16]
 8006c98:	4658      	mov	r0, fp
 8006c9a:	f000 fbcb 	bl	8007434 <__hi0bits>
 8006c9e:	016d      	lsls	r5, r5, #5
 8006ca0:	f8d8 6000 	ldr.w	r6, [r8]
 8006ca4:	1a2d      	subs	r5, r5, r0
 8006ca6:	42b5      	cmp	r5, r6
 8006ca8:	dd54      	ble.n	8006d54 <__gethex+0x228>
 8006caa:	1bad      	subs	r5, r5, r6
 8006cac:	4629      	mov	r1, r5
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 ff57 	bl	8007b62 <__any_on>
 8006cb4:	4681      	mov	r9, r0
 8006cb6:	b178      	cbz	r0, 8006cd8 <__gethex+0x1ac>
 8006cb8:	1e6b      	subs	r3, r5, #1
 8006cba:	1159      	asrs	r1, r3, #5
 8006cbc:	f003 021f 	and.w	r2, r3, #31
 8006cc0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006cc4:	f04f 0901 	mov.w	r9, #1
 8006cc8:	fa09 f202 	lsl.w	r2, r9, r2
 8006ccc:	420a      	tst	r2, r1
 8006cce:	d003      	beq.n	8006cd8 <__gethex+0x1ac>
 8006cd0:	454b      	cmp	r3, r9
 8006cd2:	dc36      	bgt.n	8006d42 <__gethex+0x216>
 8006cd4:	f04f 0902 	mov.w	r9, #2
 8006cd8:	4629      	mov	r1, r5
 8006cda:	4620      	mov	r0, r4
 8006cdc:	f7ff febe 	bl	8006a5c <rshift>
 8006ce0:	442f      	add	r7, r5
 8006ce2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006ce6:	42bb      	cmp	r3, r7
 8006ce8:	da42      	bge.n	8006d70 <__gethex+0x244>
 8006cea:	9801      	ldr	r0, [sp, #4]
 8006cec:	4621      	mov	r1, r4
 8006cee:	f000 faef 	bl	80072d0 <_Bfree>
 8006cf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	6013      	str	r3, [r2, #0]
 8006cf8:	25a3      	movs	r5, #163	@ 0xa3
 8006cfa:	e793      	b.n	8006c24 <__gethex+0xf8>
 8006cfc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8006d00:	2a2e      	cmp	r2, #46	@ 0x2e
 8006d02:	d012      	beq.n	8006d2a <__gethex+0x1fe>
 8006d04:	2b20      	cmp	r3, #32
 8006d06:	d104      	bne.n	8006d12 <__gethex+0x1e6>
 8006d08:	f845 bb04 	str.w	fp, [r5], #4
 8006d0c:	f04f 0b00 	mov.w	fp, #0
 8006d10:	465b      	mov	r3, fp
 8006d12:	7830      	ldrb	r0, [r6, #0]
 8006d14:	9303      	str	r3, [sp, #12]
 8006d16:	f7ff fef3 	bl	8006b00 <__hexdig_fun>
 8006d1a:	9b03      	ldr	r3, [sp, #12]
 8006d1c:	f000 000f 	and.w	r0, r0, #15
 8006d20:	4098      	lsls	r0, r3
 8006d22:	ea4b 0b00 	orr.w	fp, fp, r0
 8006d26:	3304      	adds	r3, #4
 8006d28:	e7ae      	b.n	8006c88 <__gethex+0x15c>
 8006d2a:	45b1      	cmp	r9, r6
 8006d2c:	d8ea      	bhi.n	8006d04 <__gethex+0x1d8>
 8006d2e:	492b      	ldr	r1, [pc, #172]	@ (8006ddc <__gethex+0x2b0>)
 8006d30:	9303      	str	r3, [sp, #12]
 8006d32:	2201      	movs	r2, #1
 8006d34:	4630      	mov	r0, r6
 8006d36:	f7ff fdaa 	bl	800688e <strncmp>
 8006d3a:	9b03      	ldr	r3, [sp, #12]
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d1e1      	bne.n	8006d04 <__gethex+0x1d8>
 8006d40:	e7a2      	b.n	8006c88 <__gethex+0x15c>
 8006d42:	1ea9      	subs	r1, r5, #2
 8006d44:	4620      	mov	r0, r4
 8006d46:	f000 ff0c 	bl	8007b62 <__any_on>
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	d0c2      	beq.n	8006cd4 <__gethex+0x1a8>
 8006d4e:	f04f 0903 	mov.w	r9, #3
 8006d52:	e7c1      	b.n	8006cd8 <__gethex+0x1ac>
 8006d54:	da09      	bge.n	8006d6a <__gethex+0x23e>
 8006d56:	1b75      	subs	r5, r6, r5
 8006d58:	4621      	mov	r1, r4
 8006d5a:	9801      	ldr	r0, [sp, #4]
 8006d5c:	462a      	mov	r2, r5
 8006d5e:	f000 fcc7 	bl	80076f0 <__lshift>
 8006d62:	1b7f      	subs	r7, r7, r5
 8006d64:	4604      	mov	r4, r0
 8006d66:	f100 0a14 	add.w	sl, r0, #20
 8006d6a:	f04f 0900 	mov.w	r9, #0
 8006d6e:	e7b8      	b.n	8006ce2 <__gethex+0x1b6>
 8006d70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006d74:	42bd      	cmp	r5, r7
 8006d76:	dd6f      	ble.n	8006e58 <__gethex+0x32c>
 8006d78:	1bed      	subs	r5, r5, r7
 8006d7a:	42ae      	cmp	r6, r5
 8006d7c:	dc34      	bgt.n	8006de8 <__gethex+0x2bc>
 8006d7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	d022      	beq.n	8006dcc <__gethex+0x2a0>
 8006d86:	2b03      	cmp	r3, #3
 8006d88:	d024      	beq.n	8006dd4 <__gethex+0x2a8>
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d115      	bne.n	8006dba <__gethex+0x28e>
 8006d8e:	42ae      	cmp	r6, r5
 8006d90:	d113      	bne.n	8006dba <__gethex+0x28e>
 8006d92:	2e01      	cmp	r6, #1
 8006d94:	d10b      	bne.n	8006dae <__gethex+0x282>
 8006d96:	9a02      	ldr	r2, [sp, #8]
 8006d98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006d9c:	6013      	str	r3, [r2, #0]
 8006d9e:	2301      	movs	r3, #1
 8006da0:	6123      	str	r3, [r4, #16]
 8006da2:	f8ca 3000 	str.w	r3, [sl]
 8006da6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006da8:	2562      	movs	r5, #98	@ 0x62
 8006daa:	601c      	str	r4, [r3, #0]
 8006dac:	e73a      	b.n	8006c24 <__gethex+0xf8>
 8006dae:	1e71      	subs	r1, r6, #1
 8006db0:	4620      	mov	r0, r4
 8006db2:	f000 fed6 	bl	8007b62 <__any_on>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	d1ed      	bne.n	8006d96 <__gethex+0x26a>
 8006dba:	9801      	ldr	r0, [sp, #4]
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	f000 fa87 	bl	80072d0 <_Bfree>
 8006dc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	6013      	str	r3, [r2, #0]
 8006dc8:	2550      	movs	r5, #80	@ 0x50
 8006dca:	e72b      	b.n	8006c24 <__gethex+0xf8>
 8006dcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d1f3      	bne.n	8006dba <__gethex+0x28e>
 8006dd2:	e7e0      	b.n	8006d96 <__gethex+0x26a>
 8006dd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1dd      	bne.n	8006d96 <__gethex+0x26a>
 8006dda:	e7ee      	b.n	8006dba <__gethex+0x28e>
 8006ddc:	08008ae0 	.word	0x08008ae0
 8006de0:	08008af6 	.word	0x08008af6
 8006de4:	08008b07 	.word	0x08008b07
 8006de8:	1e6f      	subs	r7, r5, #1
 8006dea:	f1b9 0f00 	cmp.w	r9, #0
 8006dee:	d130      	bne.n	8006e52 <__gethex+0x326>
 8006df0:	b127      	cbz	r7, 8006dfc <__gethex+0x2d0>
 8006df2:	4639      	mov	r1, r7
 8006df4:	4620      	mov	r0, r4
 8006df6:	f000 feb4 	bl	8007b62 <__any_on>
 8006dfa:	4681      	mov	r9, r0
 8006dfc:	117a      	asrs	r2, r7, #5
 8006dfe:	2301      	movs	r3, #1
 8006e00:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8006e04:	f007 071f 	and.w	r7, r7, #31
 8006e08:	40bb      	lsls	r3, r7
 8006e0a:	4213      	tst	r3, r2
 8006e0c:	4629      	mov	r1, r5
 8006e0e:	4620      	mov	r0, r4
 8006e10:	bf18      	it	ne
 8006e12:	f049 0902 	orrne.w	r9, r9, #2
 8006e16:	f7ff fe21 	bl	8006a5c <rshift>
 8006e1a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8006e1e:	1b76      	subs	r6, r6, r5
 8006e20:	2502      	movs	r5, #2
 8006e22:	f1b9 0f00 	cmp.w	r9, #0
 8006e26:	d047      	beq.n	8006eb8 <__gethex+0x38c>
 8006e28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006e2c:	2b02      	cmp	r3, #2
 8006e2e:	d015      	beq.n	8006e5c <__gethex+0x330>
 8006e30:	2b03      	cmp	r3, #3
 8006e32:	d017      	beq.n	8006e64 <__gethex+0x338>
 8006e34:	2b01      	cmp	r3, #1
 8006e36:	d109      	bne.n	8006e4c <__gethex+0x320>
 8006e38:	f019 0f02 	tst.w	r9, #2
 8006e3c:	d006      	beq.n	8006e4c <__gethex+0x320>
 8006e3e:	f8da 3000 	ldr.w	r3, [sl]
 8006e42:	ea49 0903 	orr.w	r9, r9, r3
 8006e46:	f019 0f01 	tst.w	r9, #1
 8006e4a:	d10e      	bne.n	8006e6a <__gethex+0x33e>
 8006e4c:	f045 0510 	orr.w	r5, r5, #16
 8006e50:	e032      	b.n	8006eb8 <__gethex+0x38c>
 8006e52:	f04f 0901 	mov.w	r9, #1
 8006e56:	e7d1      	b.n	8006dfc <__gethex+0x2d0>
 8006e58:	2501      	movs	r5, #1
 8006e5a:	e7e2      	b.n	8006e22 <__gethex+0x2f6>
 8006e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e5e:	f1c3 0301 	rsb	r3, r3, #1
 8006e62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0f0      	beq.n	8006e4c <__gethex+0x320>
 8006e6a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006e6e:	f104 0314 	add.w	r3, r4, #20
 8006e72:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006e76:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006e7a:	f04f 0c00 	mov.w	ip, #0
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e84:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006e88:	d01b      	beq.n	8006ec2 <__gethex+0x396>
 8006e8a:	3201      	adds	r2, #1
 8006e8c:	6002      	str	r2, [r0, #0]
 8006e8e:	2d02      	cmp	r5, #2
 8006e90:	f104 0314 	add.w	r3, r4, #20
 8006e94:	d13c      	bne.n	8006f10 <__gethex+0x3e4>
 8006e96:	f8d8 2000 	ldr.w	r2, [r8]
 8006e9a:	3a01      	subs	r2, #1
 8006e9c:	42b2      	cmp	r2, r6
 8006e9e:	d109      	bne.n	8006eb4 <__gethex+0x388>
 8006ea0:	1171      	asrs	r1, r6, #5
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ea8:	f006 061f 	and.w	r6, r6, #31
 8006eac:	fa02 f606 	lsl.w	r6, r2, r6
 8006eb0:	421e      	tst	r6, r3
 8006eb2:	d13a      	bne.n	8006f2a <__gethex+0x3fe>
 8006eb4:	f045 0520 	orr.w	r5, r5, #32
 8006eb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006eba:	601c      	str	r4, [r3, #0]
 8006ebc:	9b02      	ldr	r3, [sp, #8]
 8006ebe:	601f      	str	r7, [r3, #0]
 8006ec0:	e6b0      	b.n	8006c24 <__gethex+0xf8>
 8006ec2:	4299      	cmp	r1, r3
 8006ec4:	f843 cc04 	str.w	ip, [r3, #-4]
 8006ec8:	d8d9      	bhi.n	8006e7e <__gethex+0x352>
 8006eca:	68a3      	ldr	r3, [r4, #8]
 8006ecc:	459b      	cmp	fp, r3
 8006ece:	db17      	blt.n	8006f00 <__gethex+0x3d4>
 8006ed0:	6861      	ldr	r1, [r4, #4]
 8006ed2:	9801      	ldr	r0, [sp, #4]
 8006ed4:	3101      	adds	r1, #1
 8006ed6:	f000 f9bb 	bl	8007250 <_Balloc>
 8006eda:	4681      	mov	r9, r0
 8006edc:	b918      	cbnz	r0, 8006ee6 <__gethex+0x3ba>
 8006ede:	4b1a      	ldr	r3, [pc, #104]	@ (8006f48 <__gethex+0x41c>)
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	2184      	movs	r1, #132	@ 0x84
 8006ee4:	e6c5      	b.n	8006c72 <__gethex+0x146>
 8006ee6:	6922      	ldr	r2, [r4, #16]
 8006ee8:	3202      	adds	r2, #2
 8006eea:	f104 010c 	add.w	r1, r4, #12
 8006eee:	0092      	lsls	r2, r2, #2
 8006ef0:	300c      	adds	r0, #12
 8006ef2:	f7ff fd52 	bl	800699a <memcpy>
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	9801      	ldr	r0, [sp, #4]
 8006efa:	f000 f9e9 	bl	80072d0 <_Bfree>
 8006efe:	464c      	mov	r4, r9
 8006f00:	6923      	ldr	r3, [r4, #16]
 8006f02:	1c5a      	adds	r2, r3, #1
 8006f04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f08:	6122      	str	r2, [r4, #16]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	615a      	str	r2, [r3, #20]
 8006f0e:	e7be      	b.n	8006e8e <__gethex+0x362>
 8006f10:	6922      	ldr	r2, [r4, #16]
 8006f12:	455a      	cmp	r2, fp
 8006f14:	dd0b      	ble.n	8006f2e <__gethex+0x402>
 8006f16:	2101      	movs	r1, #1
 8006f18:	4620      	mov	r0, r4
 8006f1a:	f7ff fd9f 	bl	8006a5c <rshift>
 8006f1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f22:	3701      	adds	r7, #1
 8006f24:	42bb      	cmp	r3, r7
 8006f26:	f6ff aee0 	blt.w	8006cea <__gethex+0x1be>
 8006f2a:	2501      	movs	r5, #1
 8006f2c:	e7c2      	b.n	8006eb4 <__gethex+0x388>
 8006f2e:	f016 061f 	ands.w	r6, r6, #31
 8006f32:	d0fa      	beq.n	8006f2a <__gethex+0x3fe>
 8006f34:	4453      	add	r3, sl
 8006f36:	f1c6 0620 	rsb	r6, r6, #32
 8006f3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006f3e:	f000 fa79 	bl	8007434 <__hi0bits>
 8006f42:	42b0      	cmp	r0, r6
 8006f44:	dbe7      	blt.n	8006f16 <__gethex+0x3ea>
 8006f46:	e7f0      	b.n	8006f2a <__gethex+0x3fe>
 8006f48:	08008af6 	.word	0x08008af6

08006f4c <L_shift>:
 8006f4c:	f1c2 0208 	rsb	r2, r2, #8
 8006f50:	0092      	lsls	r2, r2, #2
 8006f52:	b570      	push	{r4, r5, r6, lr}
 8006f54:	f1c2 0620 	rsb	r6, r2, #32
 8006f58:	6843      	ldr	r3, [r0, #4]
 8006f5a:	6804      	ldr	r4, [r0, #0]
 8006f5c:	fa03 f506 	lsl.w	r5, r3, r6
 8006f60:	432c      	orrs	r4, r5
 8006f62:	40d3      	lsrs	r3, r2
 8006f64:	6004      	str	r4, [r0, #0]
 8006f66:	f840 3f04 	str.w	r3, [r0, #4]!
 8006f6a:	4288      	cmp	r0, r1
 8006f6c:	d3f4      	bcc.n	8006f58 <L_shift+0xc>
 8006f6e:	bd70      	pop	{r4, r5, r6, pc}

08006f70 <__match>:
 8006f70:	b530      	push	{r4, r5, lr}
 8006f72:	6803      	ldr	r3, [r0, #0]
 8006f74:	3301      	adds	r3, #1
 8006f76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f7a:	b914      	cbnz	r4, 8006f82 <__match+0x12>
 8006f7c:	6003      	str	r3, [r0, #0]
 8006f7e:	2001      	movs	r0, #1
 8006f80:	bd30      	pop	{r4, r5, pc}
 8006f82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8006f8a:	2d19      	cmp	r5, #25
 8006f8c:	bf98      	it	ls
 8006f8e:	3220      	addls	r2, #32
 8006f90:	42a2      	cmp	r2, r4
 8006f92:	d0f0      	beq.n	8006f76 <__match+0x6>
 8006f94:	2000      	movs	r0, #0
 8006f96:	e7f3      	b.n	8006f80 <__match+0x10>

08006f98 <__hexnan>:
 8006f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9c:	680b      	ldr	r3, [r1, #0]
 8006f9e:	6801      	ldr	r1, [r0, #0]
 8006fa0:	115e      	asrs	r6, r3, #5
 8006fa2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006fa6:	f013 031f 	ands.w	r3, r3, #31
 8006faa:	b087      	sub	sp, #28
 8006fac:	bf18      	it	ne
 8006fae:	3604      	addne	r6, #4
 8006fb0:	2500      	movs	r5, #0
 8006fb2:	1f37      	subs	r7, r6, #4
 8006fb4:	4682      	mov	sl, r0
 8006fb6:	4690      	mov	r8, r2
 8006fb8:	9301      	str	r3, [sp, #4]
 8006fba:	f846 5c04 	str.w	r5, [r6, #-4]
 8006fbe:	46b9      	mov	r9, r7
 8006fc0:	463c      	mov	r4, r7
 8006fc2:	9502      	str	r5, [sp, #8]
 8006fc4:	46ab      	mov	fp, r5
 8006fc6:	784a      	ldrb	r2, [r1, #1]
 8006fc8:	1c4b      	adds	r3, r1, #1
 8006fca:	9303      	str	r3, [sp, #12]
 8006fcc:	b342      	cbz	r2, 8007020 <__hexnan+0x88>
 8006fce:	4610      	mov	r0, r2
 8006fd0:	9105      	str	r1, [sp, #20]
 8006fd2:	9204      	str	r2, [sp, #16]
 8006fd4:	f7ff fd94 	bl	8006b00 <__hexdig_fun>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	d151      	bne.n	8007080 <__hexnan+0xe8>
 8006fdc:	9a04      	ldr	r2, [sp, #16]
 8006fde:	9905      	ldr	r1, [sp, #20]
 8006fe0:	2a20      	cmp	r2, #32
 8006fe2:	d818      	bhi.n	8007016 <__hexnan+0x7e>
 8006fe4:	9b02      	ldr	r3, [sp, #8]
 8006fe6:	459b      	cmp	fp, r3
 8006fe8:	dd13      	ble.n	8007012 <__hexnan+0x7a>
 8006fea:	454c      	cmp	r4, r9
 8006fec:	d206      	bcs.n	8006ffc <__hexnan+0x64>
 8006fee:	2d07      	cmp	r5, #7
 8006ff0:	dc04      	bgt.n	8006ffc <__hexnan+0x64>
 8006ff2:	462a      	mov	r2, r5
 8006ff4:	4649      	mov	r1, r9
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	f7ff ffa8 	bl	8006f4c <L_shift>
 8006ffc:	4544      	cmp	r4, r8
 8006ffe:	d952      	bls.n	80070a6 <__hexnan+0x10e>
 8007000:	2300      	movs	r3, #0
 8007002:	f1a4 0904 	sub.w	r9, r4, #4
 8007006:	f844 3c04 	str.w	r3, [r4, #-4]
 800700a:	f8cd b008 	str.w	fp, [sp, #8]
 800700e:	464c      	mov	r4, r9
 8007010:	461d      	mov	r5, r3
 8007012:	9903      	ldr	r1, [sp, #12]
 8007014:	e7d7      	b.n	8006fc6 <__hexnan+0x2e>
 8007016:	2a29      	cmp	r2, #41	@ 0x29
 8007018:	d157      	bne.n	80070ca <__hexnan+0x132>
 800701a:	3102      	adds	r1, #2
 800701c:	f8ca 1000 	str.w	r1, [sl]
 8007020:	f1bb 0f00 	cmp.w	fp, #0
 8007024:	d051      	beq.n	80070ca <__hexnan+0x132>
 8007026:	454c      	cmp	r4, r9
 8007028:	d206      	bcs.n	8007038 <__hexnan+0xa0>
 800702a:	2d07      	cmp	r5, #7
 800702c:	dc04      	bgt.n	8007038 <__hexnan+0xa0>
 800702e:	462a      	mov	r2, r5
 8007030:	4649      	mov	r1, r9
 8007032:	4620      	mov	r0, r4
 8007034:	f7ff ff8a 	bl	8006f4c <L_shift>
 8007038:	4544      	cmp	r4, r8
 800703a:	d936      	bls.n	80070aa <__hexnan+0x112>
 800703c:	f1a8 0204 	sub.w	r2, r8, #4
 8007040:	4623      	mov	r3, r4
 8007042:	f853 1b04 	ldr.w	r1, [r3], #4
 8007046:	f842 1f04 	str.w	r1, [r2, #4]!
 800704a:	429f      	cmp	r7, r3
 800704c:	d2f9      	bcs.n	8007042 <__hexnan+0xaa>
 800704e:	1b3b      	subs	r3, r7, r4
 8007050:	f023 0303 	bic.w	r3, r3, #3
 8007054:	3304      	adds	r3, #4
 8007056:	3401      	adds	r4, #1
 8007058:	3e03      	subs	r6, #3
 800705a:	42b4      	cmp	r4, r6
 800705c:	bf88      	it	hi
 800705e:	2304      	movhi	r3, #4
 8007060:	4443      	add	r3, r8
 8007062:	2200      	movs	r2, #0
 8007064:	f843 2b04 	str.w	r2, [r3], #4
 8007068:	429f      	cmp	r7, r3
 800706a:	d2fb      	bcs.n	8007064 <__hexnan+0xcc>
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	b91b      	cbnz	r3, 8007078 <__hexnan+0xe0>
 8007070:	4547      	cmp	r7, r8
 8007072:	d128      	bne.n	80070c6 <__hexnan+0x12e>
 8007074:	2301      	movs	r3, #1
 8007076:	603b      	str	r3, [r7, #0]
 8007078:	2005      	movs	r0, #5
 800707a:	b007      	add	sp, #28
 800707c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007080:	3501      	adds	r5, #1
 8007082:	2d08      	cmp	r5, #8
 8007084:	f10b 0b01 	add.w	fp, fp, #1
 8007088:	dd06      	ble.n	8007098 <__hexnan+0x100>
 800708a:	4544      	cmp	r4, r8
 800708c:	d9c1      	bls.n	8007012 <__hexnan+0x7a>
 800708e:	2300      	movs	r3, #0
 8007090:	f844 3c04 	str.w	r3, [r4, #-4]
 8007094:	2501      	movs	r5, #1
 8007096:	3c04      	subs	r4, #4
 8007098:	6822      	ldr	r2, [r4, #0]
 800709a:	f000 000f 	and.w	r0, r0, #15
 800709e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80070a2:	6020      	str	r0, [r4, #0]
 80070a4:	e7b5      	b.n	8007012 <__hexnan+0x7a>
 80070a6:	2508      	movs	r5, #8
 80070a8:	e7b3      	b.n	8007012 <__hexnan+0x7a>
 80070aa:	9b01      	ldr	r3, [sp, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0dd      	beq.n	800706c <__hexnan+0xd4>
 80070b0:	f1c3 0320 	rsb	r3, r3, #32
 80070b4:	f04f 32ff 	mov.w	r2, #4294967295
 80070b8:	40da      	lsrs	r2, r3
 80070ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80070be:	4013      	ands	r3, r2
 80070c0:	f846 3c04 	str.w	r3, [r6, #-4]
 80070c4:	e7d2      	b.n	800706c <__hexnan+0xd4>
 80070c6:	3f04      	subs	r7, #4
 80070c8:	e7d0      	b.n	800706c <__hexnan+0xd4>
 80070ca:	2004      	movs	r0, #4
 80070cc:	e7d5      	b.n	800707a <__hexnan+0xe2>
	...

080070d0 <sbrk_aligned>:
 80070d0:	b570      	push	{r4, r5, r6, lr}
 80070d2:	4e0f      	ldr	r6, [pc, #60]	@ (8007110 <sbrk_aligned+0x40>)
 80070d4:	460c      	mov	r4, r1
 80070d6:	6831      	ldr	r1, [r6, #0]
 80070d8:	4605      	mov	r5, r0
 80070da:	b911      	cbnz	r1, 80070e2 <sbrk_aligned+0x12>
 80070dc:	f001 f918 	bl	8008310 <_sbrk_r>
 80070e0:	6030      	str	r0, [r6, #0]
 80070e2:	4621      	mov	r1, r4
 80070e4:	4628      	mov	r0, r5
 80070e6:	f001 f913 	bl	8008310 <_sbrk_r>
 80070ea:	1c43      	adds	r3, r0, #1
 80070ec:	d103      	bne.n	80070f6 <sbrk_aligned+0x26>
 80070ee:	f04f 34ff 	mov.w	r4, #4294967295
 80070f2:	4620      	mov	r0, r4
 80070f4:	bd70      	pop	{r4, r5, r6, pc}
 80070f6:	1cc4      	adds	r4, r0, #3
 80070f8:	f024 0403 	bic.w	r4, r4, #3
 80070fc:	42a0      	cmp	r0, r4
 80070fe:	d0f8      	beq.n	80070f2 <sbrk_aligned+0x22>
 8007100:	1a21      	subs	r1, r4, r0
 8007102:	4628      	mov	r0, r5
 8007104:	f001 f904 	bl	8008310 <_sbrk_r>
 8007108:	3001      	adds	r0, #1
 800710a:	d1f2      	bne.n	80070f2 <sbrk_aligned+0x22>
 800710c:	e7ef      	b.n	80070ee <sbrk_aligned+0x1e>
 800710e:	bf00      	nop
 8007110:	20000644 	.word	0x20000644

08007114 <_malloc_r>:
 8007114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007118:	1ccd      	adds	r5, r1, #3
 800711a:	f025 0503 	bic.w	r5, r5, #3
 800711e:	3508      	adds	r5, #8
 8007120:	2d0c      	cmp	r5, #12
 8007122:	bf38      	it	cc
 8007124:	250c      	movcc	r5, #12
 8007126:	2d00      	cmp	r5, #0
 8007128:	4606      	mov	r6, r0
 800712a:	db01      	blt.n	8007130 <_malloc_r+0x1c>
 800712c:	42a9      	cmp	r1, r5
 800712e:	d904      	bls.n	800713a <_malloc_r+0x26>
 8007130:	230c      	movs	r3, #12
 8007132:	6033      	str	r3, [r6, #0]
 8007134:	2000      	movs	r0, #0
 8007136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800713a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007210 <_malloc_r+0xfc>
 800713e:	f000 f87b 	bl	8007238 <__malloc_lock>
 8007142:	f8d8 3000 	ldr.w	r3, [r8]
 8007146:	461c      	mov	r4, r3
 8007148:	bb44      	cbnz	r4, 800719c <_malloc_r+0x88>
 800714a:	4629      	mov	r1, r5
 800714c:	4630      	mov	r0, r6
 800714e:	f7ff ffbf 	bl	80070d0 <sbrk_aligned>
 8007152:	1c43      	adds	r3, r0, #1
 8007154:	4604      	mov	r4, r0
 8007156:	d158      	bne.n	800720a <_malloc_r+0xf6>
 8007158:	f8d8 4000 	ldr.w	r4, [r8]
 800715c:	4627      	mov	r7, r4
 800715e:	2f00      	cmp	r7, #0
 8007160:	d143      	bne.n	80071ea <_malloc_r+0xd6>
 8007162:	2c00      	cmp	r4, #0
 8007164:	d04b      	beq.n	80071fe <_malloc_r+0xea>
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	4639      	mov	r1, r7
 800716a:	4630      	mov	r0, r6
 800716c:	eb04 0903 	add.w	r9, r4, r3
 8007170:	f001 f8ce 	bl	8008310 <_sbrk_r>
 8007174:	4581      	cmp	r9, r0
 8007176:	d142      	bne.n	80071fe <_malloc_r+0xea>
 8007178:	6821      	ldr	r1, [r4, #0]
 800717a:	1a6d      	subs	r5, r5, r1
 800717c:	4629      	mov	r1, r5
 800717e:	4630      	mov	r0, r6
 8007180:	f7ff ffa6 	bl	80070d0 <sbrk_aligned>
 8007184:	3001      	adds	r0, #1
 8007186:	d03a      	beq.n	80071fe <_malloc_r+0xea>
 8007188:	6823      	ldr	r3, [r4, #0]
 800718a:	442b      	add	r3, r5
 800718c:	6023      	str	r3, [r4, #0]
 800718e:	f8d8 3000 	ldr.w	r3, [r8]
 8007192:	685a      	ldr	r2, [r3, #4]
 8007194:	bb62      	cbnz	r2, 80071f0 <_malloc_r+0xdc>
 8007196:	f8c8 7000 	str.w	r7, [r8]
 800719a:	e00f      	b.n	80071bc <_malloc_r+0xa8>
 800719c:	6822      	ldr	r2, [r4, #0]
 800719e:	1b52      	subs	r2, r2, r5
 80071a0:	d420      	bmi.n	80071e4 <_malloc_r+0xd0>
 80071a2:	2a0b      	cmp	r2, #11
 80071a4:	d917      	bls.n	80071d6 <_malloc_r+0xc2>
 80071a6:	1961      	adds	r1, r4, r5
 80071a8:	42a3      	cmp	r3, r4
 80071aa:	6025      	str	r5, [r4, #0]
 80071ac:	bf18      	it	ne
 80071ae:	6059      	strne	r1, [r3, #4]
 80071b0:	6863      	ldr	r3, [r4, #4]
 80071b2:	bf08      	it	eq
 80071b4:	f8c8 1000 	streq.w	r1, [r8]
 80071b8:	5162      	str	r2, [r4, r5]
 80071ba:	604b      	str	r3, [r1, #4]
 80071bc:	4630      	mov	r0, r6
 80071be:	f000 f841 	bl	8007244 <__malloc_unlock>
 80071c2:	f104 000b 	add.w	r0, r4, #11
 80071c6:	1d23      	adds	r3, r4, #4
 80071c8:	f020 0007 	bic.w	r0, r0, #7
 80071cc:	1ac2      	subs	r2, r0, r3
 80071ce:	bf1c      	itt	ne
 80071d0:	1a1b      	subne	r3, r3, r0
 80071d2:	50a3      	strne	r3, [r4, r2]
 80071d4:	e7af      	b.n	8007136 <_malloc_r+0x22>
 80071d6:	6862      	ldr	r2, [r4, #4]
 80071d8:	42a3      	cmp	r3, r4
 80071da:	bf0c      	ite	eq
 80071dc:	f8c8 2000 	streq.w	r2, [r8]
 80071e0:	605a      	strne	r2, [r3, #4]
 80071e2:	e7eb      	b.n	80071bc <_malloc_r+0xa8>
 80071e4:	4623      	mov	r3, r4
 80071e6:	6864      	ldr	r4, [r4, #4]
 80071e8:	e7ae      	b.n	8007148 <_malloc_r+0x34>
 80071ea:	463c      	mov	r4, r7
 80071ec:	687f      	ldr	r7, [r7, #4]
 80071ee:	e7b6      	b.n	800715e <_malloc_r+0x4a>
 80071f0:	461a      	mov	r2, r3
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	42a3      	cmp	r3, r4
 80071f6:	d1fb      	bne.n	80071f0 <_malloc_r+0xdc>
 80071f8:	2300      	movs	r3, #0
 80071fa:	6053      	str	r3, [r2, #4]
 80071fc:	e7de      	b.n	80071bc <_malloc_r+0xa8>
 80071fe:	230c      	movs	r3, #12
 8007200:	6033      	str	r3, [r6, #0]
 8007202:	4630      	mov	r0, r6
 8007204:	f000 f81e 	bl	8007244 <__malloc_unlock>
 8007208:	e794      	b.n	8007134 <_malloc_r+0x20>
 800720a:	6005      	str	r5, [r0, #0]
 800720c:	e7d6      	b.n	80071bc <_malloc_r+0xa8>
 800720e:	bf00      	nop
 8007210:	20000648 	.word	0x20000648

08007214 <__ascii_mbtowc>:
 8007214:	b082      	sub	sp, #8
 8007216:	b901      	cbnz	r1, 800721a <__ascii_mbtowc+0x6>
 8007218:	a901      	add	r1, sp, #4
 800721a:	b142      	cbz	r2, 800722e <__ascii_mbtowc+0x1a>
 800721c:	b14b      	cbz	r3, 8007232 <__ascii_mbtowc+0x1e>
 800721e:	7813      	ldrb	r3, [r2, #0]
 8007220:	600b      	str	r3, [r1, #0]
 8007222:	7812      	ldrb	r2, [r2, #0]
 8007224:	1e10      	subs	r0, r2, #0
 8007226:	bf18      	it	ne
 8007228:	2001      	movne	r0, #1
 800722a:	b002      	add	sp, #8
 800722c:	4770      	bx	lr
 800722e:	4610      	mov	r0, r2
 8007230:	e7fb      	b.n	800722a <__ascii_mbtowc+0x16>
 8007232:	f06f 0001 	mvn.w	r0, #1
 8007236:	e7f8      	b.n	800722a <__ascii_mbtowc+0x16>

08007238 <__malloc_lock>:
 8007238:	4801      	ldr	r0, [pc, #4]	@ (8007240 <__malloc_lock+0x8>)
 800723a:	f7ff bbac 	b.w	8006996 <__retarget_lock_acquire_recursive>
 800723e:	bf00      	nop
 8007240:	20000640 	.word	0x20000640

08007244 <__malloc_unlock>:
 8007244:	4801      	ldr	r0, [pc, #4]	@ (800724c <__malloc_unlock+0x8>)
 8007246:	f7ff bba7 	b.w	8006998 <__retarget_lock_release_recursive>
 800724a:	bf00      	nop
 800724c:	20000640 	.word	0x20000640

08007250 <_Balloc>:
 8007250:	b570      	push	{r4, r5, r6, lr}
 8007252:	69c6      	ldr	r6, [r0, #28]
 8007254:	4604      	mov	r4, r0
 8007256:	460d      	mov	r5, r1
 8007258:	b976      	cbnz	r6, 8007278 <_Balloc+0x28>
 800725a:	2010      	movs	r0, #16
 800725c:	f001 f89a 	bl	8008394 <malloc>
 8007260:	4602      	mov	r2, r0
 8007262:	61e0      	str	r0, [r4, #28]
 8007264:	b920      	cbnz	r0, 8007270 <_Balloc+0x20>
 8007266:	4b18      	ldr	r3, [pc, #96]	@ (80072c8 <_Balloc+0x78>)
 8007268:	4818      	ldr	r0, [pc, #96]	@ (80072cc <_Balloc+0x7c>)
 800726a:	216b      	movs	r1, #107	@ 0x6b
 800726c:	f001 f860 	bl	8008330 <__assert_func>
 8007270:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007274:	6006      	str	r6, [r0, #0]
 8007276:	60c6      	str	r6, [r0, #12]
 8007278:	69e6      	ldr	r6, [r4, #28]
 800727a:	68f3      	ldr	r3, [r6, #12]
 800727c:	b183      	cbz	r3, 80072a0 <_Balloc+0x50>
 800727e:	69e3      	ldr	r3, [r4, #28]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007286:	b9b8      	cbnz	r0, 80072b8 <_Balloc+0x68>
 8007288:	2101      	movs	r1, #1
 800728a:	fa01 f605 	lsl.w	r6, r1, r5
 800728e:	1d72      	adds	r2, r6, #5
 8007290:	0092      	lsls	r2, r2, #2
 8007292:	4620      	mov	r0, r4
 8007294:	f001 f86a 	bl	800836c <_calloc_r>
 8007298:	b160      	cbz	r0, 80072b4 <_Balloc+0x64>
 800729a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800729e:	e00e      	b.n	80072be <_Balloc+0x6e>
 80072a0:	2221      	movs	r2, #33	@ 0x21
 80072a2:	2104      	movs	r1, #4
 80072a4:	4620      	mov	r0, r4
 80072a6:	f001 f861 	bl	800836c <_calloc_r>
 80072aa:	69e3      	ldr	r3, [r4, #28]
 80072ac:	60f0      	str	r0, [r6, #12]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e4      	bne.n	800727e <_Balloc+0x2e>
 80072b4:	2000      	movs	r0, #0
 80072b6:	bd70      	pop	{r4, r5, r6, pc}
 80072b8:	6802      	ldr	r2, [r0, #0]
 80072ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80072be:	2300      	movs	r3, #0
 80072c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80072c4:	e7f7      	b.n	80072b6 <_Balloc+0x66>
 80072c6:	bf00      	nop
 80072c8:	08008b67 	.word	0x08008b67
 80072cc:	08008b7e 	.word	0x08008b7e

080072d0 <_Bfree>:
 80072d0:	b570      	push	{r4, r5, r6, lr}
 80072d2:	69c6      	ldr	r6, [r0, #28]
 80072d4:	4605      	mov	r5, r0
 80072d6:	460c      	mov	r4, r1
 80072d8:	b976      	cbnz	r6, 80072f8 <_Bfree+0x28>
 80072da:	2010      	movs	r0, #16
 80072dc:	f001 f85a 	bl	8008394 <malloc>
 80072e0:	4602      	mov	r2, r0
 80072e2:	61e8      	str	r0, [r5, #28]
 80072e4:	b920      	cbnz	r0, 80072f0 <_Bfree+0x20>
 80072e6:	4b09      	ldr	r3, [pc, #36]	@ (800730c <_Bfree+0x3c>)
 80072e8:	4809      	ldr	r0, [pc, #36]	@ (8007310 <_Bfree+0x40>)
 80072ea:	218f      	movs	r1, #143	@ 0x8f
 80072ec:	f001 f820 	bl	8008330 <__assert_func>
 80072f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072f4:	6006      	str	r6, [r0, #0]
 80072f6:	60c6      	str	r6, [r0, #12]
 80072f8:	b13c      	cbz	r4, 800730a <_Bfree+0x3a>
 80072fa:	69eb      	ldr	r3, [r5, #28]
 80072fc:	6862      	ldr	r2, [r4, #4]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007304:	6021      	str	r1, [r4, #0]
 8007306:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800730a:	bd70      	pop	{r4, r5, r6, pc}
 800730c:	08008b67 	.word	0x08008b67
 8007310:	08008b7e 	.word	0x08008b7e

08007314 <__multadd>:
 8007314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007318:	690d      	ldr	r5, [r1, #16]
 800731a:	4607      	mov	r7, r0
 800731c:	460c      	mov	r4, r1
 800731e:	461e      	mov	r6, r3
 8007320:	f101 0c14 	add.w	ip, r1, #20
 8007324:	2000      	movs	r0, #0
 8007326:	f8dc 3000 	ldr.w	r3, [ip]
 800732a:	b299      	uxth	r1, r3
 800732c:	fb02 6101 	mla	r1, r2, r1, r6
 8007330:	0c1e      	lsrs	r6, r3, #16
 8007332:	0c0b      	lsrs	r3, r1, #16
 8007334:	fb02 3306 	mla	r3, r2, r6, r3
 8007338:	b289      	uxth	r1, r1
 800733a:	3001      	adds	r0, #1
 800733c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007340:	4285      	cmp	r5, r0
 8007342:	f84c 1b04 	str.w	r1, [ip], #4
 8007346:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800734a:	dcec      	bgt.n	8007326 <__multadd+0x12>
 800734c:	b30e      	cbz	r6, 8007392 <__multadd+0x7e>
 800734e:	68a3      	ldr	r3, [r4, #8]
 8007350:	42ab      	cmp	r3, r5
 8007352:	dc19      	bgt.n	8007388 <__multadd+0x74>
 8007354:	6861      	ldr	r1, [r4, #4]
 8007356:	4638      	mov	r0, r7
 8007358:	3101      	adds	r1, #1
 800735a:	f7ff ff79 	bl	8007250 <_Balloc>
 800735e:	4680      	mov	r8, r0
 8007360:	b928      	cbnz	r0, 800736e <__multadd+0x5a>
 8007362:	4602      	mov	r2, r0
 8007364:	4b0c      	ldr	r3, [pc, #48]	@ (8007398 <__multadd+0x84>)
 8007366:	480d      	ldr	r0, [pc, #52]	@ (800739c <__multadd+0x88>)
 8007368:	21ba      	movs	r1, #186	@ 0xba
 800736a:	f000 ffe1 	bl	8008330 <__assert_func>
 800736e:	6922      	ldr	r2, [r4, #16]
 8007370:	3202      	adds	r2, #2
 8007372:	f104 010c 	add.w	r1, r4, #12
 8007376:	0092      	lsls	r2, r2, #2
 8007378:	300c      	adds	r0, #12
 800737a:	f7ff fb0e 	bl	800699a <memcpy>
 800737e:	4621      	mov	r1, r4
 8007380:	4638      	mov	r0, r7
 8007382:	f7ff ffa5 	bl	80072d0 <_Bfree>
 8007386:	4644      	mov	r4, r8
 8007388:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800738c:	3501      	adds	r5, #1
 800738e:	615e      	str	r6, [r3, #20]
 8007390:	6125      	str	r5, [r4, #16]
 8007392:	4620      	mov	r0, r4
 8007394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007398:	08008af6 	.word	0x08008af6
 800739c:	08008b7e 	.word	0x08008b7e

080073a0 <__s2b>:
 80073a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073a4:	460c      	mov	r4, r1
 80073a6:	4615      	mov	r5, r2
 80073a8:	461f      	mov	r7, r3
 80073aa:	2209      	movs	r2, #9
 80073ac:	3308      	adds	r3, #8
 80073ae:	4606      	mov	r6, r0
 80073b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80073b4:	2100      	movs	r1, #0
 80073b6:	2201      	movs	r2, #1
 80073b8:	429a      	cmp	r2, r3
 80073ba:	db09      	blt.n	80073d0 <__s2b+0x30>
 80073bc:	4630      	mov	r0, r6
 80073be:	f7ff ff47 	bl	8007250 <_Balloc>
 80073c2:	b940      	cbnz	r0, 80073d6 <__s2b+0x36>
 80073c4:	4602      	mov	r2, r0
 80073c6:	4b19      	ldr	r3, [pc, #100]	@ (800742c <__s2b+0x8c>)
 80073c8:	4819      	ldr	r0, [pc, #100]	@ (8007430 <__s2b+0x90>)
 80073ca:	21d3      	movs	r1, #211	@ 0xd3
 80073cc:	f000 ffb0 	bl	8008330 <__assert_func>
 80073d0:	0052      	lsls	r2, r2, #1
 80073d2:	3101      	adds	r1, #1
 80073d4:	e7f0      	b.n	80073b8 <__s2b+0x18>
 80073d6:	9b08      	ldr	r3, [sp, #32]
 80073d8:	6143      	str	r3, [r0, #20]
 80073da:	2d09      	cmp	r5, #9
 80073dc:	f04f 0301 	mov.w	r3, #1
 80073e0:	6103      	str	r3, [r0, #16]
 80073e2:	dd16      	ble.n	8007412 <__s2b+0x72>
 80073e4:	f104 0909 	add.w	r9, r4, #9
 80073e8:	46c8      	mov	r8, r9
 80073ea:	442c      	add	r4, r5
 80073ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80073f0:	4601      	mov	r1, r0
 80073f2:	3b30      	subs	r3, #48	@ 0x30
 80073f4:	220a      	movs	r2, #10
 80073f6:	4630      	mov	r0, r6
 80073f8:	f7ff ff8c 	bl	8007314 <__multadd>
 80073fc:	45a0      	cmp	r8, r4
 80073fe:	d1f5      	bne.n	80073ec <__s2b+0x4c>
 8007400:	f1a5 0408 	sub.w	r4, r5, #8
 8007404:	444c      	add	r4, r9
 8007406:	1b2d      	subs	r5, r5, r4
 8007408:	1963      	adds	r3, r4, r5
 800740a:	42bb      	cmp	r3, r7
 800740c:	db04      	blt.n	8007418 <__s2b+0x78>
 800740e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007412:	340a      	adds	r4, #10
 8007414:	2509      	movs	r5, #9
 8007416:	e7f6      	b.n	8007406 <__s2b+0x66>
 8007418:	f814 3b01 	ldrb.w	r3, [r4], #1
 800741c:	4601      	mov	r1, r0
 800741e:	3b30      	subs	r3, #48	@ 0x30
 8007420:	220a      	movs	r2, #10
 8007422:	4630      	mov	r0, r6
 8007424:	f7ff ff76 	bl	8007314 <__multadd>
 8007428:	e7ee      	b.n	8007408 <__s2b+0x68>
 800742a:	bf00      	nop
 800742c:	08008af6 	.word	0x08008af6
 8007430:	08008b7e 	.word	0x08008b7e

08007434 <__hi0bits>:
 8007434:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007438:	4603      	mov	r3, r0
 800743a:	bf36      	itet	cc
 800743c:	0403      	lslcc	r3, r0, #16
 800743e:	2000      	movcs	r0, #0
 8007440:	2010      	movcc	r0, #16
 8007442:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007446:	bf3c      	itt	cc
 8007448:	021b      	lslcc	r3, r3, #8
 800744a:	3008      	addcc	r0, #8
 800744c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007450:	bf3c      	itt	cc
 8007452:	011b      	lslcc	r3, r3, #4
 8007454:	3004      	addcc	r0, #4
 8007456:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800745a:	bf3c      	itt	cc
 800745c:	009b      	lslcc	r3, r3, #2
 800745e:	3002      	addcc	r0, #2
 8007460:	2b00      	cmp	r3, #0
 8007462:	db05      	blt.n	8007470 <__hi0bits+0x3c>
 8007464:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007468:	f100 0001 	add.w	r0, r0, #1
 800746c:	bf08      	it	eq
 800746e:	2020      	moveq	r0, #32
 8007470:	4770      	bx	lr

08007472 <__lo0bits>:
 8007472:	6803      	ldr	r3, [r0, #0]
 8007474:	4602      	mov	r2, r0
 8007476:	f013 0007 	ands.w	r0, r3, #7
 800747a:	d00b      	beq.n	8007494 <__lo0bits+0x22>
 800747c:	07d9      	lsls	r1, r3, #31
 800747e:	d421      	bmi.n	80074c4 <__lo0bits+0x52>
 8007480:	0798      	lsls	r0, r3, #30
 8007482:	bf49      	itett	mi
 8007484:	085b      	lsrmi	r3, r3, #1
 8007486:	089b      	lsrpl	r3, r3, #2
 8007488:	2001      	movmi	r0, #1
 800748a:	6013      	strmi	r3, [r2, #0]
 800748c:	bf5c      	itt	pl
 800748e:	6013      	strpl	r3, [r2, #0]
 8007490:	2002      	movpl	r0, #2
 8007492:	4770      	bx	lr
 8007494:	b299      	uxth	r1, r3
 8007496:	b909      	cbnz	r1, 800749c <__lo0bits+0x2a>
 8007498:	0c1b      	lsrs	r3, r3, #16
 800749a:	2010      	movs	r0, #16
 800749c:	b2d9      	uxtb	r1, r3
 800749e:	b909      	cbnz	r1, 80074a4 <__lo0bits+0x32>
 80074a0:	3008      	adds	r0, #8
 80074a2:	0a1b      	lsrs	r3, r3, #8
 80074a4:	0719      	lsls	r1, r3, #28
 80074a6:	bf04      	itt	eq
 80074a8:	091b      	lsreq	r3, r3, #4
 80074aa:	3004      	addeq	r0, #4
 80074ac:	0799      	lsls	r1, r3, #30
 80074ae:	bf04      	itt	eq
 80074b0:	089b      	lsreq	r3, r3, #2
 80074b2:	3002      	addeq	r0, #2
 80074b4:	07d9      	lsls	r1, r3, #31
 80074b6:	d403      	bmi.n	80074c0 <__lo0bits+0x4e>
 80074b8:	085b      	lsrs	r3, r3, #1
 80074ba:	f100 0001 	add.w	r0, r0, #1
 80074be:	d003      	beq.n	80074c8 <__lo0bits+0x56>
 80074c0:	6013      	str	r3, [r2, #0]
 80074c2:	4770      	bx	lr
 80074c4:	2000      	movs	r0, #0
 80074c6:	4770      	bx	lr
 80074c8:	2020      	movs	r0, #32
 80074ca:	4770      	bx	lr

080074cc <__i2b>:
 80074cc:	b510      	push	{r4, lr}
 80074ce:	460c      	mov	r4, r1
 80074d0:	2101      	movs	r1, #1
 80074d2:	f7ff febd 	bl	8007250 <_Balloc>
 80074d6:	4602      	mov	r2, r0
 80074d8:	b928      	cbnz	r0, 80074e6 <__i2b+0x1a>
 80074da:	4b05      	ldr	r3, [pc, #20]	@ (80074f0 <__i2b+0x24>)
 80074dc:	4805      	ldr	r0, [pc, #20]	@ (80074f4 <__i2b+0x28>)
 80074de:	f240 1145 	movw	r1, #325	@ 0x145
 80074e2:	f000 ff25 	bl	8008330 <__assert_func>
 80074e6:	2301      	movs	r3, #1
 80074e8:	6144      	str	r4, [r0, #20]
 80074ea:	6103      	str	r3, [r0, #16]
 80074ec:	bd10      	pop	{r4, pc}
 80074ee:	bf00      	nop
 80074f0:	08008af6 	.word	0x08008af6
 80074f4:	08008b7e 	.word	0x08008b7e

080074f8 <__multiply>:
 80074f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074fc:	4617      	mov	r7, r2
 80074fe:	690a      	ldr	r2, [r1, #16]
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	429a      	cmp	r2, r3
 8007504:	bfa8      	it	ge
 8007506:	463b      	movge	r3, r7
 8007508:	4689      	mov	r9, r1
 800750a:	bfa4      	itt	ge
 800750c:	460f      	movge	r7, r1
 800750e:	4699      	movge	r9, r3
 8007510:	693d      	ldr	r5, [r7, #16]
 8007512:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	6879      	ldr	r1, [r7, #4]
 800751a:	eb05 060a 	add.w	r6, r5, sl
 800751e:	42b3      	cmp	r3, r6
 8007520:	b085      	sub	sp, #20
 8007522:	bfb8      	it	lt
 8007524:	3101      	addlt	r1, #1
 8007526:	f7ff fe93 	bl	8007250 <_Balloc>
 800752a:	b930      	cbnz	r0, 800753a <__multiply+0x42>
 800752c:	4602      	mov	r2, r0
 800752e:	4b41      	ldr	r3, [pc, #260]	@ (8007634 <__multiply+0x13c>)
 8007530:	4841      	ldr	r0, [pc, #260]	@ (8007638 <__multiply+0x140>)
 8007532:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007536:	f000 fefb 	bl	8008330 <__assert_func>
 800753a:	f100 0414 	add.w	r4, r0, #20
 800753e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007542:	4623      	mov	r3, r4
 8007544:	2200      	movs	r2, #0
 8007546:	4573      	cmp	r3, lr
 8007548:	d320      	bcc.n	800758c <__multiply+0x94>
 800754a:	f107 0814 	add.w	r8, r7, #20
 800754e:	f109 0114 	add.w	r1, r9, #20
 8007552:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007556:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800755a:	9302      	str	r3, [sp, #8]
 800755c:	1beb      	subs	r3, r5, r7
 800755e:	3b15      	subs	r3, #21
 8007560:	f023 0303 	bic.w	r3, r3, #3
 8007564:	3304      	adds	r3, #4
 8007566:	3715      	adds	r7, #21
 8007568:	42bd      	cmp	r5, r7
 800756a:	bf38      	it	cc
 800756c:	2304      	movcc	r3, #4
 800756e:	9301      	str	r3, [sp, #4]
 8007570:	9b02      	ldr	r3, [sp, #8]
 8007572:	9103      	str	r1, [sp, #12]
 8007574:	428b      	cmp	r3, r1
 8007576:	d80c      	bhi.n	8007592 <__multiply+0x9a>
 8007578:	2e00      	cmp	r6, #0
 800757a:	dd03      	ble.n	8007584 <__multiply+0x8c>
 800757c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007580:	2b00      	cmp	r3, #0
 8007582:	d055      	beq.n	8007630 <__multiply+0x138>
 8007584:	6106      	str	r6, [r0, #16]
 8007586:	b005      	add	sp, #20
 8007588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800758c:	f843 2b04 	str.w	r2, [r3], #4
 8007590:	e7d9      	b.n	8007546 <__multiply+0x4e>
 8007592:	f8b1 a000 	ldrh.w	sl, [r1]
 8007596:	f1ba 0f00 	cmp.w	sl, #0
 800759a:	d01f      	beq.n	80075dc <__multiply+0xe4>
 800759c:	46c4      	mov	ip, r8
 800759e:	46a1      	mov	r9, r4
 80075a0:	2700      	movs	r7, #0
 80075a2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80075a6:	f8d9 3000 	ldr.w	r3, [r9]
 80075aa:	fa1f fb82 	uxth.w	fp, r2
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80075b4:	443b      	add	r3, r7
 80075b6:	f8d9 7000 	ldr.w	r7, [r9]
 80075ba:	0c12      	lsrs	r2, r2, #16
 80075bc:	0c3f      	lsrs	r7, r7, #16
 80075be:	fb0a 7202 	mla	r2, sl, r2, r7
 80075c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075cc:	4565      	cmp	r5, ip
 80075ce:	f849 3b04 	str.w	r3, [r9], #4
 80075d2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80075d6:	d8e4      	bhi.n	80075a2 <__multiply+0xaa>
 80075d8:	9b01      	ldr	r3, [sp, #4]
 80075da:	50e7      	str	r7, [r4, r3]
 80075dc:	9b03      	ldr	r3, [sp, #12]
 80075de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80075e2:	3104      	adds	r1, #4
 80075e4:	f1b9 0f00 	cmp.w	r9, #0
 80075e8:	d020      	beq.n	800762c <__multiply+0x134>
 80075ea:	6823      	ldr	r3, [r4, #0]
 80075ec:	4647      	mov	r7, r8
 80075ee:	46a4      	mov	ip, r4
 80075f0:	f04f 0a00 	mov.w	sl, #0
 80075f4:	f8b7 b000 	ldrh.w	fp, [r7]
 80075f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80075fc:	fb09 220b 	mla	r2, r9, fp, r2
 8007600:	4452      	add	r2, sl
 8007602:	b29b      	uxth	r3, r3
 8007604:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007608:	f84c 3b04 	str.w	r3, [ip], #4
 800760c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007610:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007614:	f8bc 3000 	ldrh.w	r3, [ip]
 8007618:	fb09 330a 	mla	r3, r9, sl, r3
 800761c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007620:	42bd      	cmp	r5, r7
 8007622:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007626:	d8e5      	bhi.n	80075f4 <__multiply+0xfc>
 8007628:	9a01      	ldr	r2, [sp, #4]
 800762a:	50a3      	str	r3, [r4, r2]
 800762c:	3404      	adds	r4, #4
 800762e:	e79f      	b.n	8007570 <__multiply+0x78>
 8007630:	3e01      	subs	r6, #1
 8007632:	e7a1      	b.n	8007578 <__multiply+0x80>
 8007634:	08008af6 	.word	0x08008af6
 8007638:	08008b7e 	.word	0x08008b7e

0800763c <__pow5mult>:
 800763c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007640:	4615      	mov	r5, r2
 8007642:	f012 0203 	ands.w	r2, r2, #3
 8007646:	4607      	mov	r7, r0
 8007648:	460e      	mov	r6, r1
 800764a:	d007      	beq.n	800765c <__pow5mult+0x20>
 800764c:	4c25      	ldr	r4, [pc, #148]	@ (80076e4 <__pow5mult+0xa8>)
 800764e:	3a01      	subs	r2, #1
 8007650:	2300      	movs	r3, #0
 8007652:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007656:	f7ff fe5d 	bl	8007314 <__multadd>
 800765a:	4606      	mov	r6, r0
 800765c:	10ad      	asrs	r5, r5, #2
 800765e:	d03d      	beq.n	80076dc <__pow5mult+0xa0>
 8007660:	69fc      	ldr	r4, [r7, #28]
 8007662:	b97c      	cbnz	r4, 8007684 <__pow5mult+0x48>
 8007664:	2010      	movs	r0, #16
 8007666:	f000 fe95 	bl	8008394 <malloc>
 800766a:	4602      	mov	r2, r0
 800766c:	61f8      	str	r0, [r7, #28]
 800766e:	b928      	cbnz	r0, 800767c <__pow5mult+0x40>
 8007670:	4b1d      	ldr	r3, [pc, #116]	@ (80076e8 <__pow5mult+0xac>)
 8007672:	481e      	ldr	r0, [pc, #120]	@ (80076ec <__pow5mult+0xb0>)
 8007674:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007678:	f000 fe5a 	bl	8008330 <__assert_func>
 800767c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007680:	6004      	str	r4, [r0, #0]
 8007682:	60c4      	str	r4, [r0, #12]
 8007684:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007688:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800768c:	b94c      	cbnz	r4, 80076a2 <__pow5mult+0x66>
 800768e:	f240 2171 	movw	r1, #625	@ 0x271
 8007692:	4638      	mov	r0, r7
 8007694:	f7ff ff1a 	bl	80074cc <__i2b>
 8007698:	2300      	movs	r3, #0
 800769a:	f8c8 0008 	str.w	r0, [r8, #8]
 800769e:	4604      	mov	r4, r0
 80076a0:	6003      	str	r3, [r0, #0]
 80076a2:	f04f 0900 	mov.w	r9, #0
 80076a6:	07eb      	lsls	r3, r5, #31
 80076a8:	d50a      	bpl.n	80076c0 <__pow5mult+0x84>
 80076aa:	4631      	mov	r1, r6
 80076ac:	4622      	mov	r2, r4
 80076ae:	4638      	mov	r0, r7
 80076b0:	f7ff ff22 	bl	80074f8 <__multiply>
 80076b4:	4631      	mov	r1, r6
 80076b6:	4680      	mov	r8, r0
 80076b8:	4638      	mov	r0, r7
 80076ba:	f7ff fe09 	bl	80072d0 <_Bfree>
 80076be:	4646      	mov	r6, r8
 80076c0:	106d      	asrs	r5, r5, #1
 80076c2:	d00b      	beq.n	80076dc <__pow5mult+0xa0>
 80076c4:	6820      	ldr	r0, [r4, #0]
 80076c6:	b938      	cbnz	r0, 80076d8 <__pow5mult+0x9c>
 80076c8:	4622      	mov	r2, r4
 80076ca:	4621      	mov	r1, r4
 80076cc:	4638      	mov	r0, r7
 80076ce:	f7ff ff13 	bl	80074f8 <__multiply>
 80076d2:	6020      	str	r0, [r4, #0]
 80076d4:	f8c0 9000 	str.w	r9, [r0]
 80076d8:	4604      	mov	r4, r0
 80076da:	e7e4      	b.n	80076a6 <__pow5mult+0x6a>
 80076dc:	4630      	mov	r0, r6
 80076de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076e2:	bf00      	nop
 80076e4:	08008d9c 	.word	0x08008d9c
 80076e8:	08008b67 	.word	0x08008b67
 80076ec:	08008b7e 	.word	0x08008b7e

080076f0 <__lshift>:
 80076f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f4:	460c      	mov	r4, r1
 80076f6:	6849      	ldr	r1, [r1, #4]
 80076f8:	6923      	ldr	r3, [r4, #16]
 80076fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076fe:	68a3      	ldr	r3, [r4, #8]
 8007700:	4607      	mov	r7, r0
 8007702:	4691      	mov	r9, r2
 8007704:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007708:	f108 0601 	add.w	r6, r8, #1
 800770c:	42b3      	cmp	r3, r6
 800770e:	db0b      	blt.n	8007728 <__lshift+0x38>
 8007710:	4638      	mov	r0, r7
 8007712:	f7ff fd9d 	bl	8007250 <_Balloc>
 8007716:	4605      	mov	r5, r0
 8007718:	b948      	cbnz	r0, 800772e <__lshift+0x3e>
 800771a:	4602      	mov	r2, r0
 800771c:	4b28      	ldr	r3, [pc, #160]	@ (80077c0 <__lshift+0xd0>)
 800771e:	4829      	ldr	r0, [pc, #164]	@ (80077c4 <__lshift+0xd4>)
 8007720:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007724:	f000 fe04 	bl	8008330 <__assert_func>
 8007728:	3101      	adds	r1, #1
 800772a:	005b      	lsls	r3, r3, #1
 800772c:	e7ee      	b.n	800770c <__lshift+0x1c>
 800772e:	2300      	movs	r3, #0
 8007730:	f100 0114 	add.w	r1, r0, #20
 8007734:	f100 0210 	add.w	r2, r0, #16
 8007738:	4618      	mov	r0, r3
 800773a:	4553      	cmp	r3, sl
 800773c:	db33      	blt.n	80077a6 <__lshift+0xb6>
 800773e:	6920      	ldr	r0, [r4, #16]
 8007740:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007744:	f104 0314 	add.w	r3, r4, #20
 8007748:	f019 091f 	ands.w	r9, r9, #31
 800774c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007750:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007754:	d02b      	beq.n	80077ae <__lshift+0xbe>
 8007756:	f1c9 0e20 	rsb	lr, r9, #32
 800775a:	468a      	mov	sl, r1
 800775c:	2200      	movs	r2, #0
 800775e:	6818      	ldr	r0, [r3, #0]
 8007760:	fa00 f009 	lsl.w	r0, r0, r9
 8007764:	4310      	orrs	r0, r2
 8007766:	f84a 0b04 	str.w	r0, [sl], #4
 800776a:	f853 2b04 	ldr.w	r2, [r3], #4
 800776e:	459c      	cmp	ip, r3
 8007770:	fa22 f20e 	lsr.w	r2, r2, lr
 8007774:	d8f3      	bhi.n	800775e <__lshift+0x6e>
 8007776:	ebac 0304 	sub.w	r3, ip, r4
 800777a:	3b15      	subs	r3, #21
 800777c:	f023 0303 	bic.w	r3, r3, #3
 8007780:	3304      	adds	r3, #4
 8007782:	f104 0015 	add.w	r0, r4, #21
 8007786:	4560      	cmp	r0, ip
 8007788:	bf88      	it	hi
 800778a:	2304      	movhi	r3, #4
 800778c:	50ca      	str	r2, [r1, r3]
 800778e:	b10a      	cbz	r2, 8007794 <__lshift+0xa4>
 8007790:	f108 0602 	add.w	r6, r8, #2
 8007794:	3e01      	subs	r6, #1
 8007796:	4638      	mov	r0, r7
 8007798:	612e      	str	r6, [r5, #16]
 800779a:	4621      	mov	r1, r4
 800779c:	f7ff fd98 	bl	80072d0 <_Bfree>
 80077a0:	4628      	mov	r0, r5
 80077a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80077aa:	3301      	adds	r3, #1
 80077ac:	e7c5      	b.n	800773a <__lshift+0x4a>
 80077ae:	3904      	subs	r1, #4
 80077b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80077b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80077b8:	459c      	cmp	ip, r3
 80077ba:	d8f9      	bhi.n	80077b0 <__lshift+0xc0>
 80077bc:	e7ea      	b.n	8007794 <__lshift+0xa4>
 80077be:	bf00      	nop
 80077c0:	08008af6 	.word	0x08008af6
 80077c4:	08008b7e 	.word	0x08008b7e

080077c8 <__mcmp>:
 80077c8:	690a      	ldr	r2, [r1, #16]
 80077ca:	4603      	mov	r3, r0
 80077cc:	6900      	ldr	r0, [r0, #16]
 80077ce:	1a80      	subs	r0, r0, r2
 80077d0:	b530      	push	{r4, r5, lr}
 80077d2:	d10e      	bne.n	80077f2 <__mcmp+0x2a>
 80077d4:	3314      	adds	r3, #20
 80077d6:	3114      	adds	r1, #20
 80077d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80077dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80077e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80077e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80077e8:	4295      	cmp	r5, r2
 80077ea:	d003      	beq.n	80077f4 <__mcmp+0x2c>
 80077ec:	d205      	bcs.n	80077fa <__mcmp+0x32>
 80077ee:	f04f 30ff 	mov.w	r0, #4294967295
 80077f2:	bd30      	pop	{r4, r5, pc}
 80077f4:	42a3      	cmp	r3, r4
 80077f6:	d3f3      	bcc.n	80077e0 <__mcmp+0x18>
 80077f8:	e7fb      	b.n	80077f2 <__mcmp+0x2a>
 80077fa:	2001      	movs	r0, #1
 80077fc:	e7f9      	b.n	80077f2 <__mcmp+0x2a>
	...

08007800 <__mdiff>:
 8007800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007804:	4689      	mov	r9, r1
 8007806:	4606      	mov	r6, r0
 8007808:	4611      	mov	r1, r2
 800780a:	4648      	mov	r0, r9
 800780c:	4614      	mov	r4, r2
 800780e:	f7ff ffdb 	bl	80077c8 <__mcmp>
 8007812:	1e05      	subs	r5, r0, #0
 8007814:	d112      	bne.n	800783c <__mdiff+0x3c>
 8007816:	4629      	mov	r1, r5
 8007818:	4630      	mov	r0, r6
 800781a:	f7ff fd19 	bl	8007250 <_Balloc>
 800781e:	4602      	mov	r2, r0
 8007820:	b928      	cbnz	r0, 800782e <__mdiff+0x2e>
 8007822:	4b3f      	ldr	r3, [pc, #252]	@ (8007920 <__mdiff+0x120>)
 8007824:	f240 2137 	movw	r1, #567	@ 0x237
 8007828:	483e      	ldr	r0, [pc, #248]	@ (8007924 <__mdiff+0x124>)
 800782a:	f000 fd81 	bl	8008330 <__assert_func>
 800782e:	2301      	movs	r3, #1
 8007830:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007834:	4610      	mov	r0, r2
 8007836:	b003      	add	sp, #12
 8007838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783c:	bfbc      	itt	lt
 800783e:	464b      	movlt	r3, r9
 8007840:	46a1      	movlt	r9, r4
 8007842:	4630      	mov	r0, r6
 8007844:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007848:	bfba      	itte	lt
 800784a:	461c      	movlt	r4, r3
 800784c:	2501      	movlt	r5, #1
 800784e:	2500      	movge	r5, #0
 8007850:	f7ff fcfe 	bl	8007250 <_Balloc>
 8007854:	4602      	mov	r2, r0
 8007856:	b918      	cbnz	r0, 8007860 <__mdiff+0x60>
 8007858:	4b31      	ldr	r3, [pc, #196]	@ (8007920 <__mdiff+0x120>)
 800785a:	f240 2145 	movw	r1, #581	@ 0x245
 800785e:	e7e3      	b.n	8007828 <__mdiff+0x28>
 8007860:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007864:	6926      	ldr	r6, [r4, #16]
 8007866:	60c5      	str	r5, [r0, #12]
 8007868:	f109 0310 	add.w	r3, r9, #16
 800786c:	f109 0514 	add.w	r5, r9, #20
 8007870:	f104 0e14 	add.w	lr, r4, #20
 8007874:	f100 0b14 	add.w	fp, r0, #20
 8007878:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800787c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007880:	9301      	str	r3, [sp, #4]
 8007882:	46d9      	mov	r9, fp
 8007884:	f04f 0c00 	mov.w	ip, #0
 8007888:	9b01      	ldr	r3, [sp, #4]
 800788a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800788e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007892:	9301      	str	r3, [sp, #4]
 8007894:	fa1f f38a 	uxth.w	r3, sl
 8007898:	4619      	mov	r1, r3
 800789a:	b283      	uxth	r3, r0
 800789c:	1acb      	subs	r3, r1, r3
 800789e:	0c00      	lsrs	r0, r0, #16
 80078a0:	4463      	add	r3, ip
 80078a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80078a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80078b0:	4576      	cmp	r6, lr
 80078b2:	f849 3b04 	str.w	r3, [r9], #4
 80078b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078ba:	d8e5      	bhi.n	8007888 <__mdiff+0x88>
 80078bc:	1b33      	subs	r3, r6, r4
 80078be:	3b15      	subs	r3, #21
 80078c0:	f023 0303 	bic.w	r3, r3, #3
 80078c4:	3415      	adds	r4, #21
 80078c6:	3304      	adds	r3, #4
 80078c8:	42a6      	cmp	r6, r4
 80078ca:	bf38      	it	cc
 80078cc:	2304      	movcc	r3, #4
 80078ce:	441d      	add	r5, r3
 80078d0:	445b      	add	r3, fp
 80078d2:	461e      	mov	r6, r3
 80078d4:	462c      	mov	r4, r5
 80078d6:	4544      	cmp	r4, r8
 80078d8:	d30e      	bcc.n	80078f8 <__mdiff+0xf8>
 80078da:	f108 0103 	add.w	r1, r8, #3
 80078de:	1b49      	subs	r1, r1, r5
 80078e0:	f021 0103 	bic.w	r1, r1, #3
 80078e4:	3d03      	subs	r5, #3
 80078e6:	45a8      	cmp	r8, r5
 80078e8:	bf38      	it	cc
 80078ea:	2100      	movcc	r1, #0
 80078ec:	440b      	add	r3, r1
 80078ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80078f2:	b191      	cbz	r1, 800791a <__mdiff+0x11a>
 80078f4:	6117      	str	r7, [r2, #16]
 80078f6:	e79d      	b.n	8007834 <__mdiff+0x34>
 80078f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80078fc:	46e6      	mov	lr, ip
 80078fe:	0c08      	lsrs	r0, r1, #16
 8007900:	fa1c fc81 	uxtah	ip, ip, r1
 8007904:	4471      	add	r1, lr
 8007906:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800790a:	b289      	uxth	r1, r1
 800790c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007910:	f846 1b04 	str.w	r1, [r6], #4
 8007914:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007918:	e7dd      	b.n	80078d6 <__mdiff+0xd6>
 800791a:	3f01      	subs	r7, #1
 800791c:	e7e7      	b.n	80078ee <__mdiff+0xee>
 800791e:	bf00      	nop
 8007920:	08008af6 	.word	0x08008af6
 8007924:	08008b7e 	.word	0x08008b7e

08007928 <__ulp>:
 8007928:	b082      	sub	sp, #8
 800792a:	ed8d 0b00 	vstr	d0, [sp]
 800792e:	9a01      	ldr	r2, [sp, #4]
 8007930:	4b0f      	ldr	r3, [pc, #60]	@ (8007970 <__ulp+0x48>)
 8007932:	4013      	ands	r3, r2
 8007934:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007938:	2b00      	cmp	r3, #0
 800793a:	dc08      	bgt.n	800794e <__ulp+0x26>
 800793c:	425b      	negs	r3, r3
 800793e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007942:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007946:	da04      	bge.n	8007952 <__ulp+0x2a>
 8007948:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800794c:	4113      	asrs	r3, r2
 800794e:	2200      	movs	r2, #0
 8007950:	e008      	b.n	8007964 <__ulp+0x3c>
 8007952:	f1a2 0314 	sub.w	r3, r2, #20
 8007956:	2b1e      	cmp	r3, #30
 8007958:	bfda      	itte	le
 800795a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800795e:	40da      	lsrle	r2, r3
 8007960:	2201      	movgt	r2, #1
 8007962:	2300      	movs	r3, #0
 8007964:	4619      	mov	r1, r3
 8007966:	4610      	mov	r0, r2
 8007968:	ec41 0b10 	vmov	d0, r0, r1
 800796c:	b002      	add	sp, #8
 800796e:	4770      	bx	lr
 8007970:	7ff00000 	.word	0x7ff00000

08007974 <__b2d>:
 8007974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007978:	6906      	ldr	r6, [r0, #16]
 800797a:	f100 0814 	add.w	r8, r0, #20
 800797e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007982:	1f37      	subs	r7, r6, #4
 8007984:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007988:	4610      	mov	r0, r2
 800798a:	f7ff fd53 	bl	8007434 <__hi0bits>
 800798e:	f1c0 0320 	rsb	r3, r0, #32
 8007992:	280a      	cmp	r0, #10
 8007994:	600b      	str	r3, [r1, #0]
 8007996:	491b      	ldr	r1, [pc, #108]	@ (8007a04 <__b2d+0x90>)
 8007998:	dc15      	bgt.n	80079c6 <__b2d+0x52>
 800799a:	f1c0 0c0b 	rsb	ip, r0, #11
 800799e:	fa22 f30c 	lsr.w	r3, r2, ip
 80079a2:	45b8      	cmp	r8, r7
 80079a4:	ea43 0501 	orr.w	r5, r3, r1
 80079a8:	bf34      	ite	cc
 80079aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80079ae:	2300      	movcs	r3, #0
 80079b0:	3015      	adds	r0, #21
 80079b2:	fa02 f000 	lsl.w	r0, r2, r0
 80079b6:	fa23 f30c 	lsr.w	r3, r3, ip
 80079ba:	4303      	orrs	r3, r0
 80079bc:	461c      	mov	r4, r3
 80079be:	ec45 4b10 	vmov	d0, r4, r5
 80079c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c6:	45b8      	cmp	r8, r7
 80079c8:	bf3a      	itte	cc
 80079ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80079ce:	f1a6 0708 	subcc.w	r7, r6, #8
 80079d2:	2300      	movcs	r3, #0
 80079d4:	380b      	subs	r0, #11
 80079d6:	d012      	beq.n	80079fe <__b2d+0x8a>
 80079d8:	f1c0 0120 	rsb	r1, r0, #32
 80079dc:	fa23 f401 	lsr.w	r4, r3, r1
 80079e0:	4082      	lsls	r2, r0
 80079e2:	4322      	orrs	r2, r4
 80079e4:	4547      	cmp	r7, r8
 80079e6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80079ea:	bf8c      	ite	hi
 80079ec:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80079f0:	2200      	movls	r2, #0
 80079f2:	4083      	lsls	r3, r0
 80079f4:	40ca      	lsrs	r2, r1
 80079f6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80079fa:	4313      	orrs	r3, r2
 80079fc:	e7de      	b.n	80079bc <__b2d+0x48>
 80079fe:	ea42 0501 	orr.w	r5, r2, r1
 8007a02:	e7db      	b.n	80079bc <__b2d+0x48>
 8007a04:	3ff00000 	.word	0x3ff00000

08007a08 <__d2b>:
 8007a08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a0c:	460f      	mov	r7, r1
 8007a0e:	2101      	movs	r1, #1
 8007a10:	ec59 8b10 	vmov	r8, r9, d0
 8007a14:	4616      	mov	r6, r2
 8007a16:	f7ff fc1b 	bl	8007250 <_Balloc>
 8007a1a:	4604      	mov	r4, r0
 8007a1c:	b930      	cbnz	r0, 8007a2c <__d2b+0x24>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	4b23      	ldr	r3, [pc, #140]	@ (8007ab0 <__d2b+0xa8>)
 8007a22:	4824      	ldr	r0, [pc, #144]	@ (8007ab4 <__d2b+0xac>)
 8007a24:	f240 310f 	movw	r1, #783	@ 0x30f
 8007a28:	f000 fc82 	bl	8008330 <__assert_func>
 8007a2c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a34:	b10d      	cbz	r5, 8007a3a <__d2b+0x32>
 8007a36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	f1b8 0300 	subs.w	r3, r8, #0
 8007a40:	d023      	beq.n	8007a8a <__d2b+0x82>
 8007a42:	4668      	mov	r0, sp
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	f7ff fd14 	bl	8007472 <__lo0bits>
 8007a4a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a4e:	b1d0      	cbz	r0, 8007a86 <__d2b+0x7e>
 8007a50:	f1c0 0320 	rsb	r3, r0, #32
 8007a54:	fa02 f303 	lsl.w	r3, r2, r3
 8007a58:	430b      	orrs	r3, r1
 8007a5a:	40c2      	lsrs	r2, r0
 8007a5c:	6163      	str	r3, [r4, #20]
 8007a5e:	9201      	str	r2, [sp, #4]
 8007a60:	9b01      	ldr	r3, [sp, #4]
 8007a62:	61a3      	str	r3, [r4, #24]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	bf0c      	ite	eq
 8007a68:	2201      	moveq	r2, #1
 8007a6a:	2202      	movne	r2, #2
 8007a6c:	6122      	str	r2, [r4, #16]
 8007a6e:	b1a5      	cbz	r5, 8007a9a <__d2b+0x92>
 8007a70:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007a74:	4405      	add	r5, r0
 8007a76:	603d      	str	r5, [r7, #0]
 8007a78:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007a7c:	6030      	str	r0, [r6, #0]
 8007a7e:	4620      	mov	r0, r4
 8007a80:	b003      	add	sp, #12
 8007a82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a86:	6161      	str	r1, [r4, #20]
 8007a88:	e7ea      	b.n	8007a60 <__d2b+0x58>
 8007a8a:	a801      	add	r0, sp, #4
 8007a8c:	f7ff fcf1 	bl	8007472 <__lo0bits>
 8007a90:	9b01      	ldr	r3, [sp, #4]
 8007a92:	6163      	str	r3, [r4, #20]
 8007a94:	3020      	adds	r0, #32
 8007a96:	2201      	movs	r2, #1
 8007a98:	e7e8      	b.n	8007a6c <__d2b+0x64>
 8007a9a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007aa2:	6038      	str	r0, [r7, #0]
 8007aa4:	6918      	ldr	r0, [r3, #16]
 8007aa6:	f7ff fcc5 	bl	8007434 <__hi0bits>
 8007aaa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007aae:	e7e5      	b.n	8007a7c <__d2b+0x74>
 8007ab0:	08008af6 	.word	0x08008af6
 8007ab4:	08008b7e 	.word	0x08008b7e

08007ab8 <__ratio>:
 8007ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007abc:	b085      	sub	sp, #20
 8007abe:	e9cd 1000 	strd	r1, r0, [sp]
 8007ac2:	a902      	add	r1, sp, #8
 8007ac4:	f7ff ff56 	bl	8007974 <__b2d>
 8007ac8:	9800      	ldr	r0, [sp, #0]
 8007aca:	a903      	add	r1, sp, #12
 8007acc:	ec55 4b10 	vmov	r4, r5, d0
 8007ad0:	f7ff ff50 	bl	8007974 <__b2d>
 8007ad4:	9b01      	ldr	r3, [sp, #4]
 8007ad6:	6919      	ldr	r1, [r3, #16]
 8007ad8:	9b00      	ldr	r3, [sp, #0]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	1ac9      	subs	r1, r1, r3
 8007ade:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007ae2:	1a9b      	subs	r3, r3, r2
 8007ae4:	ec5b ab10 	vmov	sl, fp, d0
 8007ae8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	bfce      	itee	gt
 8007af0:	462a      	movgt	r2, r5
 8007af2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007af6:	465a      	movle	r2, fp
 8007af8:	462f      	mov	r7, r5
 8007afa:	46d9      	mov	r9, fp
 8007afc:	bfcc      	ite	gt
 8007afe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007b02:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007b06:	464b      	mov	r3, r9
 8007b08:	4652      	mov	r2, sl
 8007b0a:	4620      	mov	r0, r4
 8007b0c:	4639      	mov	r1, r7
 8007b0e:	f7f8 fec5 	bl	800089c <__aeabi_ddiv>
 8007b12:	ec41 0b10 	vmov	d0, r0, r1
 8007b16:	b005      	add	sp, #20
 8007b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007b1c <__copybits>:
 8007b1c:	3901      	subs	r1, #1
 8007b1e:	b570      	push	{r4, r5, r6, lr}
 8007b20:	1149      	asrs	r1, r1, #5
 8007b22:	6914      	ldr	r4, [r2, #16]
 8007b24:	3101      	adds	r1, #1
 8007b26:	f102 0314 	add.w	r3, r2, #20
 8007b2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007b2e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007b32:	1f05      	subs	r5, r0, #4
 8007b34:	42a3      	cmp	r3, r4
 8007b36:	d30c      	bcc.n	8007b52 <__copybits+0x36>
 8007b38:	1aa3      	subs	r3, r4, r2
 8007b3a:	3b11      	subs	r3, #17
 8007b3c:	f023 0303 	bic.w	r3, r3, #3
 8007b40:	3211      	adds	r2, #17
 8007b42:	42a2      	cmp	r2, r4
 8007b44:	bf88      	it	hi
 8007b46:	2300      	movhi	r3, #0
 8007b48:	4418      	add	r0, r3
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	4288      	cmp	r0, r1
 8007b4e:	d305      	bcc.n	8007b5c <__copybits+0x40>
 8007b50:	bd70      	pop	{r4, r5, r6, pc}
 8007b52:	f853 6b04 	ldr.w	r6, [r3], #4
 8007b56:	f845 6f04 	str.w	r6, [r5, #4]!
 8007b5a:	e7eb      	b.n	8007b34 <__copybits+0x18>
 8007b5c:	f840 3b04 	str.w	r3, [r0], #4
 8007b60:	e7f4      	b.n	8007b4c <__copybits+0x30>

08007b62 <__any_on>:
 8007b62:	f100 0214 	add.w	r2, r0, #20
 8007b66:	6900      	ldr	r0, [r0, #16]
 8007b68:	114b      	asrs	r3, r1, #5
 8007b6a:	4298      	cmp	r0, r3
 8007b6c:	b510      	push	{r4, lr}
 8007b6e:	db11      	blt.n	8007b94 <__any_on+0x32>
 8007b70:	dd0a      	ble.n	8007b88 <__any_on+0x26>
 8007b72:	f011 011f 	ands.w	r1, r1, #31
 8007b76:	d007      	beq.n	8007b88 <__any_on+0x26>
 8007b78:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007b7c:	fa24 f001 	lsr.w	r0, r4, r1
 8007b80:	fa00 f101 	lsl.w	r1, r0, r1
 8007b84:	428c      	cmp	r4, r1
 8007b86:	d10b      	bne.n	8007ba0 <__any_on+0x3e>
 8007b88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d803      	bhi.n	8007b98 <__any_on+0x36>
 8007b90:	2000      	movs	r0, #0
 8007b92:	bd10      	pop	{r4, pc}
 8007b94:	4603      	mov	r3, r0
 8007b96:	e7f7      	b.n	8007b88 <__any_on+0x26>
 8007b98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b9c:	2900      	cmp	r1, #0
 8007b9e:	d0f5      	beq.n	8007b8c <__any_on+0x2a>
 8007ba0:	2001      	movs	r0, #1
 8007ba2:	e7f6      	b.n	8007b92 <__any_on+0x30>

08007ba4 <__ascii_wctomb>:
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	4608      	mov	r0, r1
 8007ba8:	b141      	cbz	r1, 8007bbc <__ascii_wctomb+0x18>
 8007baa:	2aff      	cmp	r2, #255	@ 0xff
 8007bac:	d904      	bls.n	8007bb8 <__ascii_wctomb+0x14>
 8007bae:	228a      	movs	r2, #138	@ 0x8a
 8007bb0:	601a      	str	r2, [r3, #0]
 8007bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb6:	4770      	bx	lr
 8007bb8:	700a      	strb	r2, [r1, #0]
 8007bba:	2001      	movs	r0, #1
 8007bbc:	4770      	bx	lr

08007bbe <__ssputs_r>:
 8007bbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bc2:	688e      	ldr	r6, [r1, #8]
 8007bc4:	461f      	mov	r7, r3
 8007bc6:	42be      	cmp	r6, r7
 8007bc8:	680b      	ldr	r3, [r1, #0]
 8007bca:	4682      	mov	sl, r0
 8007bcc:	460c      	mov	r4, r1
 8007bce:	4690      	mov	r8, r2
 8007bd0:	d82d      	bhi.n	8007c2e <__ssputs_r+0x70>
 8007bd2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007bd6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007bda:	d026      	beq.n	8007c2a <__ssputs_r+0x6c>
 8007bdc:	6965      	ldr	r5, [r4, #20]
 8007bde:	6909      	ldr	r1, [r1, #16]
 8007be0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007be4:	eba3 0901 	sub.w	r9, r3, r1
 8007be8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bec:	1c7b      	adds	r3, r7, #1
 8007bee:	444b      	add	r3, r9
 8007bf0:	106d      	asrs	r5, r5, #1
 8007bf2:	429d      	cmp	r5, r3
 8007bf4:	bf38      	it	cc
 8007bf6:	461d      	movcc	r5, r3
 8007bf8:	0553      	lsls	r3, r2, #21
 8007bfa:	d527      	bpl.n	8007c4c <__ssputs_r+0x8e>
 8007bfc:	4629      	mov	r1, r5
 8007bfe:	f7ff fa89 	bl	8007114 <_malloc_r>
 8007c02:	4606      	mov	r6, r0
 8007c04:	b360      	cbz	r0, 8007c60 <__ssputs_r+0xa2>
 8007c06:	6921      	ldr	r1, [r4, #16]
 8007c08:	464a      	mov	r2, r9
 8007c0a:	f7fe fec6 	bl	800699a <memcpy>
 8007c0e:	89a3      	ldrh	r3, [r4, #12]
 8007c10:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c18:	81a3      	strh	r3, [r4, #12]
 8007c1a:	6126      	str	r6, [r4, #16]
 8007c1c:	6165      	str	r5, [r4, #20]
 8007c1e:	444e      	add	r6, r9
 8007c20:	eba5 0509 	sub.w	r5, r5, r9
 8007c24:	6026      	str	r6, [r4, #0]
 8007c26:	60a5      	str	r5, [r4, #8]
 8007c28:	463e      	mov	r6, r7
 8007c2a:	42be      	cmp	r6, r7
 8007c2c:	d900      	bls.n	8007c30 <__ssputs_r+0x72>
 8007c2e:	463e      	mov	r6, r7
 8007c30:	6820      	ldr	r0, [r4, #0]
 8007c32:	4632      	mov	r2, r6
 8007c34:	4641      	mov	r1, r8
 8007c36:	f000 fb51 	bl	80082dc <memmove>
 8007c3a:	68a3      	ldr	r3, [r4, #8]
 8007c3c:	1b9b      	subs	r3, r3, r6
 8007c3e:	60a3      	str	r3, [r4, #8]
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	4433      	add	r3, r6
 8007c44:	6023      	str	r3, [r4, #0]
 8007c46:	2000      	movs	r0, #0
 8007c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c4c:	462a      	mov	r2, r5
 8007c4e:	f000 fba9 	bl	80083a4 <_realloc_r>
 8007c52:	4606      	mov	r6, r0
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d1e0      	bne.n	8007c1a <__ssputs_r+0x5c>
 8007c58:	6921      	ldr	r1, [r4, #16]
 8007c5a:	4650      	mov	r0, sl
 8007c5c:	f7fe feb4 	bl	80069c8 <_free_r>
 8007c60:	230c      	movs	r3, #12
 8007c62:	f8ca 3000 	str.w	r3, [sl]
 8007c66:	89a3      	ldrh	r3, [r4, #12]
 8007c68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c6c:	81a3      	strh	r3, [r4, #12]
 8007c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c72:	e7e9      	b.n	8007c48 <__ssputs_r+0x8a>

08007c74 <_svfiprintf_r>:
 8007c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c78:	4698      	mov	r8, r3
 8007c7a:	898b      	ldrh	r3, [r1, #12]
 8007c7c:	061b      	lsls	r3, r3, #24
 8007c7e:	b09d      	sub	sp, #116	@ 0x74
 8007c80:	4607      	mov	r7, r0
 8007c82:	460d      	mov	r5, r1
 8007c84:	4614      	mov	r4, r2
 8007c86:	d510      	bpl.n	8007caa <_svfiprintf_r+0x36>
 8007c88:	690b      	ldr	r3, [r1, #16]
 8007c8a:	b973      	cbnz	r3, 8007caa <_svfiprintf_r+0x36>
 8007c8c:	2140      	movs	r1, #64	@ 0x40
 8007c8e:	f7ff fa41 	bl	8007114 <_malloc_r>
 8007c92:	6028      	str	r0, [r5, #0]
 8007c94:	6128      	str	r0, [r5, #16]
 8007c96:	b930      	cbnz	r0, 8007ca6 <_svfiprintf_r+0x32>
 8007c98:	230c      	movs	r3, #12
 8007c9a:	603b      	str	r3, [r7, #0]
 8007c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca0:	b01d      	add	sp, #116	@ 0x74
 8007ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca6:	2340      	movs	r3, #64	@ 0x40
 8007ca8:	616b      	str	r3, [r5, #20]
 8007caa:	2300      	movs	r3, #0
 8007cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cae:	2320      	movs	r3, #32
 8007cb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cb8:	2330      	movs	r3, #48	@ 0x30
 8007cba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e58 <_svfiprintf_r+0x1e4>
 8007cbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cc2:	f04f 0901 	mov.w	r9, #1
 8007cc6:	4623      	mov	r3, r4
 8007cc8:	469a      	mov	sl, r3
 8007cca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cce:	b10a      	cbz	r2, 8007cd4 <_svfiprintf_r+0x60>
 8007cd0:	2a25      	cmp	r2, #37	@ 0x25
 8007cd2:	d1f9      	bne.n	8007cc8 <_svfiprintf_r+0x54>
 8007cd4:	ebba 0b04 	subs.w	fp, sl, r4
 8007cd8:	d00b      	beq.n	8007cf2 <_svfiprintf_r+0x7e>
 8007cda:	465b      	mov	r3, fp
 8007cdc:	4622      	mov	r2, r4
 8007cde:	4629      	mov	r1, r5
 8007ce0:	4638      	mov	r0, r7
 8007ce2:	f7ff ff6c 	bl	8007bbe <__ssputs_r>
 8007ce6:	3001      	adds	r0, #1
 8007ce8:	f000 80a7 	beq.w	8007e3a <_svfiprintf_r+0x1c6>
 8007cec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cee:	445a      	add	r2, fp
 8007cf0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	f000 809f 	beq.w	8007e3a <_svfiprintf_r+0x1c6>
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8007d02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d06:	f10a 0a01 	add.w	sl, sl, #1
 8007d0a:	9304      	str	r3, [sp, #16]
 8007d0c:	9307      	str	r3, [sp, #28]
 8007d0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d12:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d14:	4654      	mov	r4, sl
 8007d16:	2205      	movs	r2, #5
 8007d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d1c:	484e      	ldr	r0, [pc, #312]	@ (8007e58 <_svfiprintf_r+0x1e4>)
 8007d1e:	f7f8 fa87 	bl	8000230 <memchr>
 8007d22:	9a04      	ldr	r2, [sp, #16]
 8007d24:	b9d8      	cbnz	r0, 8007d5e <_svfiprintf_r+0xea>
 8007d26:	06d0      	lsls	r0, r2, #27
 8007d28:	bf44      	itt	mi
 8007d2a:	2320      	movmi	r3, #32
 8007d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d30:	0711      	lsls	r1, r2, #28
 8007d32:	bf44      	itt	mi
 8007d34:	232b      	movmi	r3, #43	@ 0x2b
 8007d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d3a:	f89a 3000 	ldrb.w	r3, [sl]
 8007d3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d40:	d015      	beq.n	8007d6e <_svfiprintf_r+0xfa>
 8007d42:	9a07      	ldr	r2, [sp, #28]
 8007d44:	4654      	mov	r4, sl
 8007d46:	2000      	movs	r0, #0
 8007d48:	f04f 0c0a 	mov.w	ip, #10
 8007d4c:	4621      	mov	r1, r4
 8007d4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d52:	3b30      	subs	r3, #48	@ 0x30
 8007d54:	2b09      	cmp	r3, #9
 8007d56:	d94b      	bls.n	8007df0 <_svfiprintf_r+0x17c>
 8007d58:	b1b0      	cbz	r0, 8007d88 <_svfiprintf_r+0x114>
 8007d5a:	9207      	str	r2, [sp, #28]
 8007d5c:	e014      	b.n	8007d88 <_svfiprintf_r+0x114>
 8007d5e:	eba0 0308 	sub.w	r3, r0, r8
 8007d62:	fa09 f303 	lsl.w	r3, r9, r3
 8007d66:	4313      	orrs	r3, r2
 8007d68:	9304      	str	r3, [sp, #16]
 8007d6a:	46a2      	mov	sl, r4
 8007d6c:	e7d2      	b.n	8007d14 <_svfiprintf_r+0xa0>
 8007d6e:	9b03      	ldr	r3, [sp, #12]
 8007d70:	1d19      	adds	r1, r3, #4
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	9103      	str	r1, [sp, #12]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	bfbb      	ittet	lt
 8007d7a:	425b      	neglt	r3, r3
 8007d7c:	f042 0202 	orrlt.w	r2, r2, #2
 8007d80:	9307      	strge	r3, [sp, #28]
 8007d82:	9307      	strlt	r3, [sp, #28]
 8007d84:	bfb8      	it	lt
 8007d86:	9204      	strlt	r2, [sp, #16]
 8007d88:	7823      	ldrb	r3, [r4, #0]
 8007d8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d8c:	d10a      	bne.n	8007da4 <_svfiprintf_r+0x130>
 8007d8e:	7863      	ldrb	r3, [r4, #1]
 8007d90:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d92:	d132      	bne.n	8007dfa <_svfiprintf_r+0x186>
 8007d94:	9b03      	ldr	r3, [sp, #12]
 8007d96:	1d1a      	adds	r2, r3, #4
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	9203      	str	r2, [sp, #12]
 8007d9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007da0:	3402      	adds	r4, #2
 8007da2:	9305      	str	r3, [sp, #20]
 8007da4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007e68 <_svfiprintf_r+0x1f4>
 8007da8:	7821      	ldrb	r1, [r4, #0]
 8007daa:	2203      	movs	r2, #3
 8007dac:	4650      	mov	r0, sl
 8007dae:	f7f8 fa3f 	bl	8000230 <memchr>
 8007db2:	b138      	cbz	r0, 8007dc4 <_svfiprintf_r+0x150>
 8007db4:	9b04      	ldr	r3, [sp, #16]
 8007db6:	eba0 000a 	sub.w	r0, r0, sl
 8007dba:	2240      	movs	r2, #64	@ 0x40
 8007dbc:	4082      	lsls	r2, r0
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	3401      	adds	r4, #1
 8007dc2:	9304      	str	r3, [sp, #16]
 8007dc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dc8:	4824      	ldr	r0, [pc, #144]	@ (8007e5c <_svfiprintf_r+0x1e8>)
 8007dca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007dce:	2206      	movs	r2, #6
 8007dd0:	f7f8 fa2e 	bl	8000230 <memchr>
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	d036      	beq.n	8007e46 <_svfiprintf_r+0x1d2>
 8007dd8:	4b21      	ldr	r3, [pc, #132]	@ (8007e60 <_svfiprintf_r+0x1ec>)
 8007dda:	bb1b      	cbnz	r3, 8007e24 <_svfiprintf_r+0x1b0>
 8007ddc:	9b03      	ldr	r3, [sp, #12]
 8007dde:	3307      	adds	r3, #7
 8007de0:	f023 0307 	bic.w	r3, r3, #7
 8007de4:	3308      	adds	r3, #8
 8007de6:	9303      	str	r3, [sp, #12]
 8007de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dea:	4433      	add	r3, r6
 8007dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dee:	e76a      	b.n	8007cc6 <_svfiprintf_r+0x52>
 8007df0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007df4:	460c      	mov	r4, r1
 8007df6:	2001      	movs	r0, #1
 8007df8:	e7a8      	b.n	8007d4c <_svfiprintf_r+0xd8>
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	3401      	adds	r4, #1
 8007dfe:	9305      	str	r3, [sp, #20]
 8007e00:	4619      	mov	r1, r3
 8007e02:	f04f 0c0a 	mov.w	ip, #10
 8007e06:	4620      	mov	r0, r4
 8007e08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e0c:	3a30      	subs	r2, #48	@ 0x30
 8007e0e:	2a09      	cmp	r2, #9
 8007e10:	d903      	bls.n	8007e1a <_svfiprintf_r+0x1a6>
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d0c6      	beq.n	8007da4 <_svfiprintf_r+0x130>
 8007e16:	9105      	str	r1, [sp, #20]
 8007e18:	e7c4      	b.n	8007da4 <_svfiprintf_r+0x130>
 8007e1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e1e:	4604      	mov	r4, r0
 8007e20:	2301      	movs	r3, #1
 8007e22:	e7f0      	b.n	8007e06 <_svfiprintf_r+0x192>
 8007e24:	ab03      	add	r3, sp, #12
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	462a      	mov	r2, r5
 8007e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8007e64 <_svfiprintf_r+0x1f0>)
 8007e2c:	a904      	add	r1, sp, #16
 8007e2e:	4638      	mov	r0, r7
 8007e30:	f3af 8000 	nop.w
 8007e34:	1c42      	adds	r2, r0, #1
 8007e36:	4606      	mov	r6, r0
 8007e38:	d1d6      	bne.n	8007de8 <_svfiprintf_r+0x174>
 8007e3a:	89ab      	ldrh	r3, [r5, #12]
 8007e3c:	065b      	lsls	r3, r3, #25
 8007e3e:	f53f af2d 	bmi.w	8007c9c <_svfiprintf_r+0x28>
 8007e42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e44:	e72c      	b.n	8007ca0 <_svfiprintf_r+0x2c>
 8007e46:	ab03      	add	r3, sp, #12
 8007e48:	9300      	str	r3, [sp, #0]
 8007e4a:	462a      	mov	r2, r5
 8007e4c:	4b05      	ldr	r3, [pc, #20]	@ (8007e64 <_svfiprintf_r+0x1f0>)
 8007e4e:	a904      	add	r1, sp, #16
 8007e50:	4638      	mov	r0, r7
 8007e52:	f000 f879 	bl	8007f48 <_printf_i>
 8007e56:	e7ed      	b.n	8007e34 <_svfiprintf_r+0x1c0>
 8007e58:	08008bd7 	.word	0x08008bd7
 8007e5c:	08008be1 	.word	0x08008be1
 8007e60:	00000000 	.word	0x00000000
 8007e64:	08007bbf 	.word	0x08007bbf
 8007e68:	08008bdd 	.word	0x08008bdd

08007e6c <_printf_common>:
 8007e6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e70:	4616      	mov	r6, r2
 8007e72:	4698      	mov	r8, r3
 8007e74:	688a      	ldr	r2, [r1, #8]
 8007e76:	690b      	ldr	r3, [r1, #16]
 8007e78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	bfb8      	it	lt
 8007e80:	4613      	movlt	r3, r2
 8007e82:	6033      	str	r3, [r6, #0]
 8007e84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e88:	4607      	mov	r7, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	b10a      	cbz	r2, 8007e92 <_printf_common+0x26>
 8007e8e:	3301      	adds	r3, #1
 8007e90:	6033      	str	r3, [r6, #0]
 8007e92:	6823      	ldr	r3, [r4, #0]
 8007e94:	0699      	lsls	r1, r3, #26
 8007e96:	bf42      	ittt	mi
 8007e98:	6833      	ldrmi	r3, [r6, #0]
 8007e9a:	3302      	addmi	r3, #2
 8007e9c:	6033      	strmi	r3, [r6, #0]
 8007e9e:	6825      	ldr	r5, [r4, #0]
 8007ea0:	f015 0506 	ands.w	r5, r5, #6
 8007ea4:	d106      	bne.n	8007eb4 <_printf_common+0x48>
 8007ea6:	f104 0a19 	add.w	sl, r4, #25
 8007eaa:	68e3      	ldr	r3, [r4, #12]
 8007eac:	6832      	ldr	r2, [r6, #0]
 8007eae:	1a9b      	subs	r3, r3, r2
 8007eb0:	42ab      	cmp	r3, r5
 8007eb2:	dc26      	bgt.n	8007f02 <_printf_common+0x96>
 8007eb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007eb8:	6822      	ldr	r2, [r4, #0]
 8007eba:	3b00      	subs	r3, #0
 8007ebc:	bf18      	it	ne
 8007ebe:	2301      	movne	r3, #1
 8007ec0:	0692      	lsls	r2, r2, #26
 8007ec2:	d42b      	bmi.n	8007f1c <_printf_common+0xb0>
 8007ec4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ec8:	4641      	mov	r1, r8
 8007eca:	4638      	mov	r0, r7
 8007ecc:	47c8      	blx	r9
 8007ece:	3001      	adds	r0, #1
 8007ed0:	d01e      	beq.n	8007f10 <_printf_common+0xa4>
 8007ed2:	6823      	ldr	r3, [r4, #0]
 8007ed4:	6922      	ldr	r2, [r4, #16]
 8007ed6:	f003 0306 	and.w	r3, r3, #6
 8007eda:	2b04      	cmp	r3, #4
 8007edc:	bf02      	ittt	eq
 8007ede:	68e5      	ldreq	r5, [r4, #12]
 8007ee0:	6833      	ldreq	r3, [r6, #0]
 8007ee2:	1aed      	subeq	r5, r5, r3
 8007ee4:	68a3      	ldr	r3, [r4, #8]
 8007ee6:	bf0c      	ite	eq
 8007ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007eec:	2500      	movne	r5, #0
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	bfc4      	itt	gt
 8007ef2:	1a9b      	subgt	r3, r3, r2
 8007ef4:	18ed      	addgt	r5, r5, r3
 8007ef6:	2600      	movs	r6, #0
 8007ef8:	341a      	adds	r4, #26
 8007efa:	42b5      	cmp	r5, r6
 8007efc:	d11a      	bne.n	8007f34 <_printf_common+0xc8>
 8007efe:	2000      	movs	r0, #0
 8007f00:	e008      	b.n	8007f14 <_printf_common+0xa8>
 8007f02:	2301      	movs	r3, #1
 8007f04:	4652      	mov	r2, sl
 8007f06:	4641      	mov	r1, r8
 8007f08:	4638      	mov	r0, r7
 8007f0a:	47c8      	blx	r9
 8007f0c:	3001      	adds	r0, #1
 8007f0e:	d103      	bne.n	8007f18 <_printf_common+0xac>
 8007f10:	f04f 30ff 	mov.w	r0, #4294967295
 8007f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f18:	3501      	adds	r5, #1
 8007f1a:	e7c6      	b.n	8007eaa <_printf_common+0x3e>
 8007f1c:	18e1      	adds	r1, r4, r3
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	2030      	movs	r0, #48	@ 0x30
 8007f22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f26:	4422      	add	r2, r4
 8007f28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f30:	3302      	adds	r3, #2
 8007f32:	e7c7      	b.n	8007ec4 <_printf_common+0x58>
 8007f34:	2301      	movs	r3, #1
 8007f36:	4622      	mov	r2, r4
 8007f38:	4641      	mov	r1, r8
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	47c8      	blx	r9
 8007f3e:	3001      	adds	r0, #1
 8007f40:	d0e6      	beq.n	8007f10 <_printf_common+0xa4>
 8007f42:	3601      	adds	r6, #1
 8007f44:	e7d9      	b.n	8007efa <_printf_common+0x8e>
	...

08007f48 <_printf_i>:
 8007f48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f4c:	7e0f      	ldrb	r7, [r1, #24]
 8007f4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f50:	2f78      	cmp	r7, #120	@ 0x78
 8007f52:	4691      	mov	r9, r2
 8007f54:	4680      	mov	r8, r0
 8007f56:	460c      	mov	r4, r1
 8007f58:	469a      	mov	sl, r3
 8007f5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f5e:	d807      	bhi.n	8007f70 <_printf_i+0x28>
 8007f60:	2f62      	cmp	r7, #98	@ 0x62
 8007f62:	d80a      	bhi.n	8007f7a <_printf_i+0x32>
 8007f64:	2f00      	cmp	r7, #0
 8007f66:	f000 80d1 	beq.w	800810c <_printf_i+0x1c4>
 8007f6a:	2f58      	cmp	r7, #88	@ 0x58
 8007f6c:	f000 80b8 	beq.w	80080e0 <_printf_i+0x198>
 8007f70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f78:	e03a      	b.n	8007ff0 <_printf_i+0xa8>
 8007f7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f7e:	2b15      	cmp	r3, #21
 8007f80:	d8f6      	bhi.n	8007f70 <_printf_i+0x28>
 8007f82:	a101      	add	r1, pc, #4	@ (adr r1, 8007f88 <_printf_i+0x40>)
 8007f84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f88:	08007fe1 	.word	0x08007fe1
 8007f8c:	08007ff5 	.word	0x08007ff5
 8007f90:	08007f71 	.word	0x08007f71
 8007f94:	08007f71 	.word	0x08007f71
 8007f98:	08007f71 	.word	0x08007f71
 8007f9c:	08007f71 	.word	0x08007f71
 8007fa0:	08007ff5 	.word	0x08007ff5
 8007fa4:	08007f71 	.word	0x08007f71
 8007fa8:	08007f71 	.word	0x08007f71
 8007fac:	08007f71 	.word	0x08007f71
 8007fb0:	08007f71 	.word	0x08007f71
 8007fb4:	080080f3 	.word	0x080080f3
 8007fb8:	0800801f 	.word	0x0800801f
 8007fbc:	080080ad 	.word	0x080080ad
 8007fc0:	08007f71 	.word	0x08007f71
 8007fc4:	08007f71 	.word	0x08007f71
 8007fc8:	08008115 	.word	0x08008115
 8007fcc:	08007f71 	.word	0x08007f71
 8007fd0:	0800801f 	.word	0x0800801f
 8007fd4:	08007f71 	.word	0x08007f71
 8007fd8:	08007f71 	.word	0x08007f71
 8007fdc:	080080b5 	.word	0x080080b5
 8007fe0:	6833      	ldr	r3, [r6, #0]
 8007fe2:	1d1a      	adds	r2, r3, #4
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	6032      	str	r2, [r6, #0]
 8007fe8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e09c      	b.n	800812e <_printf_i+0x1e6>
 8007ff4:	6833      	ldr	r3, [r6, #0]
 8007ff6:	6820      	ldr	r0, [r4, #0]
 8007ff8:	1d19      	adds	r1, r3, #4
 8007ffa:	6031      	str	r1, [r6, #0]
 8007ffc:	0606      	lsls	r6, r0, #24
 8007ffe:	d501      	bpl.n	8008004 <_printf_i+0xbc>
 8008000:	681d      	ldr	r5, [r3, #0]
 8008002:	e003      	b.n	800800c <_printf_i+0xc4>
 8008004:	0645      	lsls	r5, r0, #25
 8008006:	d5fb      	bpl.n	8008000 <_printf_i+0xb8>
 8008008:	f9b3 5000 	ldrsh.w	r5, [r3]
 800800c:	2d00      	cmp	r5, #0
 800800e:	da03      	bge.n	8008018 <_printf_i+0xd0>
 8008010:	232d      	movs	r3, #45	@ 0x2d
 8008012:	426d      	negs	r5, r5
 8008014:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008018:	4858      	ldr	r0, [pc, #352]	@ (800817c <_printf_i+0x234>)
 800801a:	230a      	movs	r3, #10
 800801c:	e011      	b.n	8008042 <_printf_i+0xfa>
 800801e:	6821      	ldr	r1, [r4, #0]
 8008020:	6833      	ldr	r3, [r6, #0]
 8008022:	0608      	lsls	r0, r1, #24
 8008024:	f853 5b04 	ldr.w	r5, [r3], #4
 8008028:	d402      	bmi.n	8008030 <_printf_i+0xe8>
 800802a:	0649      	lsls	r1, r1, #25
 800802c:	bf48      	it	mi
 800802e:	b2ad      	uxthmi	r5, r5
 8008030:	2f6f      	cmp	r7, #111	@ 0x6f
 8008032:	4852      	ldr	r0, [pc, #328]	@ (800817c <_printf_i+0x234>)
 8008034:	6033      	str	r3, [r6, #0]
 8008036:	bf14      	ite	ne
 8008038:	230a      	movne	r3, #10
 800803a:	2308      	moveq	r3, #8
 800803c:	2100      	movs	r1, #0
 800803e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008042:	6866      	ldr	r6, [r4, #4]
 8008044:	60a6      	str	r6, [r4, #8]
 8008046:	2e00      	cmp	r6, #0
 8008048:	db05      	blt.n	8008056 <_printf_i+0x10e>
 800804a:	6821      	ldr	r1, [r4, #0]
 800804c:	432e      	orrs	r6, r5
 800804e:	f021 0104 	bic.w	r1, r1, #4
 8008052:	6021      	str	r1, [r4, #0]
 8008054:	d04b      	beq.n	80080ee <_printf_i+0x1a6>
 8008056:	4616      	mov	r6, r2
 8008058:	fbb5 f1f3 	udiv	r1, r5, r3
 800805c:	fb03 5711 	mls	r7, r3, r1, r5
 8008060:	5dc7      	ldrb	r7, [r0, r7]
 8008062:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008066:	462f      	mov	r7, r5
 8008068:	42bb      	cmp	r3, r7
 800806a:	460d      	mov	r5, r1
 800806c:	d9f4      	bls.n	8008058 <_printf_i+0x110>
 800806e:	2b08      	cmp	r3, #8
 8008070:	d10b      	bne.n	800808a <_printf_i+0x142>
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	07df      	lsls	r7, r3, #31
 8008076:	d508      	bpl.n	800808a <_printf_i+0x142>
 8008078:	6923      	ldr	r3, [r4, #16]
 800807a:	6861      	ldr	r1, [r4, #4]
 800807c:	4299      	cmp	r1, r3
 800807e:	bfde      	ittt	le
 8008080:	2330      	movle	r3, #48	@ 0x30
 8008082:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008086:	f106 36ff 	addle.w	r6, r6, #4294967295
 800808a:	1b92      	subs	r2, r2, r6
 800808c:	6122      	str	r2, [r4, #16]
 800808e:	f8cd a000 	str.w	sl, [sp]
 8008092:	464b      	mov	r3, r9
 8008094:	aa03      	add	r2, sp, #12
 8008096:	4621      	mov	r1, r4
 8008098:	4640      	mov	r0, r8
 800809a:	f7ff fee7 	bl	8007e6c <_printf_common>
 800809e:	3001      	adds	r0, #1
 80080a0:	d14a      	bne.n	8008138 <_printf_i+0x1f0>
 80080a2:	f04f 30ff 	mov.w	r0, #4294967295
 80080a6:	b004      	add	sp, #16
 80080a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ac:	6823      	ldr	r3, [r4, #0]
 80080ae:	f043 0320 	orr.w	r3, r3, #32
 80080b2:	6023      	str	r3, [r4, #0]
 80080b4:	4832      	ldr	r0, [pc, #200]	@ (8008180 <_printf_i+0x238>)
 80080b6:	2778      	movs	r7, #120	@ 0x78
 80080b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080bc:	6823      	ldr	r3, [r4, #0]
 80080be:	6831      	ldr	r1, [r6, #0]
 80080c0:	061f      	lsls	r7, r3, #24
 80080c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80080c6:	d402      	bmi.n	80080ce <_printf_i+0x186>
 80080c8:	065f      	lsls	r7, r3, #25
 80080ca:	bf48      	it	mi
 80080cc:	b2ad      	uxthmi	r5, r5
 80080ce:	6031      	str	r1, [r6, #0]
 80080d0:	07d9      	lsls	r1, r3, #31
 80080d2:	bf44      	itt	mi
 80080d4:	f043 0320 	orrmi.w	r3, r3, #32
 80080d8:	6023      	strmi	r3, [r4, #0]
 80080da:	b11d      	cbz	r5, 80080e4 <_printf_i+0x19c>
 80080dc:	2310      	movs	r3, #16
 80080de:	e7ad      	b.n	800803c <_printf_i+0xf4>
 80080e0:	4826      	ldr	r0, [pc, #152]	@ (800817c <_printf_i+0x234>)
 80080e2:	e7e9      	b.n	80080b8 <_printf_i+0x170>
 80080e4:	6823      	ldr	r3, [r4, #0]
 80080e6:	f023 0320 	bic.w	r3, r3, #32
 80080ea:	6023      	str	r3, [r4, #0]
 80080ec:	e7f6      	b.n	80080dc <_printf_i+0x194>
 80080ee:	4616      	mov	r6, r2
 80080f0:	e7bd      	b.n	800806e <_printf_i+0x126>
 80080f2:	6833      	ldr	r3, [r6, #0]
 80080f4:	6825      	ldr	r5, [r4, #0]
 80080f6:	6961      	ldr	r1, [r4, #20]
 80080f8:	1d18      	adds	r0, r3, #4
 80080fa:	6030      	str	r0, [r6, #0]
 80080fc:	062e      	lsls	r6, r5, #24
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	d501      	bpl.n	8008106 <_printf_i+0x1be>
 8008102:	6019      	str	r1, [r3, #0]
 8008104:	e002      	b.n	800810c <_printf_i+0x1c4>
 8008106:	0668      	lsls	r0, r5, #25
 8008108:	d5fb      	bpl.n	8008102 <_printf_i+0x1ba>
 800810a:	8019      	strh	r1, [r3, #0]
 800810c:	2300      	movs	r3, #0
 800810e:	6123      	str	r3, [r4, #16]
 8008110:	4616      	mov	r6, r2
 8008112:	e7bc      	b.n	800808e <_printf_i+0x146>
 8008114:	6833      	ldr	r3, [r6, #0]
 8008116:	1d1a      	adds	r2, r3, #4
 8008118:	6032      	str	r2, [r6, #0]
 800811a:	681e      	ldr	r6, [r3, #0]
 800811c:	6862      	ldr	r2, [r4, #4]
 800811e:	2100      	movs	r1, #0
 8008120:	4630      	mov	r0, r6
 8008122:	f7f8 f885 	bl	8000230 <memchr>
 8008126:	b108      	cbz	r0, 800812c <_printf_i+0x1e4>
 8008128:	1b80      	subs	r0, r0, r6
 800812a:	6060      	str	r0, [r4, #4]
 800812c:	6863      	ldr	r3, [r4, #4]
 800812e:	6123      	str	r3, [r4, #16]
 8008130:	2300      	movs	r3, #0
 8008132:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008136:	e7aa      	b.n	800808e <_printf_i+0x146>
 8008138:	6923      	ldr	r3, [r4, #16]
 800813a:	4632      	mov	r2, r6
 800813c:	4649      	mov	r1, r9
 800813e:	4640      	mov	r0, r8
 8008140:	47d0      	blx	sl
 8008142:	3001      	adds	r0, #1
 8008144:	d0ad      	beq.n	80080a2 <_printf_i+0x15a>
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	079b      	lsls	r3, r3, #30
 800814a:	d413      	bmi.n	8008174 <_printf_i+0x22c>
 800814c:	68e0      	ldr	r0, [r4, #12]
 800814e:	9b03      	ldr	r3, [sp, #12]
 8008150:	4298      	cmp	r0, r3
 8008152:	bfb8      	it	lt
 8008154:	4618      	movlt	r0, r3
 8008156:	e7a6      	b.n	80080a6 <_printf_i+0x15e>
 8008158:	2301      	movs	r3, #1
 800815a:	4632      	mov	r2, r6
 800815c:	4649      	mov	r1, r9
 800815e:	4640      	mov	r0, r8
 8008160:	47d0      	blx	sl
 8008162:	3001      	adds	r0, #1
 8008164:	d09d      	beq.n	80080a2 <_printf_i+0x15a>
 8008166:	3501      	adds	r5, #1
 8008168:	68e3      	ldr	r3, [r4, #12]
 800816a:	9903      	ldr	r1, [sp, #12]
 800816c:	1a5b      	subs	r3, r3, r1
 800816e:	42ab      	cmp	r3, r5
 8008170:	dcf2      	bgt.n	8008158 <_printf_i+0x210>
 8008172:	e7eb      	b.n	800814c <_printf_i+0x204>
 8008174:	2500      	movs	r5, #0
 8008176:	f104 0619 	add.w	r6, r4, #25
 800817a:	e7f5      	b.n	8008168 <_printf_i+0x220>
 800817c:	08008be8 	.word	0x08008be8
 8008180:	08008bf9 	.word	0x08008bf9

08008184 <__sflush_r>:
 8008184:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800818c:	0716      	lsls	r6, r2, #28
 800818e:	4605      	mov	r5, r0
 8008190:	460c      	mov	r4, r1
 8008192:	d454      	bmi.n	800823e <__sflush_r+0xba>
 8008194:	684b      	ldr	r3, [r1, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	dc02      	bgt.n	80081a0 <__sflush_r+0x1c>
 800819a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800819c:	2b00      	cmp	r3, #0
 800819e:	dd48      	ble.n	8008232 <__sflush_r+0xae>
 80081a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081a2:	2e00      	cmp	r6, #0
 80081a4:	d045      	beq.n	8008232 <__sflush_r+0xae>
 80081a6:	2300      	movs	r3, #0
 80081a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081ac:	682f      	ldr	r7, [r5, #0]
 80081ae:	6a21      	ldr	r1, [r4, #32]
 80081b0:	602b      	str	r3, [r5, #0]
 80081b2:	d030      	beq.n	8008216 <__sflush_r+0x92>
 80081b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081b6:	89a3      	ldrh	r3, [r4, #12]
 80081b8:	0759      	lsls	r1, r3, #29
 80081ba:	d505      	bpl.n	80081c8 <__sflush_r+0x44>
 80081bc:	6863      	ldr	r3, [r4, #4]
 80081be:	1ad2      	subs	r2, r2, r3
 80081c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081c2:	b10b      	cbz	r3, 80081c8 <__sflush_r+0x44>
 80081c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081c6:	1ad2      	subs	r2, r2, r3
 80081c8:	2300      	movs	r3, #0
 80081ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081cc:	6a21      	ldr	r1, [r4, #32]
 80081ce:	4628      	mov	r0, r5
 80081d0:	47b0      	blx	r6
 80081d2:	1c43      	adds	r3, r0, #1
 80081d4:	89a3      	ldrh	r3, [r4, #12]
 80081d6:	d106      	bne.n	80081e6 <__sflush_r+0x62>
 80081d8:	6829      	ldr	r1, [r5, #0]
 80081da:	291d      	cmp	r1, #29
 80081dc:	d82b      	bhi.n	8008236 <__sflush_r+0xb2>
 80081de:	4a2a      	ldr	r2, [pc, #168]	@ (8008288 <__sflush_r+0x104>)
 80081e0:	40ca      	lsrs	r2, r1
 80081e2:	07d6      	lsls	r6, r2, #31
 80081e4:	d527      	bpl.n	8008236 <__sflush_r+0xb2>
 80081e6:	2200      	movs	r2, #0
 80081e8:	6062      	str	r2, [r4, #4]
 80081ea:	04d9      	lsls	r1, r3, #19
 80081ec:	6922      	ldr	r2, [r4, #16]
 80081ee:	6022      	str	r2, [r4, #0]
 80081f0:	d504      	bpl.n	80081fc <__sflush_r+0x78>
 80081f2:	1c42      	adds	r2, r0, #1
 80081f4:	d101      	bne.n	80081fa <__sflush_r+0x76>
 80081f6:	682b      	ldr	r3, [r5, #0]
 80081f8:	b903      	cbnz	r3, 80081fc <__sflush_r+0x78>
 80081fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80081fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081fe:	602f      	str	r7, [r5, #0]
 8008200:	b1b9      	cbz	r1, 8008232 <__sflush_r+0xae>
 8008202:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008206:	4299      	cmp	r1, r3
 8008208:	d002      	beq.n	8008210 <__sflush_r+0x8c>
 800820a:	4628      	mov	r0, r5
 800820c:	f7fe fbdc 	bl	80069c8 <_free_r>
 8008210:	2300      	movs	r3, #0
 8008212:	6363      	str	r3, [r4, #52]	@ 0x34
 8008214:	e00d      	b.n	8008232 <__sflush_r+0xae>
 8008216:	2301      	movs	r3, #1
 8008218:	4628      	mov	r0, r5
 800821a:	47b0      	blx	r6
 800821c:	4602      	mov	r2, r0
 800821e:	1c50      	adds	r0, r2, #1
 8008220:	d1c9      	bne.n	80081b6 <__sflush_r+0x32>
 8008222:	682b      	ldr	r3, [r5, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d0c6      	beq.n	80081b6 <__sflush_r+0x32>
 8008228:	2b1d      	cmp	r3, #29
 800822a:	d001      	beq.n	8008230 <__sflush_r+0xac>
 800822c:	2b16      	cmp	r3, #22
 800822e:	d11e      	bne.n	800826e <__sflush_r+0xea>
 8008230:	602f      	str	r7, [r5, #0]
 8008232:	2000      	movs	r0, #0
 8008234:	e022      	b.n	800827c <__sflush_r+0xf8>
 8008236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800823a:	b21b      	sxth	r3, r3
 800823c:	e01b      	b.n	8008276 <__sflush_r+0xf2>
 800823e:	690f      	ldr	r7, [r1, #16]
 8008240:	2f00      	cmp	r7, #0
 8008242:	d0f6      	beq.n	8008232 <__sflush_r+0xae>
 8008244:	0793      	lsls	r3, r2, #30
 8008246:	680e      	ldr	r6, [r1, #0]
 8008248:	bf08      	it	eq
 800824a:	694b      	ldreq	r3, [r1, #20]
 800824c:	600f      	str	r7, [r1, #0]
 800824e:	bf18      	it	ne
 8008250:	2300      	movne	r3, #0
 8008252:	eba6 0807 	sub.w	r8, r6, r7
 8008256:	608b      	str	r3, [r1, #8]
 8008258:	f1b8 0f00 	cmp.w	r8, #0
 800825c:	dde9      	ble.n	8008232 <__sflush_r+0xae>
 800825e:	6a21      	ldr	r1, [r4, #32]
 8008260:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008262:	4643      	mov	r3, r8
 8008264:	463a      	mov	r2, r7
 8008266:	4628      	mov	r0, r5
 8008268:	47b0      	blx	r6
 800826a:	2800      	cmp	r0, #0
 800826c:	dc08      	bgt.n	8008280 <__sflush_r+0xfc>
 800826e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008276:	81a3      	strh	r3, [r4, #12]
 8008278:	f04f 30ff 	mov.w	r0, #4294967295
 800827c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008280:	4407      	add	r7, r0
 8008282:	eba8 0800 	sub.w	r8, r8, r0
 8008286:	e7e7      	b.n	8008258 <__sflush_r+0xd4>
 8008288:	20400001 	.word	0x20400001

0800828c <_fflush_r>:
 800828c:	b538      	push	{r3, r4, r5, lr}
 800828e:	690b      	ldr	r3, [r1, #16]
 8008290:	4605      	mov	r5, r0
 8008292:	460c      	mov	r4, r1
 8008294:	b913      	cbnz	r3, 800829c <_fflush_r+0x10>
 8008296:	2500      	movs	r5, #0
 8008298:	4628      	mov	r0, r5
 800829a:	bd38      	pop	{r3, r4, r5, pc}
 800829c:	b118      	cbz	r0, 80082a6 <_fflush_r+0x1a>
 800829e:	6a03      	ldr	r3, [r0, #32]
 80082a0:	b90b      	cbnz	r3, 80082a6 <_fflush_r+0x1a>
 80082a2:	f7fe fa51 	bl	8006748 <__sinit>
 80082a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d0f3      	beq.n	8008296 <_fflush_r+0xa>
 80082ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082b0:	07d0      	lsls	r0, r2, #31
 80082b2:	d404      	bmi.n	80082be <_fflush_r+0x32>
 80082b4:	0599      	lsls	r1, r3, #22
 80082b6:	d402      	bmi.n	80082be <_fflush_r+0x32>
 80082b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082ba:	f7fe fb6c 	bl	8006996 <__retarget_lock_acquire_recursive>
 80082be:	4628      	mov	r0, r5
 80082c0:	4621      	mov	r1, r4
 80082c2:	f7ff ff5f 	bl	8008184 <__sflush_r>
 80082c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082c8:	07da      	lsls	r2, r3, #31
 80082ca:	4605      	mov	r5, r0
 80082cc:	d4e4      	bmi.n	8008298 <_fflush_r+0xc>
 80082ce:	89a3      	ldrh	r3, [r4, #12]
 80082d0:	059b      	lsls	r3, r3, #22
 80082d2:	d4e1      	bmi.n	8008298 <_fflush_r+0xc>
 80082d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082d6:	f7fe fb5f 	bl	8006998 <__retarget_lock_release_recursive>
 80082da:	e7dd      	b.n	8008298 <_fflush_r+0xc>

080082dc <memmove>:
 80082dc:	4288      	cmp	r0, r1
 80082de:	b510      	push	{r4, lr}
 80082e0:	eb01 0402 	add.w	r4, r1, r2
 80082e4:	d902      	bls.n	80082ec <memmove+0x10>
 80082e6:	4284      	cmp	r4, r0
 80082e8:	4623      	mov	r3, r4
 80082ea:	d807      	bhi.n	80082fc <memmove+0x20>
 80082ec:	1e43      	subs	r3, r0, #1
 80082ee:	42a1      	cmp	r1, r4
 80082f0:	d008      	beq.n	8008304 <memmove+0x28>
 80082f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082fa:	e7f8      	b.n	80082ee <memmove+0x12>
 80082fc:	4402      	add	r2, r0
 80082fe:	4601      	mov	r1, r0
 8008300:	428a      	cmp	r2, r1
 8008302:	d100      	bne.n	8008306 <memmove+0x2a>
 8008304:	bd10      	pop	{r4, pc}
 8008306:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800830a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800830e:	e7f7      	b.n	8008300 <memmove+0x24>

08008310 <_sbrk_r>:
 8008310:	b538      	push	{r3, r4, r5, lr}
 8008312:	4d06      	ldr	r5, [pc, #24]	@ (800832c <_sbrk_r+0x1c>)
 8008314:	2300      	movs	r3, #0
 8008316:	4604      	mov	r4, r0
 8008318:	4608      	mov	r0, r1
 800831a:	602b      	str	r3, [r5, #0]
 800831c:	f7f9 fefc 	bl	8002118 <_sbrk>
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d102      	bne.n	800832a <_sbrk_r+0x1a>
 8008324:	682b      	ldr	r3, [r5, #0]
 8008326:	b103      	cbz	r3, 800832a <_sbrk_r+0x1a>
 8008328:	6023      	str	r3, [r4, #0]
 800832a:	bd38      	pop	{r3, r4, r5, pc}
 800832c:	2000063c 	.word	0x2000063c

08008330 <__assert_func>:
 8008330:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008332:	4614      	mov	r4, r2
 8008334:	461a      	mov	r2, r3
 8008336:	4b09      	ldr	r3, [pc, #36]	@ (800835c <__assert_func+0x2c>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4605      	mov	r5, r0
 800833c:	68d8      	ldr	r0, [r3, #12]
 800833e:	b14c      	cbz	r4, 8008354 <__assert_func+0x24>
 8008340:	4b07      	ldr	r3, [pc, #28]	@ (8008360 <__assert_func+0x30>)
 8008342:	9100      	str	r1, [sp, #0]
 8008344:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008348:	4906      	ldr	r1, [pc, #24]	@ (8008364 <__assert_func+0x34>)
 800834a:	462b      	mov	r3, r5
 800834c:	f000 f858 	bl	8008400 <fiprintf>
 8008350:	f000 f868 	bl	8008424 <abort>
 8008354:	4b04      	ldr	r3, [pc, #16]	@ (8008368 <__assert_func+0x38>)
 8008356:	461c      	mov	r4, r3
 8008358:	e7f3      	b.n	8008342 <__assert_func+0x12>
 800835a:	bf00      	nop
 800835c:	20000194 	.word	0x20000194
 8008360:	08008c0a 	.word	0x08008c0a
 8008364:	08008c17 	.word	0x08008c17
 8008368:	08008c45 	.word	0x08008c45

0800836c <_calloc_r>:
 800836c:	b570      	push	{r4, r5, r6, lr}
 800836e:	fba1 5402 	umull	r5, r4, r1, r2
 8008372:	b934      	cbnz	r4, 8008382 <_calloc_r+0x16>
 8008374:	4629      	mov	r1, r5
 8008376:	f7fe fecd 	bl	8007114 <_malloc_r>
 800837a:	4606      	mov	r6, r0
 800837c:	b928      	cbnz	r0, 800838a <_calloc_r+0x1e>
 800837e:	4630      	mov	r0, r6
 8008380:	bd70      	pop	{r4, r5, r6, pc}
 8008382:	220c      	movs	r2, #12
 8008384:	6002      	str	r2, [r0, #0]
 8008386:	2600      	movs	r6, #0
 8008388:	e7f9      	b.n	800837e <_calloc_r+0x12>
 800838a:	462a      	mov	r2, r5
 800838c:	4621      	mov	r1, r4
 800838e:	f7fe fa76 	bl	800687e <memset>
 8008392:	e7f4      	b.n	800837e <_calloc_r+0x12>

08008394 <malloc>:
 8008394:	4b02      	ldr	r3, [pc, #8]	@ (80083a0 <malloc+0xc>)
 8008396:	4601      	mov	r1, r0
 8008398:	6818      	ldr	r0, [r3, #0]
 800839a:	f7fe bebb 	b.w	8007114 <_malloc_r>
 800839e:	bf00      	nop
 80083a0:	20000194 	.word	0x20000194

080083a4 <_realloc_r>:
 80083a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083a8:	4607      	mov	r7, r0
 80083aa:	4614      	mov	r4, r2
 80083ac:	460d      	mov	r5, r1
 80083ae:	b921      	cbnz	r1, 80083ba <_realloc_r+0x16>
 80083b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083b4:	4611      	mov	r1, r2
 80083b6:	f7fe bead 	b.w	8007114 <_malloc_r>
 80083ba:	b92a      	cbnz	r2, 80083c8 <_realloc_r+0x24>
 80083bc:	f7fe fb04 	bl	80069c8 <_free_r>
 80083c0:	4625      	mov	r5, r4
 80083c2:	4628      	mov	r0, r5
 80083c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083c8:	f000 f833 	bl	8008432 <_malloc_usable_size_r>
 80083cc:	4284      	cmp	r4, r0
 80083ce:	4606      	mov	r6, r0
 80083d0:	d802      	bhi.n	80083d8 <_realloc_r+0x34>
 80083d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083d6:	d8f4      	bhi.n	80083c2 <_realloc_r+0x1e>
 80083d8:	4621      	mov	r1, r4
 80083da:	4638      	mov	r0, r7
 80083dc:	f7fe fe9a 	bl	8007114 <_malloc_r>
 80083e0:	4680      	mov	r8, r0
 80083e2:	b908      	cbnz	r0, 80083e8 <_realloc_r+0x44>
 80083e4:	4645      	mov	r5, r8
 80083e6:	e7ec      	b.n	80083c2 <_realloc_r+0x1e>
 80083e8:	42b4      	cmp	r4, r6
 80083ea:	4622      	mov	r2, r4
 80083ec:	4629      	mov	r1, r5
 80083ee:	bf28      	it	cs
 80083f0:	4632      	movcs	r2, r6
 80083f2:	f7fe fad2 	bl	800699a <memcpy>
 80083f6:	4629      	mov	r1, r5
 80083f8:	4638      	mov	r0, r7
 80083fa:	f7fe fae5 	bl	80069c8 <_free_r>
 80083fe:	e7f1      	b.n	80083e4 <_realloc_r+0x40>

08008400 <fiprintf>:
 8008400:	b40e      	push	{r1, r2, r3}
 8008402:	b503      	push	{r0, r1, lr}
 8008404:	4601      	mov	r1, r0
 8008406:	ab03      	add	r3, sp, #12
 8008408:	4805      	ldr	r0, [pc, #20]	@ (8008420 <fiprintf+0x20>)
 800840a:	f853 2b04 	ldr.w	r2, [r3], #4
 800840e:	6800      	ldr	r0, [r0, #0]
 8008410:	9301      	str	r3, [sp, #4]
 8008412:	f000 f83f 	bl	8008494 <_vfiprintf_r>
 8008416:	b002      	add	sp, #8
 8008418:	f85d eb04 	ldr.w	lr, [sp], #4
 800841c:	b003      	add	sp, #12
 800841e:	4770      	bx	lr
 8008420:	20000194 	.word	0x20000194

08008424 <abort>:
 8008424:	b508      	push	{r3, lr}
 8008426:	2006      	movs	r0, #6
 8008428:	f000 fa08 	bl	800883c <raise>
 800842c:	2001      	movs	r0, #1
 800842e:	f7f9 fdfb 	bl	8002028 <_exit>

08008432 <_malloc_usable_size_r>:
 8008432:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008436:	1f18      	subs	r0, r3, #4
 8008438:	2b00      	cmp	r3, #0
 800843a:	bfbc      	itt	lt
 800843c:	580b      	ldrlt	r3, [r1, r0]
 800843e:	18c0      	addlt	r0, r0, r3
 8008440:	4770      	bx	lr

08008442 <__sfputc_r>:
 8008442:	6893      	ldr	r3, [r2, #8]
 8008444:	3b01      	subs	r3, #1
 8008446:	2b00      	cmp	r3, #0
 8008448:	b410      	push	{r4}
 800844a:	6093      	str	r3, [r2, #8]
 800844c:	da08      	bge.n	8008460 <__sfputc_r+0x1e>
 800844e:	6994      	ldr	r4, [r2, #24]
 8008450:	42a3      	cmp	r3, r4
 8008452:	db01      	blt.n	8008458 <__sfputc_r+0x16>
 8008454:	290a      	cmp	r1, #10
 8008456:	d103      	bne.n	8008460 <__sfputc_r+0x1e>
 8008458:	f85d 4b04 	ldr.w	r4, [sp], #4
 800845c:	f000 b932 	b.w	80086c4 <__swbuf_r>
 8008460:	6813      	ldr	r3, [r2, #0]
 8008462:	1c58      	adds	r0, r3, #1
 8008464:	6010      	str	r0, [r2, #0]
 8008466:	7019      	strb	r1, [r3, #0]
 8008468:	4608      	mov	r0, r1
 800846a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800846e:	4770      	bx	lr

08008470 <__sfputs_r>:
 8008470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008472:	4606      	mov	r6, r0
 8008474:	460f      	mov	r7, r1
 8008476:	4614      	mov	r4, r2
 8008478:	18d5      	adds	r5, r2, r3
 800847a:	42ac      	cmp	r4, r5
 800847c:	d101      	bne.n	8008482 <__sfputs_r+0x12>
 800847e:	2000      	movs	r0, #0
 8008480:	e007      	b.n	8008492 <__sfputs_r+0x22>
 8008482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008486:	463a      	mov	r2, r7
 8008488:	4630      	mov	r0, r6
 800848a:	f7ff ffda 	bl	8008442 <__sfputc_r>
 800848e:	1c43      	adds	r3, r0, #1
 8008490:	d1f3      	bne.n	800847a <__sfputs_r+0xa>
 8008492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008494 <_vfiprintf_r>:
 8008494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008498:	460d      	mov	r5, r1
 800849a:	b09d      	sub	sp, #116	@ 0x74
 800849c:	4614      	mov	r4, r2
 800849e:	4698      	mov	r8, r3
 80084a0:	4606      	mov	r6, r0
 80084a2:	b118      	cbz	r0, 80084ac <_vfiprintf_r+0x18>
 80084a4:	6a03      	ldr	r3, [r0, #32]
 80084a6:	b90b      	cbnz	r3, 80084ac <_vfiprintf_r+0x18>
 80084a8:	f7fe f94e 	bl	8006748 <__sinit>
 80084ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084ae:	07d9      	lsls	r1, r3, #31
 80084b0:	d405      	bmi.n	80084be <_vfiprintf_r+0x2a>
 80084b2:	89ab      	ldrh	r3, [r5, #12]
 80084b4:	059a      	lsls	r2, r3, #22
 80084b6:	d402      	bmi.n	80084be <_vfiprintf_r+0x2a>
 80084b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084ba:	f7fe fa6c 	bl	8006996 <__retarget_lock_acquire_recursive>
 80084be:	89ab      	ldrh	r3, [r5, #12]
 80084c0:	071b      	lsls	r3, r3, #28
 80084c2:	d501      	bpl.n	80084c8 <_vfiprintf_r+0x34>
 80084c4:	692b      	ldr	r3, [r5, #16]
 80084c6:	b99b      	cbnz	r3, 80084f0 <_vfiprintf_r+0x5c>
 80084c8:	4629      	mov	r1, r5
 80084ca:	4630      	mov	r0, r6
 80084cc:	f000 f938 	bl	8008740 <__swsetup_r>
 80084d0:	b170      	cbz	r0, 80084f0 <_vfiprintf_r+0x5c>
 80084d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084d4:	07dc      	lsls	r4, r3, #31
 80084d6:	d504      	bpl.n	80084e2 <_vfiprintf_r+0x4e>
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	b01d      	add	sp, #116	@ 0x74
 80084de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e2:	89ab      	ldrh	r3, [r5, #12]
 80084e4:	0598      	lsls	r0, r3, #22
 80084e6:	d4f7      	bmi.n	80084d8 <_vfiprintf_r+0x44>
 80084e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084ea:	f7fe fa55 	bl	8006998 <__retarget_lock_release_recursive>
 80084ee:	e7f3      	b.n	80084d8 <_vfiprintf_r+0x44>
 80084f0:	2300      	movs	r3, #0
 80084f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80084f4:	2320      	movs	r3, #32
 80084f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80084fe:	2330      	movs	r3, #48	@ 0x30
 8008500:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80086b0 <_vfiprintf_r+0x21c>
 8008504:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008508:	f04f 0901 	mov.w	r9, #1
 800850c:	4623      	mov	r3, r4
 800850e:	469a      	mov	sl, r3
 8008510:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008514:	b10a      	cbz	r2, 800851a <_vfiprintf_r+0x86>
 8008516:	2a25      	cmp	r2, #37	@ 0x25
 8008518:	d1f9      	bne.n	800850e <_vfiprintf_r+0x7a>
 800851a:	ebba 0b04 	subs.w	fp, sl, r4
 800851e:	d00b      	beq.n	8008538 <_vfiprintf_r+0xa4>
 8008520:	465b      	mov	r3, fp
 8008522:	4622      	mov	r2, r4
 8008524:	4629      	mov	r1, r5
 8008526:	4630      	mov	r0, r6
 8008528:	f7ff ffa2 	bl	8008470 <__sfputs_r>
 800852c:	3001      	adds	r0, #1
 800852e:	f000 80a7 	beq.w	8008680 <_vfiprintf_r+0x1ec>
 8008532:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008534:	445a      	add	r2, fp
 8008536:	9209      	str	r2, [sp, #36]	@ 0x24
 8008538:	f89a 3000 	ldrb.w	r3, [sl]
 800853c:	2b00      	cmp	r3, #0
 800853e:	f000 809f 	beq.w	8008680 <_vfiprintf_r+0x1ec>
 8008542:	2300      	movs	r3, #0
 8008544:	f04f 32ff 	mov.w	r2, #4294967295
 8008548:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800854c:	f10a 0a01 	add.w	sl, sl, #1
 8008550:	9304      	str	r3, [sp, #16]
 8008552:	9307      	str	r3, [sp, #28]
 8008554:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008558:	931a      	str	r3, [sp, #104]	@ 0x68
 800855a:	4654      	mov	r4, sl
 800855c:	2205      	movs	r2, #5
 800855e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008562:	4853      	ldr	r0, [pc, #332]	@ (80086b0 <_vfiprintf_r+0x21c>)
 8008564:	f7f7 fe64 	bl	8000230 <memchr>
 8008568:	9a04      	ldr	r2, [sp, #16]
 800856a:	b9d8      	cbnz	r0, 80085a4 <_vfiprintf_r+0x110>
 800856c:	06d1      	lsls	r1, r2, #27
 800856e:	bf44      	itt	mi
 8008570:	2320      	movmi	r3, #32
 8008572:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008576:	0713      	lsls	r3, r2, #28
 8008578:	bf44      	itt	mi
 800857a:	232b      	movmi	r3, #43	@ 0x2b
 800857c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008580:	f89a 3000 	ldrb.w	r3, [sl]
 8008584:	2b2a      	cmp	r3, #42	@ 0x2a
 8008586:	d015      	beq.n	80085b4 <_vfiprintf_r+0x120>
 8008588:	9a07      	ldr	r2, [sp, #28]
 800858a:	4654      	mov	r4, sl
 800858c:	2000      	movs	r0, #0
 800858e:	f04f 0c0a 	mov.w	ip, #10
 8008592:	4621      	mov	r1, r4
 8008594:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008598:	3b30      	subs	r3, #48	@ 0x30
 800859a:	2b09      	cmp	r3, #9
 800859c:	d94b      	bls.n	8008636 <_vfiprintf_r+0x1a2>
 800859e:	b1b0      	cbz	r0, 80085ce <_vfiprintf_r+0x13a>
 80085a0:	9207      	str	r2, [sp, #28]
 80085a2:	e014      	b.n	80085ce <_vfiprintf_r+0x13a>
 80085a4:	eba0 0308 	sub.w	r3, r0, r8
 80085a8:	fa09 f303 	lsl.w	r3, r9, r3
 80085ac:	4313      	orrs	r3, r2
 80085ae:	9304      	str	r3, [sp, #16]
 80085b0:	46a2      	mov	sl, r4
 80085b2:	e7d2      	b.n	800855a <_vfiprintf_r+0xc6>
 80085b4:	9b03      	ldr	r3, [sp, #12]
 80085b6:	1d19      	adds	r1, r3, #4
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	9103      	str	r1, [sp, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	bfbb      	ittet	lt
 80085c0:	425b      	neglt	r3, r3
 80085c2:	f042 0202 	orrlt.w	r2, r2, #2
 80085c6:	9307      	strge	r3, [sp, #28]
 80085c8:	9307      	strlt	r3, [sp, #28]
 80085ca:	bfb8      	it	lt
 80085cc:	9204      	strlt	r2, [sp, #16]
 80085ce:	7823      	ldrb	r3, [r4, #0]
 80085d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80085d2:	d10a      	bne.n	80085ea <_vfiprintf_r+0x156>
 80085d4:	7863      	ldrb	r3, [r4, #1]
 80085d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80085d8:	d132      	bne.n	8008640 <_vfiprintf_r+0x1ac>
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	1d1a      	adds	r2, r3, #4
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	9203      	str	r2, [sp, #12]
 80085e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085e6:	3402      	adds	r4, #2
 80085e8:	9305      	str	r3, [sp, #20]
 80085ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80086c0 <_vfiprintf_r+0x22c>
 80085ee:	7821      	ldrb	r1, [r4, #0]
 80085f0:	2203      	movs	r2, #3
 80085f2:	4650      	mov	r0, sl
 80085f4:	f7f7 fe1c 	bl	8000230 <memchr>
 80085f8:	b138      	cbz	r0, 800860a <_vfiprintf_r+0x176>
 80085fa:	9b04      	ldr	r3, [sp, #16]
 80085fc:	eba0 000a 	sub.w	r0, r0, sl
 8008600:	2240      	movs	r2, #64	@ 0x40
 8008602:	4082      	lsls	r2, r0
 8008604:	4313      	orrs	r3, r2
 8008606:	3401      	adds	r4, #1
 8008608:	9304      	str	r3, [sp, #16]
 800860a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800860e:	4829      	ldr	r0, [pc, #164]	@ (80086b4 <_vfiprintf_r+0x220>)
 8008610:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008614:	2206      	movs	r2, #6
 8008616:	f7f7 fe0b 	bl	8000230 <memchr>
 800861a:	2800      	cmp	r0, #0
 800861c:	d03f      	beq.n	800869e <_vfiprintf_r+0x20a>
 800861e:	4b26      	ldr	r3, [pc, #152]	@ (80086b8 <_vfiprintf_r+0x224>)
 8008620:	bb1b      	cbnz	r3, 800866a <_vfiprintf_r+0x1d6>
 8008622:	9b03      	ldr	r3, [sp, #12]
 8008624:	3307      	adds	r3, #7
 8008626:	f023 0307 	bic.w	r3, r3, #7
 800862a:	3308      	adds	r3, #8
 800862c:	9303      	str	r3, [sp, #12]
 800862e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008630:	443b      	add	r3, r7
 8008632:	9309      	str	r3, [sp, #36]	@ 0x24
 8008634:	e76a      	b.n	800850c <_vfiprintf_r+0x78>
 8008636:	fb0c 3202 	mla	r2, ip, r2, r3
 800863a:	460c      	mov	r4, r1
 800863c:	2001      	movs	r0, #1
 800863e:	e7a8      	b.n	8008592 <_vfiprintf_r+0xfe>
 8008640:	2300      	movs	r3, #0
 8008642:	3401      	adds	r4, #1
 8008644:	9305      	str	r3, [sp, #20]
 8008646:	4619      	mov	r1, r3
 8008648:	f04f 0c0a 	mov.w	ip, #10
 800864c:	4620      	mov	r0, r4
 800864e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008652:	3a30      	subs	r2, #48	@ 0x30
 8008654:	2a09      	cmp	r2, #9
 8008656:	d903      	bls.n	8008660 <_vfiprintf_r+0x1cc>
 8008658:	2b00      	cmp	r3, #0
 800865a:	d0c6      	beq.n	80085ea <_vfiprintf_r+0x156>
 800865c:	9105      	str	r1, [sp, #20]
 800865e:	e7c4      	b.n	80085ea <_vfiprintf_r+0x156>
 8008660:	fb0c 2101 	mla	r1, ip, r1, r2
 8008664:	4604      	mov	r4, r0
 8008666:	2301      	movs	r3, #1
 8008668:	e7f0      	b.n	800864c <_vfiprintf_r+0x1b8>
 800866a:	ab03      	add	r3, sp, #12
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	462a      	mov	r2, r5
 8008670:	4b12      	ldr	r3, [pc, #72]	@ (80086bc <_vfiprintf_r+0x228>)
 8008672:	a904      	add	r1, sp, #16
 8008674:	4630      	mov	r0, r6
 8008676:	f3af 8000 	nop.w
 800867a:	4607      	mov	r7, r0
 800867c:	1c78      	adds	r0, r7, #1
 800867e:	d1d6      	bne.n	800862e <_vfiprintf_r+0x19a>
 8008680:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008682:	07d9      	lsls	r1, r3, #31
 8008684:	d405      	bmi.n	8008692 <_vfiprintf_r+0x1fe>
 8008686:	89ab      	ldrh	r3, [r5, #12]
 8008688:	059a      	lsls	r2, r3, #22
 800868a:	d402      	bmi.n	8008692 <_vfiprintf_r+0x1fe>
 800868c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800868e:	f7fe f983 	bl	8006998 <__retarget_lock_release_recursive>
 8008692:	89ab      	ldrh	r3, [r5, #12]
 8008694:	065b      	lsls	r3, r3, #25
 8008696:	f53f af1f 	bmi.w	80084d8 <_vfiprintf_r+0x44>
 800869a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800869c:	e71e      	b.n	80084dc <_vfiprintf_r+0x48>
 800869e:	ab03      	add	r3, sp, #12
 80086a0:	9300      	str	r3, [sp, #0]
 80086a2:	462a      	mov	r2, r5
 80086a4:	4b05      	ldr	r3, [pc, #20]	@ (80086bc <_vfiprintf_r+0x228>)
 80086a6:	a904      	add	r1, sp, #16
 80086a8:	4630      	mov	r0, r6
 80086aa:	f7ff fc4d 	bl	8007f48 <_printf_i>
 80086ae:	e7e4      	b.n	800867a <_vfiprintf_r+0x1e6>
 80086b0:	08008bd7 	.word	0x08008bd7
 80086b4:	08008be1 	.word	0x08008be1
 80086b8:	00000000 	.word	0x00000000
 80086bc:	08008471 	.word	0x08008471
 80086c0:	08008bdd 	.word	0x08008bdd

080086c4 <__swbuf_r>:
 80086c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c6:	460e      	mov	r6, r1
 80086c8:	4614      	mov	r4, r2
 80086ca:	4605      	mov	r5, r0
 80086cc:	b118      	cbz	r0, 80086d6 <__swbuf_r+0x12>
 80086ce:	6a03      	ldr	r3, [r0, #32]
 80086d0:	b90b      	cbnz	r3, 80086d6 <__swbuf_r+0x12>
 80086d2:	f7fe f839 	bl	8006748 <__sinit>
 80086d6:	69a3      	ldr	r3, [r4, #24]
 80086d8:	60a3      	str	r3, [r4, #8]
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	071a      	lsls	r2, r3, #28
 80086de:	d501      	bpl.n	80086e4 <__swbuf_r+0x20>
 80086e0:	6923      	ldr	r3, [r4, #16]
 80086e2:	b943      	cbnz	r3, 80086f6 <__swbuf_r+0x32>
 80086e4:	4621      	mov	r1, r4
 80086e6:	4628      	mov	r0, r5
 80086e8:	f000 f82a 	bl	8008740 <__swsetup_r>
 80086ec:	b118      	cbz	r0, 80086f6 <__swbuf_r+0x32>
 80086ee:	f04f 37ff 	mov.w	r7, #4294967295
 80086f2:	4638      	mov	r0, r7
 80086f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	6922      	ldr	r2, [r4, #16]
 80086fa:	1a98      	subs	r0, r3, r2
 80086fc:	6963      	ldr	r3, [r4, #20]
 80086fe:	b2f6      	uxtb	r6, r6
 8008700:	4283      	cmp	r3, r0
 8008702:	4637      	mov	r7, r6
 8008704:	dc05      	bgt.n	8008712 <__swbuf_r+0x4e>
 8008706:	4621      	mov	r1, r4
 8008708:	4628      	mov	r0, r5
 800870a:	f7ff fdbf 	bl	800828c <_fflush_r>
 800870e:	2800      	cmp	r0, #0
 8008710:	d1ed      	bne.n	80086ee <__swbuf_r+0x2a>
 8008712:	68a3      	ldr	r3, [r4, #8]
 8008714:	3b01      	subs	r3, #1
 8008716:	60a3      	str	r3, [r4, #8]
 8008718:	6823      	ldr	r3, [r4, #0]
 800871a:	1c5a      	adds	r2, r3, #1
 800871c:	6022      	str	r2, [r4, #0]
 800871e:	701e      	strb	r6, [r3, #0]
 8008720:	6962      	ldr	r2, [r4, #20]
 8008722:	1c43      	adds	r3, r0, #1
 8008724:	429a      	cmp	r2, r3
 8008726:	d004      	beq.n	8008732 <__swbuf_r+0x6e>
 8008728:	89a3      	ldrh	r3, [r4, #12]
 800872a:	07db      	lsls	r3, r3, #31
 800872c:	d5e1      	bpl.n	80086f2 <__swbuf_r+0x2e>
 800872e:	2e0a      	cmp	r6, #10
 8008730:	d1df      	bne.n	80086f2 <__swbuf_r+0x2e>
 8008732:	4621      	mov	r1, r4
 8008734:	4628      	mov	r0, r5
 8008736:	f7ff fda9 	bl	800828c <_fflush_r>
 800873a:	2800      	cmp	r0, #0
 800873c:	d0d9      	beq.n	80086f2 <__swbuf_r+0x2e>
 800873e:	e7d6      	b.n	80086ee <__swbuf_r+0x2a>

08008740 <__swsetup_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4b29      	ldr	r3, [pc, #164]	@ (80087e8 <__swsetup_r+0xa8>)
 8008744:	4605      	mov	r5, r0
 8008746:	6818      	ldr	r0, [r3, #0]
 8008748:	460c      	mov	r4, r1
 800874a:	b118      	cbz	r0, 8008754 <__swsetup_r+0x14>
 800874c:	6a03      	ldr	r3, [r0, #32]
 800874e:	b90b      	cbnz	r3, 8008754 <__swsetup_r+0x14>
 8008750:	f7fd fffa 	bl	8006748 <__sinit>
 8008754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008758:	0719      	lsls	r1, r3, #28
 800875a:	d422      	bmi.n	80087a2 <__swsetup_r+0x62>
 800875c:	06da      	lsls	r2, r3, #27
 800875e:	d407      	bmi.n	8008770 <__swsetup_r+0x30>
 8008760:	2209      	movs	r2, #9
 8008762:	602a      	str	r2, [r5, #0]
 8008764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008768:	81a3      	strh	r3, [r4, #12]
 800876a:	f04f 30ff 	mov.w	r0, #4294967295
 800876e:	e033      	b.n	80087d8 <__swsetup_r+0x98>
 8008770:	0758      	lsls	r0, r3, #29
 8008772:	d512      	bpl.n	800879a <__swsetup_r+0x5a>
 8008774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008776:	b141      	cbz	r1, 800878a <__swsetup_r+0x4a>
 8008778:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800877c:	4299      	cmp	r1, r3
 800877e:	d002      	beq.n	8008786 <__swsetup_r+0x46>
 8008780:	4628      	mov	r0, r5
 8008782:	f7fe f921 	bl	80069c8 <_free_r>
 8008786:	2300      	movs	r3, #0
 8008788:	6363      	str	r3, [r4, #52]	@ 0x34
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	2300      	movs	r3, #0
 8008794:	6063      	str	r3, [r4, #4]
 8008796:	6923      	ldr	r3, [r4, #16]
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	89a3      	ldrh	r3, [r4, #12]
 800879c:	f043 0308 	orr.w	r3, r3, #8
 80087a0:	81a3      	strh	r3, [r4, #12]
 80087a2:	6923      	ldr	r3, [r4, #16]
 80087a4:	b94b      	cbnz	r3, 80087ba <__swsetup_r+0x7a>
 80087a6:	89a3      	ldrh	r3, [r4, #12]
 80087a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087b0:	d003      	beq.n	80087ba <__swsetup_r+0x7a>
 80087b2:	4621      	mov	r1, r4
 80087b4:	4628      	mov	r0, r5
 80087b6:	f000 f883 	bl	80088c0 <__smakebuf_r>
 80087ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087be:	f013 0201 	ands.w	r2, r3, #1
 80087c2:	d00a      	beq.n	80087da <__swsetup_r+0x9a>
 80087c4:	2200      	movs	r2, #0
 80087c6:	60a2      	str	r2, [r4, #8]
 80087c8:	6962      	ldr	r2, [r4, #20]
 80087ca:	4252      	negs	r2, r2
 80087cc:	61a2      	str	r2, [r4, #24]
 80087ce:	6922      	ldr	r2, [r4, #16]
 80087d0:	b942      	cbnz	r2, 80087e4 <__swsetup_r+0xa4>
 80087d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80087d6:	d1c5      	bne.n	8008764 <__swsetup_r+0x24>
 80087d8:	bd38      	pop	{r3, r4, r5, pc}
 80087da:	0799      	lsls	r1, r3, #30
 80087dc:	bf58      	it	pl
 80087de:	6962      	ldrpl	r2, [r4, #20]
 80087e0:	60a2      	str	r2, [r4, #8]
 80087e2:	e7f4      	b.n	80087ce <__swsetup_r+0x8e>
 80087e4:	2000      	movs	r0, #0
 80087e6:	e7f7      	b.n	80087d8 <__swsetup_r+0x98>
 80087e8:	20000194 	.word	0x20000194

080087ec <_raise_r>:
 80087ec:	291f      	cmp	r1, #31
 80087ee:	b538      	push	{r3, r4, r5, lr}
 80087f0:	4605      	mov	r5, r0
 80087f2:	460c      	mov	r4, r1
 80087f4:	d904      	bls.n	8008800 <_raise_r+0x14>
 80087f6:	2316      	movs	r3, #22
 80087f8:	6003      	str	r3, [r0, #0]
 80087fa:	f04f 30ff 	mov.w	r0, #4294967295
 80087fe:	bd38      	pop	{r3, r4, r5, pc}
 8008800:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008802:	b112      	cbz	r2, 800880a <_raise_r+0x1e>
 8008804:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008808:	b94b      	cbnz	r3, 800881e <_raise_r+0x32>
 800880a:	4628      	mov	r0, r5
 800880c:	f000 f830 	bl	8008870 <_getpid_r>
 8008810:	4622      	mov	r2, r4
 8008812:	4601      	mov	r1, r0
 8008814:	4628      	mov	r0, r5
 8008816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800881a:	f000 b817 	b.w	800884c <_kill_r>
 800881e:	2b01      	cmp	r3, #1
 8008820:	d00a      	beq.n	8008838 <_raise_r+0x4c>
 8008822:	1c59      	adds	r1, r3, #1
 8008824:	d103      	bne.n	800882e <_raise_r+0x42>
 8008826:	2316      	movs	r3, #22
 8008828:	6003      	str	r3, [r0, #0]
 800882a:	2001      	movs	r0, #1
 800882c:	e7e7      	b.n	80087fe <_raise_r+0x12>
 800882e:	2100      	movs	r1, #0
 8008830:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008834:	4620      	mov	r0, r4
 8008836:	4798      	blx	r3
 8008838:	2000      	movs	r0, #0
 800883a:	e7e0      	b.n	80087fe <_raise_r+0x12>

0800883c <raise>:
 800883c:	4b02      	ldr	r3, [pc, #8]	@ (8008848 <raise+0xc>)
 800883e:	4601      	mov	r1, r0
 8008840:	6818      	ldr	r0, [r3, #0]
 8008842:	f7ff bfd3 	b.w	80087ec <_raise_r>
 8008846:	bf00      	nop
 8008848:	20000194 	.word	0x20000194

0800884c <_kill_r>:
 800884c:	b538      	push	{r3, r4, r5, lr}
 800884e:	4d07      	ldr	r5, [pc, #28]	@ (800886c <_kill_r+0x20>)
 8008850:	2300      	movs	r3, #0
 8008852:	4604      	mov	r4, r0
 8008854:	4608      	mov	r0, r1
 8008856:	4611      	mov	r1, r2
 8008858:	602b      	str	r3, [r5, #0]
 800885a:	f7f9 fbd5 	bl	8002008 <_kill>
 800885e:	1c43      	adds	r3, r0, #1
 8008860:	d102      	bne.n	8008868 <_kill_r+0x1c>
 8008862:	682b      	ldr	r3, [r5, #0]
 8008864:	b103      	cbz	r3, 8008868 <_kill_r+0x1c>
 8008866:	6023      	str	r3, [r4, #0]
 8008868:	bd38      	pop	{r3, r4, r5, pc}
 800886a:	bf00      	nop
 800886c:	2000063c 	.word	0x2000063c

08008870 <_getpid_r>:
 8008870:	f7f9 bbc2 	b.w	8001ff8 <_getpid>

08008874 <__swhatbuf_r>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	460c      	mov	r4, r1
 8008878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800887c:	2900      	cmp	r1, #0
 800887e:	b096      	sub	sp, #88	@ 0x58
 8008880:	4615      	mov	r5, r2
 8008882:	461e      	mov	r6, r3
 8008884:	da0d      	bge.n	80088a2 <__swhatbuf_r+0x2e>
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800888c:	f04f 0100 	mov.w	r1, #0
 8008890:	bf14      	ite	ne
 8008892:	2340      	movne	r3, #64	@ 0x40
 8008894:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008898:	2000      	movs	r0, #0
 800889a:	6031      	str	r1, [r6, #0]
 800889c:	602b      	str	r3, [r5, #0]
 800889e:	b016      	add	sp, #88	@ 0x58
 80088a0:	bd70      	pop	{r4, r5, r6, pc}
 80088a2:	466a      	mov	r2, sp
 80088a4:	f000 f848 	bl	8008938 <_fstat_r>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	dbec      	blt.n	8008886 <__swhatbuf_r+0x12>
 80088ac:	9901      	ldr	r1, [sp, #4]
 80088ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80088b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80088b6:	4259      	negs	r1, r3
 80088b8:	4159      	adcs	r1, r3
 80088ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088be:	e7eb      	b.n	8008898 <__swhatbuf_r+0x24>

080088c0 <__smakebuf_r>:
 80088c0:	898b      	ldrh	r3, [r1, #12]
 80088c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088c4:	079d      	lsls	r5, r3, #30
 80088c6:	4606      	mov	r6, r0
 80088c8:	460c      	mov	r4, r1
 80088ca:	d507      	bpl.n	80088dc <__smakebuf_r+0x1c>
 80088cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	6123      	str	r3, [r4, #16]
 80088d4:	2301      	movs	r3, #1
 80088d6:	6163      	str	r3, [r4, #20]
 80088d8:	b003      	add	sp, #12
 80088da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088dc:	ab01      	add	r3, sp, #4
 80088de:	466a      	mov	r2, sp
 80088e0:	f7ff ffc8 	bl	8008874 <__swhatbuf_r>
 80088e4:	9f00      	ldr	r7, [sp, #0]
 80088e6:	4605      	mov	r5, r0
 80088e8:	4639      	mov	r1, r7
 80088ea:	4630      	mov	r0, r6
 80088ec:	f7fe fc12 	bl	8007114 <_malloc_r>
 80088f0:	b948      	cbnz	r0, 8008906 <__smakebuf_r+0x46>
 80088f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088f6:	059a      	lsls	r2, r3, #22
 80088f8:	d4ee      	bmi.n	80088d8 <__smakebuf_r+0x18>
 80088fa:	f023 0303 	bic.w	r3, r3, #3
 80088fe:	f043 0302 	orr.w	r3, r3, #2
 8008902:	81a3      	strh	r3, [r4, #12]
 8008904:	e7e2      	b.n	80088cc <__smakebuf_r+0xc>
 8008906:	89a3      	ldrh	r3, [r4, #12]
 8008908:	6020      	str	r0, [r4, #0]
 800890a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800890e:	81a3      	strh	r3, [r4, #12]
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008916:	b15b      	cbz	r3, 8008930 <__smakebuf_r+0x70>
 8008918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800891c:	4630      	mov	r0, r6
 800891e:	f000 f81d 	bl	800895c <_isatty_r>
 8008922:	b128      	cbz	r0, 8008930 <__smakebuf_r+0x70>
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	f023 0303 	bic.w	r3, r3, #3
 800892a:	f043 0301 	orr.w	r3, r3, #1
 800892e:	81a3      	strh	r3, [r4, #12]
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	431d      	orrs	r5, r3
 8008934:	81a5      	strh	r5, [r4, #12]
 8008936:	e7cf      	b.n	80088d8 <__smakebuf_r+0x18>

08008938 <_fstat_r>:
 8008938:	b538      	push	{r3, r4, r5, lr}
 800893a:	4d07      	ldr	r5, [pc, #28]	@ (8008958 <_fstat_r+0x20>)
 800893c:	2300      	movs	r3, #0
 800893e:	4604      	mov	r4, r0
 8008940:	4608      	mov	r0, r1
 8008942:	4611      	mov	r1, r2
 8008944:	602b      	str	r3, [r5, #0]
 8008946:	f7f9 fbbf 	bl	80020c8 <_fstat>
 800894a:	1c43      	adds	r3, r0, #1
 800894c:	d102      	bne.n	8008954 <_fstat_r+0x1c>
 800894e:	682b      	ldr	r3, [r5, #0]
 8008950:	b103      	cbz	r3, 8008954 <_fstat_r+0x1c>
 8008952:	6023      	str	r3, [r4, #0]
 8008954:	bd38      	pop	{r3, r4, r5, pc}
 8008956:	bf00      	nop
 8008958:	2000063c 	.word	0x2000063c

0800895c <_isatty_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4d06      	ldr	r5, [pc, #24]	@ (8008978 <_isatty_r+0x1c>)
 8008960:	2300      	movs	r3, #0
 8008962:	4604      	mov	r4, r0
 8008964:	4608      	mov	r0, r1
 8008966:	602b      	str	r3, [r5, #0]
 8008968:	f7f9 fbbe 	bl	80020e8 <_isatty>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_isatty_r+0x1a>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_isatty_r+0x1a>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	2000063c 	.word	0x2000063c

0800897c <_init>:
 800897c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800897e:	bf00      	nop
 8008980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008982:	bc08      	pop	{r3}
 8008984:	469e      	mov	lr, r3
 8008986:	4770      	bx	lr

08008988 <_fini>:
 8008988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898a:	bf00      	nop
 800898c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800898e:	bc08      	pop	{r3}
 8008990:	469e      	mov	lr, r3
 8008992:	4770      	bx	lr
