/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __SENINF_ROOT_E1A_C_HEADER_H__
#define __SENINF_ROOT_E1A_C_HEADER_H__

#define SENINF_ROOT_SENSOR_CID_0 0x2000
#define SENINF_ROOT_SENSOR_CID_0_0_SHIFT 0
#define SENINF_ROOT_SENSOR_CID_0_0_MASK (0x1f << 0)
#define SENINF_ROOT_SENSOR_CID_0_1_SHIFT 8
#define SENINF_ROOT_SENSOR_CID_0_1_MASK (0x1f << 8)

#define SENINF_ROOT_SENSOR_CID_1 0x2004
#define SENINF_ROOT_SENSOR_CID_1_0_SHIFT 0
#define SENINF_ROOT_SENSOR_CID_1_0_MASK (0x1f << 0)
#define SENINF_ROOT_SENSOR_CID_1_1_SHIFT 8
#define SENINF_ROOT_SENSOR_CID_1_1_MASK (0x1f << 8)

#define SENINF_ROOT_SENSOR_CID_2 0x2008
#define SENINF_ROOT_SENSOR_CID_2_0_SHIFT 0
#define SENINF_ROOT_SENSOR_CID_2_0_MASK (0x1f << 0)
#define SENINF_ROOT_SENSOR_CID_2_1_SHIFT 8
#define SENINF_ROOT_SENSOR_CID_2_1_MASK (0x1f << 8)

#define SENINF_ROOT_SENSOR_CID_3 0x200c
#define SENINF_ROOT_SENSOR_CID_3_0_SHIFT 0
#define SENINF_ROOT_SENSOR_CID_3_0_MASK (0x1f << 0)
#define SENINF_ROOT_SENSOR_CID_3_1_SHIFT 8
#define SENINF_ROOT_SENSOR_CID_3_1_MASK (0x1f << 8)

#define SENINF_ROOT_SENSOR_CID_4 0x2010
#define SENINF_ROOT_SENSOR_CID_4_0_SHIFT 0
#define SENINF_ROOT_SENSOR_CID_4_0_MASK (0x1f << 0)
#define SENINF_ROOT_SENSOR_CID_4_1_SHIFT 8
#define SENINF_ROOT_SENSOR_CID_4_1_MASK (0x1f << 8)

#define SENINF_ROOT_SENSOR_CID_5 0x2014
#define SENINF_ROOT_SENSOR_CID_5_0_SHIFT 0
#define SENINF_ROOT_SENSOR_CID_5_0_MASK (0x1f << 0)
#define SENINF_ROOT_SENSOR_CID_5_1_SHIFT 8
#define SENINF_ROOT_SENSOR_CID_5_1_MASK (0x1f << 8)

#define SENINF_ROOT_OUTMUX_CID_0 0x2020
#define SENINF_ROOT_OUTMUX_CID_0_SHIFT 0
#define SENINF_ROOT_OUTMUX_CID_0_MASK (0x1f << 0)
#define SENINF_ROOT_OUTMUX_CID_1_SHIFT 8
#define SENINF_ROOT_OUTMUX_CID_1_MASK (0x1f << 8)
#define SENINF_ROOT_OUTMUX_CID_2_SHIFT 16
#define SENINF_ROOT_OUTMUX_CID_2_MASK (0x1f << 16)
#define SENINF_ROOT_OUTMUX_CID_3_SHIFT 24
#define SENINF_ROOT_OUTMUX_CID_3_MASK (0x1f << 24)

#define SENINF_ROOT_OUTMUX_CID_1 0x2024
#define SENINF_ROOT_OUTMUX_CID_4_SHIFT 0
#define SENINF_ROOT_OUTMUX_CID_4_MASK (0x1f << 0)
#define SENINF_ROOT_OUTMUX_CID_5_SHIFT 8
#define SENINF_ROOT_OUTMUX_CID_5_MASK (0x1f << 8)
#define SENINF_ROOT_OUTMUX_CID_6_SHIFT 16
#define SENINF_ROOT_OUTMUX_CID_6_MASK (0x1f << 16)
#define SENINF_ROOT_OUTMUX_CID_7_SHIFT 24
#define SENINF_ROOT_OUTMUX_CID_7_MASK (0x1f << 24)

#define SENINF_ROOT_OUTMUX_CID_2 0x2028
#define SENINF_ROOT_OUTMUX_CID_8_SHIFT 0
#define SENINF_ROOT_OUTMUX_CID_8_MASK (0x1f << 0)
#define SENINF_ROOT_OUTMUX_CID_9_SHIFT 8
#define SENINF_ROOT_OUTMUX_CID_9_MASK (0x1f << 8)

#define SENINF_ROOT_TSREC_CID_0 0x2040
#define SENINF_ROOT_TSREC_CID_0_SHIFT 0
#define SENINF_ROOT_TSREC_CID_0_MASK (0x1f << 0)
#define SENINF_ROOT_TSREC_CID_1_SHIFT 8
#define SENINF_ROOT_TSREC_CID_1_MASK (0x1f << 8)
#define SENINF_ROOT_TSREC_CID_2_SHIFT 16
#define SENINF_ROOT_TSREC_CID_2_MASK (0x1f << 16)
#define SENINF_ROOT_TSREC_CID_3_SHIFT 24
#define SENINF_ROOT_TSREC_CID_3_MASK (0x1f << 24)

#define SENINF_ROOT_TSREC_CID_1 0x2044
#define SENINF_ROOT_TSREC_CID_4_SHIFT 0
#define SENINF_ROOT_TSREC_CID_4_MASK (0x1f << 0)
#define SENINF_ROOT_TSREC_CID_5_SHIFT 8
#define SENINF_ROOT_TSREC_CID_5_MASK (0x1f << 8)
#define SENINF_ROOT_TSREC_CID_6_SHIFT 16
#define SENINF_ROOT_TSREC_CID_6_MASK (0x1f << 16)
#define SENINF_ROOT_TSREC_CID_7_SHIFT 24
#define SENINF_ROOT_TSREC_CID_7_MASK (0x1f << 24)

#define SENINF_ROOT_TSREC_CID_2 0x2048
#define SENINF_ROOT_TSREC_CID_8_SHIFT 0
#define SENINF_ROOT_TSREC_CID_8_MASK (0x1f << 0)
#define SENINF_ROOT_TSREC_CID_9_SHIFT 8
#define SENINF_ROOT_TSREC_CID_9_MASK (0x1f << 8)
#define SENINF_ROOT_TSREC_CID_10_SHIFT 16
#define SENINF_ROOT_TSREC_CID_10_MASK (0x1f << 16)
#define SENINF_ROOT_TSREC_CID_11_SHIFT 24
#define SENINF_ROOT_TSREC_CID_11_MASK (0x1f << 24)

#define SENINF_ROOT_FLASH_CID 0x2060
#define SENINF_ROOT_FLASH_CID_0_SHIFT 0
#define SENINF_ROOT_FLASH_CID_0_MASK (0x1f << 0)
#define SENINF_ROOT_FLASH_CID_1_SHIFT 8
#define SENINF_ROOT_FLASH_CID_1_MASK (0x1f << 8)
#define SENINF_ROOT_FLASH_CID_2_SHIFT 16
#define SENINF_ROOT_FLASH_CID_2_MASK (0x1f << 16)
#define SENINF_ROOT_FLASH_CID_3_SHIFT 24
#define SENINF_ROOT_FLASH_CID_3_MASK (0x1f << 24)

#define SENINF_ROOT_SENMON_CID 0x2068
#define SENINF_ROOT_SENMON_CID_SHIFT 0
#define SENINF_ROOT_SENMON_CID_MASK (0x1f << 0)

#define SENINF_ROOT_MIPI_SPLIT 0x2070
#define SENINF_ROOT_MIPI_SPLIT_0_SHIFT 0
#define SENINF_ROOT_MIPI_SPLIT_0_MASK (0x3 << 0)
#define SENINF_ROOT_MIPI_SPLIT_1_SHIFT 2
#define SENINF_ROOT_MIPI_SPLIT_1_MASK (0x3 << 2)
#define SENINF_ROOT_MIPI_SPLIT_2_SHIFT 4
#define SENINF_ROOT_MIPI_SPLIT_2_MASK (0x3 << 4)
#define SENINF_ROOT_MIPI_SPLIT_3_SHIFT 6
#define SENINF_ROOT_MIPI_SPLIT_3_MASK (0x3 << 6)
#define SENINF_ROOT_MIPI_SPLIT_4_SHIFT 8
#define SENINF_ROOT_MIPI_SPLIT_4_MASK (0x3 << 8)
#define SENINF_ROOT_MIPI_SPLIT_5_SHIFT 10
#define SENINF_ROOT_MIPI_SPLIT_5_MASK (0x3 << 10)

#define SENINF_ROOT_VERIF_EN 0x2074
#define SENINF_ROOT_VERIF_EN_SHIFT 0
#define SENINF_ROOT_VERIF_EN_MASK (0x1 << 0)

#define SENINF_ROOT_LOCK 0x2080
#define SENINF_ROOT_LOCK_0_SHIFT 0
#define SENINF_ROOT_LOCK_0_MASK (0x1 << 0)
#define SENINF_ROOT_LOCK_1_SHIFT 1
#define SENINF_ROOT_LOCK_1_MASK (0x1 << 1)
#define SENINF_ROOT_LOCK_2_SHIFT 2
#define SENINF_ROOT_LOCK_2_MASK (0x1 << 2)
#define SENINF_ROOT_LOCK_3_SHIFT 3
#define SENINF_ROOT_LOCK_3_MASK (0x1 << 3)
#define SENINF_ROOT_LOCK_4_SHIFT 4
#define SENINF_ROOT_LOCK_4_MASK (0x1 << 4)
#define SENINF_ROOT_LOCK_5_SHIFT 5
#define SENINF_ROOT_LOCK_5_MASK (0x1 << 5)
#define SENINF_ROOT_LOCK_6_SHIFT 6
#define SENINF_ROOT_LOCK_6_MASK (0x1 << 6)
#define SENINF_ROOT_LOCK_7_SHIFT 7
#define SENINF_ROOT_LOCK_7_MASK (0x1 << 7)
#define SENINF_ROOT_LOCK_8_SHIFT 8
#define SENINF_ROOT_LOCK_8_MASK (0x1 << 8)
#define SENINF_ROOT_LOCK_9_SHIFT 9
#define SENINF_ROOT_LOCK_9_MASK (0x1 << 9)

#define SENINF_ROOT_EXCLUDE_EN 0x2084
#define SENINF_ROOT_EXCLUDE_EN_SHIFT 0
#define SENINF_ROOT_EXCLUDE_EN_MASK (0x3ff << 0)

#define SENINF_ROOT_SRC_EXCLUDE 0x2088
#define SENINF_ROOT_SRC_SEN_EXCLUDE_0_SHIFT 0
#define SENINF_ROOT_SRC_SEN_EXCLUDE_0_MASK (0x3 << 0)
#define SENINF_ROOT_SRC_MIPI_EXCLUDE_0_SHIFT 4
#define SENINF_ROOT_SRC_MIPI_EXCLUDE_0_MASK (0x7 << 4)
#define SENINF_ROOT_SRC_SEN_EXCLUDE_1_SHIFT 8
#define SENINF_ROOT_SRC_SEN_EXCLUDE_1_MASK (0x3 << 8)
#define SENINF_ROOT_SRC_MIPI_EXCLUDE_1_SHIFT 12
#define SENINF_ROOT_SRC_MIPI_EXCLUDE_1_MASK (0x7 << 12)

#define SENINF_ROOT_LOCK_TOP 0x2090
#define SENINF_ROOT_LOCK_TOP_SHIFT 0
#define SENINF_ROOT_LOCK_TOP_MASK (0x1 << 0)

#define SENINF_ROOT_RDY_MASK_CID_0 0x2100
#define SENINF_ROOT_RDY_MASK_CID_0_SHIFT 0
#define SENINF_ROOT_RDY_MASK_CID_0_MASK (0x1f << 0)
#define SENINF_ROOT_RDY_MASK_CID_1_SHIFT 8
#define SENINF_ROOT_RDY_MASK_CID_1_MASK (0x1f << 8)
#define SENINF_ROOT_RDY_MASK_CID_2_SHIFT 16
#define SENINF_ROOT_RDY_MASK_CID_2_MASK (0x1f << 16)
#define SENINF_ROOT_RDY_MASK_CID_3_SHIFT 24
#define SENINF_ROOT_RDY_MASK_CID_3_MASK (0x1f << 24)

#define SENINF_ROOT_RDY_MASK_CID_1 0x2104
#define SENINF_ROOT_RDY_MASK_CID_4_SHIFT 0
#define SENINF_ROOT_RDY_MASK_CID_4_MASK (0x1f << 0)
#define SENINF_ROOT_RDY_MASK_CID_5_SHIFT 8
#define SENINF_ROOT_RDY_MASK_CID_5_MASK (0x1f << 8)
#define SENINF_ROOT_RDY_MASK_CID_6_SHIFT 16
#define SENINF_ROOT_RDY_MASK_CID_6_MASK (0x1f << 16)
#define SENINF_ROOT_RDY_MASK_CID_7_SHIFT 24
#define SENINF_ROOT_RDY_MASK_CID_7_MASK (0x1f << 24)

#define SENINF_ROOT_RDY_MASK_CID_2 0x2108
#define SENINF_ROOT_RDY_MASK_CID_8_SHIFT 0
#define SENINF_ROOT_RDY_MASK_CID_8_MASK (0x1f << 0)
#define SENINF_ROOT_RDY_MASK_CID_9_SHIFT 8
#define SENINF_ROOT_RDY_MASK_CID_9_MASK (0x1f << 8)

#define SENINF_ROOT_RSV_0 0x2140
#define SENINF_ROOT_RSV_0_SHIFT 0
#define SENINF_ROOT_RSV_0_MASK (0xffffffff << 0)

#define SENINF_ROOT_RSV_1 0x2144
#define SENINF_ROOT_RSV_1_SHIFT 0
#define SENINF_ROOT_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_MODE 0x2200
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_0_SORUCE_CONFIG_0 0x2204
#define SENINF_ROOT_SECURE_OUTMUX_0_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_0_SORUCE_CONFIG_1 0x2208
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_SORUCE_CONFIG_2 0x220c
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_SRC_SEL 0x2210
#define SENINF_ROOT_SECURE_OUTMUX_0_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_0_RSV_1 0x2214
#define SENINF_ROOT_SECURE_OUTMUX_0_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_0_RSV_DB 0x2218
#define SENINF_ROOT_SECURE_OUTMUX_0_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR 0x221c
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_0 0x2220
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_1 0x2224
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_2 0x2228
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_3 0x222c
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_3_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_3_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_3_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_3_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_3_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_3_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_3_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_3_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_3_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_4 0x2230
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_4_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_4_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_4_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_4_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_4_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_4_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_4_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_5 0x2234
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_5_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_5_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_5_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_5_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_5_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_5_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_5_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_5_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_6 0x2238
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_6_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_6_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_6_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_6_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_6_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_6_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_6_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_6_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_6_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_0_TAG_VCDT_FILT_7 0x223c
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_7_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_EN_7_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_7_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_IGNORE_7_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_7_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_VC_7_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_7_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_DT_7_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_0_FILT_RSV_7_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_MODE 0x2280
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_1_SORUCE_CONFIG_0 0x2284
#define SENINF_ROOT_SECURE_OUTMUX_1_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_1_SORUCE_CONFIG_1 0x2288
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_SORUCE_CONFIG_2 0x228c
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_SRC_SEL 0x2290
#define SENINF_ROOT_SECURE_OUTMUX_1_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_1_RSV_1 0x2294
#define SENINF_ROOT_SECURE_OUTMUX_1_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_1_RSV_DB 0x2298
#define SENINF_ROOT_SECURE_OUTMUX_1_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR 0x229c
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_0 0x22a0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_1 0x22a4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_2 0x22a8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_3 0x22ac
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_3_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_3_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_3_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_3_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_3_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_3_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_3_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_3_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_3_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_4 0x22b0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_4_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_4_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_4_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_4_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_4_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_4_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_4_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_5 0x22b4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_5_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_5_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_5_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_5_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_5_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_5_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_5_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_5_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_6 0x22b8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_6_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_6_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_6_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_6_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_6_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_6_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_6_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_6_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_6_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_1_TAG_VCDT_FILT_7 0x22bc
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_7_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_EN_7_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_7_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_IGNORE_7_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_7_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_VC_7_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_7_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_DT_7_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_1_FILT_RSV_7_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_MODE 0x2300
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_2_SORUCE_CONFIG_0 0x2304
#define SENINF_ROOT_SECURE_OUTMUX_2_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_2_SORUCE_CONFIG_1 0x2308
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_SORUCE_CONFIG_2 0x230c
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_SRC_SEL 0x2310
#define SENINF_ROOT_SECURE_OUTMUX_2_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_2_RSV_1 0x2314
#define SENINF_ROOT_SECURE_OUTMUX_2_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_2_RSV_DB 0x2318
#define SENINF_ROOT_SECURE_OUTMUX_2_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR 0x231c
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_0 0x2320
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_1 0x2324
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_2 0x2328
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_3 0x232c
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_3_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_3_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_3_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_3_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_3_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_3_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_3_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_3_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_3_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_4 0x2330
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_4_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_4_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_4_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_4_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_4_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_4_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_4_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_5 0x2334
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_5_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_5_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_5_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_5_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_5_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_5_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_5_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_5_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_6 0x2338
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_6_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_6_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_6_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_6_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_6_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_6_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_6_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_6_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_6_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_2_TAG_VCDT_FILT_7 0x233c
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_7_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_EN_7_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_7_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_IGNORE_7_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_7_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_VC_7_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_7_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_DT_7_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_2_FILT_RSV_7_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_MODE 0x2380
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_3_SORUCE_CONFIG_0 0x2384
#define SENINF_ROOT_SECURE_OUTMUX_3_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_3_SORUCE_CONFIG_1 0x2388
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_SORUCE_CONFIG_2 0x238c
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_SRC_SEL 0x2390
#define SENINF_ROOT_SECURE_OUTMUX_3_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_3_RSV_1 0x2394
#define SENINF_ROOT_SECURE_OUTMUX_3_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_3_RSV_DB 0x2398
#define SENINF_ROOT_SECURE_OUTMUX_3_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR 0x239c
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_0 0x23a0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_1 0x23a4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_2 0x23a8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_3 0x23ac
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_3_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_3_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_3_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_3_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_3_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_3_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_3_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_3_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_3_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_4 0x23b0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_4_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_4_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_4_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_4_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_4_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_4_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_4_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_5 0x23b4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_5_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_5_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_5_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_5_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_5_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_5_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_5_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_5_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_6 0x23b8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_6_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_6_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_6_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_6_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_6_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_6_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_6_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_6_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_6_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_3_TAG_VCDT_FILT_7 0x23bc
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_7_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_EN_7_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_7_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_IGNORE_7_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_7_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_VC_7_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_7_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_DT_7_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_3_FILT_RSV_7_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_MODE 0x2400
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_4_SORUCE_CONFIG_0 0x2404
#define SENINF_ROOT_SECURE_OUTMUX_4_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_4_SORUCE_CONFIG_1 0x2408
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_SORUCE_CONFIG_2 0x240c
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_SRC_SEL 0x2410
#define SENINF_ROOT_SECURE_OUTMUX_4_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_4_RSV_1 0x2414
#define SENINF_ROOT_SECURE_OUTMUX_4_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_4_RSV_DB 0x2418
#define SENINF_ROOT_SECURE_OUTMUX_4_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR 0x241c
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_0 0x2420
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_1 0x2424
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_2 0x2428
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_3 0x242c
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_3_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_3_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_3_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_3_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_3_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_3_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_3_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_3_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_3_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_4 0x2430
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_4_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_4_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_4_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_4_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_4_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_4_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_4_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_5 0x2434
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_5_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_5_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_5_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_5_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_5_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_5_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_5_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_5_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_6 0x2438
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_6_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_6_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_6_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_6_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_6_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_6_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_6_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_6_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_6_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_4_TAG_VCDT_FILT_7 0x243c
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_7_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_EN_7_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_7_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_IGNORE_7_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_7_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_VC_7_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_7_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_DT_7_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_4_FILT_RSV_7_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_MODE 0x2480
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_5_SORUCE_CONFIG_0 0x2484
#define SENINF_ROOT_SECURE_OUTMUX_5_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_5_SORUCE_CONFIG_1 0x2488
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_SORUCE_CONFIG_2 0x248c
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_SRC_SEL 0x2490
#define SENINF_ROOT_SECURE_OUTMUX_5_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_5_RSV_1 0x2494
#define SENINF_ROOT_SECURE_OUTMUX_5_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_5_RSV_DB 0x2498
#define SENINF_ROOT_SECURE_OUTMUX_5_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR 0x249c
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_0 0x24a0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_1 0x24a4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_2 0x24a8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_3 0x24ac
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_3_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_3_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_3_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_3_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_3_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_3_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_3_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_3_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_3_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_4 0x24b0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_4_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_4_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_4_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_4_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_4_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_4_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_4_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_5 0x24b4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_5_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_5_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_5_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_5_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_5_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_5_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_5_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_5_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_6 0x24b8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_6_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_6_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_6_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_6_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_6_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_6_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_6_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_6_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_6_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_5_TAG_VCDT_FILT_7 0x24bc
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_7_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_EN_7_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_7_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_IGNORE_7_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_7_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_VC_7_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_7_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_DT_7_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_5_FILT_RSV_7_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_MODE 0x2500
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_6_SORUCE_CONFIG_0 0x2504
#define SENINF_ROOT_SECURE_OUTMUX_6_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_6_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_6_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_6_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_6_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_6_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_6_SORUCE_CONFIG_1 0x2508
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_6_SORUCE_CONFIG_2 0x250c
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_6_SRC_SEL 0x2510
#define SENINF_ROOT_SECURE_OUTMUX_6_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_6_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_6_RSV_1 0x2514
#define SENINF_ROOT_SECURE_OUTMUX_6_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_6_RSV_DB 0x2518
#define SENINF_ROOT_SECURE_OUTMUX_6_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR 0x251c
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VCDT_FILT_0 0x2520
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VCDT_FILT_1 0x2524
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_6_TAG_VCDT_FILT_2 0x2528
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_6_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_MODE 0x2580
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_7_SORUCE_CONFIG_0 0x2584
#define SENINF_ROOT_SECURE_OUTMUX_7_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_7_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_7_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_7_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_7_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_7_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_7_SORUCE_CONFIG_1 0x2588
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_7_SORUCE_CONFIG_2 0x258c
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_7_SRC_SEL 0x2590
#define SENINF_ROOT_SECURE_OUTMUX_7_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_7_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_7_RSV_1 0x2594
#define SENINF_ROOT_SECURE_OUTMUX_7_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_7_RSV_DB 0x2598
#define SENINF_ROOT_SECURE_OUTMUX_7_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR 0x259c
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VCDT_FILT_0 0x25a0
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VCDT_FILT_1 0x25a4
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_7_TAG_VCDT_FILT_2 0x25a8
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_7_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_MODE 0x2600
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_8_SORUCE_CONFIG_0 0x2604
#define SENINF_ROOT_SECURE_OUTMUX_8_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_8_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_8_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_8_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_8_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_8_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_8_SORUCE_CONFIG_1 0x2608
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_8_SORUCE_CONFIG_2 0x260c
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_8_SRC_SEL 0x2610
#define SENINF_ROOT_SECURE_OUTMUX_8_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_8_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_8_RSV_1 0x2614
#define SENINF_ROOT_SECURE_OUTMUX_8_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_8_RSV_DB 0x2618
#define SENINF_ROOT_SECURE_OUTMUX_8_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR 0x261c
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VCDT_FILT_0 0x2620
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_RSV_0_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VCDT_FILT_1 0x2624
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_EN_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_EN_1_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_IGNORE_1_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_IGNORE_1_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_1_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_1_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_RSV_1_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_RSV_1_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_8_TAG_VCDT_FILT_2 0x2628
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_EN_2_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_EN_2_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_IGNORE_2_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_IGNORE_2_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_VC_2_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_VC_2_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_DT_2_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_RSV_2_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_8_FILT_RSV_2_MASK (0xff << 24)

#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_MODE 0x2680
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_MODE_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_MODE_MASK (0x3 << 0)

#define SENINF_ROOT_SECURE_OUTMUX_9_SORUCE_CONFIG_0 0x2684
#define SENINF_ROOT_SECURE_OUTMUX_9_VSYNC_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_VSYNC_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_9_VSYNC_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_9_VSYNC_SRC_SEL_MIPI_MASK (0x7 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_9_REF_VC_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_9_REF_VC_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_9_LAST_VC_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_9_LAST_VC_MASK (0x1f << 16)

#define SENINF_ROOT_SECURE_OUTMUX_9_SORUCE_CONFIG_1 0x2688
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_0_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_1_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_1_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_2_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_2_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_3_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_3_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_9_SORUCE_CONFIG_2 0x268c
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_4_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_4_MASK (0x1f << 0)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_5_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_5_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_6_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_6_MASK (0x1f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_7_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VC_7_MASK (0x1f << 24)

#define SENINF_ROOT_SECURE_OUTMUX_9_SRC_SEL 0x2690
#define SENINF_ROOT_SECURE_OUTMUX_9_SRC_SEL_SEN_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_SRC_SEL_SEN_MASK (0x3 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_9_SRC_SEL_MIPI_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_9_SRC_SEL_MIPI_MASK (0x7 << 4)

#define SENINF_ROOT_SECURE_OUTMUX_9_RSV_1 0x2694
#define SENINF_ROOT_SECURE_OUTMUX_9_RSV_1_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_RSV_1_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_9_RSV_DB 0x2698
#define SENINF_ROOT_SECURE_OUTMUX_9_RSV_DB_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_RSV_DB_MASK (0xffffffff << 0)

#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR 0x269c
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_1_SHIFT 1
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_1_MASK (0x1 << 1)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_2_SHIFT 2
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_2_MASK (0x1 << 2)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_3_SHIFT 3
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_3_MASK (0x1 << 3)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_4_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_4_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_5_SHIFT 5
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_5_MASK (0x1 << 5)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_6_SHIFT 6
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_6_MASK (0x1 << 6)
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_7_SHIFT 7
#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_MASK_CLR_7_MASK (0x1 << 7)

#define SENINF_ROOT_SECURE_OUTMUX_9_TAG_VCDT_FILT_0 0x26a0
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_EN_0_SHIFT 0
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_EN_0_MASK (0x1 << 0)
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_DT_IGNORE_0_SHIFT 4
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_DT_IGNORE_0_MASK (0x1 << 4)
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_VC_0_SHIFT 8
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_VC_0_MASK (0x1f << 8)
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_DT_0_SHIFT 16
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_DT_0_MASK (0x3f << 16)
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_RSV_0_SHIFT 24
#define SENINF_ROOT_SECURE_OUTMUX_9_FILT_RSV_0_MASK (0xff << 24)

#endif
