<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.a8.Mmu</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2015, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Mmu.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    <span class=key>package</span> ti.sysbios.family.arm.a8;
    37    
    38    import xdc.rov.ViewInfo;
    39    
    40    import xdc.runtime.Assert;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Mmu ========
</span>    44    <span class="xdoc"> *  Memory Management Unit Manager.
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  This module allows the ARM processor to map a virtual address to a
</span>    47    <span class="xdoc"> *  different physical address and enable/disable the MMU.  It does this
</span>    48    <span class="xdoc"> *  through a translation table in memory.  The translation table is
</span>    49    <span class="xdoc"> *  16KB and manages only the first level descriptor table.  Each entry
</span>    50    <span class="xdoc"> *  in the table defines the properties of memory areas of size 1MB.
</span>    51    <span class="xdoc"> *  These properties include memory access permissions, cacheability,
</span>    52    <span class="xdoc"> *  bufferability, and domain access.
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  By default, the MMU translation table is initialized with
</span>    55    <span class="xdoc"> *  cache-enabled entries for every memory segment defined in the platform.
</span>    56    <span class="xdoc"> *  Cache-disabled entries are also added for the peripheral
</span>    57    <span class="xdoc"> *  addresses used by SYS/BIOS (i.e. Timers, Interrupt controller).
</span>    58    <span class="xdoc"> *
</span>    59    <span class="xdoc"> *  The translation table is placed in
</span>    60    <span class="xdoc"> *  an output section called "ti.sysbios.family.arm.a8.mmuTableSection".
</span>    61    <span class="xdoc"> *  This section is placed into the platform's default dataMemory and
</span>    62    <span class="xdoc"> *  in order to minimize object file size, specified to not be initialized
</span>    63    <span class="xdoc"> *  via the "NOLOAD" type on GNU compilers and "NOINIT" on TI compilers.
</span>    64    <span class="xdoc"> *
</span>    65    <span class="xdoc"> *  This module does not manage the second level descriptor tables.
</span>    66    <span class="xdoc"> *  A 'SECTION' mapped access requires only a first level fetch.  In
</span>    67    <span class="xdoc"> *  this case, there is no need for a second level descriptor table.
</span>    68    <span class="xdoc"> *  A 'PAGE_TABLE' mapped access requires a second level
</span>    69    <span class="xdoc"> *  descriptor table which can be supplied by the user.
</span>    70    <span class="xdoc"> *
</span>    71    <span class="xdoc"> *  The following is an example of how to place the MMU table
</span>    72    <span class="xdoc"> *  and how to enable L1 data + L2 caching for the address range
</span>    73    <span class="xdoc"> *  0x80000000-0x90000000 in the *.cfg file:
</span>    74    <span class="xdoc"> *
</span>    75    <span class="xdoc"> *  <b>@p(code)</b>
</span>    76    <span class="xdoc"> *
</span>    77    <span class="xdoc"> *    // For Cortex-A8
</span>    78    <span class="xdoc"> *    var Cache = xdc.useModule('ti.sysbios.family.arm.a8.Cache');
</span>    79    <span class="xdoc"> *    // For Cortex-A9
</span>    80    <span class="xdoc"> *    var Cache = xdc.useModule('ti.sysbios.family.arm.a9.Cache');
</span>    81    <span class="xdoc"> *
</span>    82    <span class="xdoc"> *    var Mmu = xdc.useModule('ti.sysbios.family.arm.a8.Mmu');
</span>    83    <span class="xdoc"> *
</span>    84    <span class="xdoc"> *    // Enable the cache
</span>    85    <span class="xdoc"> *    Cache.enableCache = true;
</span>    86    <span class="xdoc"> *
</span>    87    <span class="xdoc"> *    // Enable the MMU (Required for L1/L2 data caching)
</span>    88    <span class="xdoc"> *    Mmu.enableMMU = true;
</span>    89    <span class="xdoc"> *
</span>    90    <span class="xdoc"> *    // descriptor attribute structure for marking the memory region
</span>    91    <span class="xdoc"> *    // as normal cacheable memory (write-back and write-allocate)
</span>    92    <span class="xdoc"> *    var attrs = {
</span>    93    <span class="xdoc"> *        type: Mmu.FirstLevelDesc_SECTION,  // SECTION descriptor
</span>    94    <span class="xdoc"> *        tex: 0x1,
</span>    95    <span class="xdoc"> *        bufferable: true,                  // bufferable
</span>    96    <span class="xdoc"> *        cacheable: true,                   // cacheable
</span>    97    <span class="xdoc"> *    };
</span>    98    <span class="xdoc"> *
</span>    99    <span class="xdoc"> *    // Set the descriptor for each entry in the address range
</span>   100    <span class="xdoc"> *    for (var i=0x80000000; i &lt; 0x90000000; i = i + 0x00100000) {
</span>   101    <span class="xdoc"> *        // Each 'SECTION' descriptor entry spans a 1MB address range
</span>   102    <span class="xdoc"> *        Mmu.setFirstLevelDescMeta(i, i, attrs);
</span>   103    <span class="xdoc"> *    }
</span>   104    <span class="xdoc"> *
</span>   105    <span class="xdoc"> *    var memmap = Program.cpu.memoryMap;
</span>   106    <span class="xdoc"> *    var DDR = null;
</span>   107    <span class="xdoc"> *
</span>   108    <span class="xdoc"> *    // Find DDR in memory map
</span>   109    <span class="xdoc"> *    for (var i=0; i &lt; memmap.length; i++) {
</span>   110    <span class="xdoc"> *        if (memmap[i].name == "DDR") {
</span>   111    <span class="xdoc"> *            DDR = memmap[i];
</span>   112    <span class="xdoc"> *        }
</span>   113    <span class="xdoc"> *    }
</span>   114    <span class="xdoc"> *
</span>   115    <span class="xdoc"> *    // Place the MMU table in the DDR memory segment if it exists
</span>   116    <span class="xdoc"> *    if (DDR != null) {
</span>   117    <span class="xdoc"> *        var sectionName = "ti.sysbios.family.arm.a8.mmuTableSection";
</span>   118    <span class="xdoc"> *        Program.sectMap[sectionName] = new Program.SectionSpec();
</span>   119    <span class="xdoc"> *        Program.sectMap[sectionName].type = "NOLOAD"; // NOINIT for TI Tools
</span>   120    <span class="xdoc"> *        Program.sectMap[sectionName].loadSegment = "DDR";
</span>   121    <span class="xdoc"> *    }
</span>   122    <span class="xdoc"> *    else {
</span>   123    <span class="xdoc"> *        print("No DDR memory segment was found");
</span>   124    <span class="xdoc"> *    }
</span>   125    <span class="xdoc"> *
</span>   126    <span class="xdoc"> *  <b>@p</b>
</span>   127    <span class="xdoc"> *
</span>   128    <span class="xdoc"> *  The following example demonstrates how to add a peripheral's address
</span>   129    <span class="xdoc"> *  to the MMU table so that it can be accessed by code at runtime:
</span>   130    <span class="xdoc"> *
</span>   131    <span class="xdoc"> *  <b>@p(code)</b>
</span>   132    <span class="xdoc"> *    // For Cortex-A8
</span>   133    <span class="xdoc"> *    var Cache = xdc.useModule('ti.sysbios.family.arm.a8.Cache');
</span>   134    <span class="xdoc"> *    // For Cortex-A9
</span>   135    <span class="xdoc"> *    var Cache = xdc.useModule('ti.sysbios.family.arm.a9.Cache');
</span>   136    <span class="xdoc"> *
</span>   137    <span class="xdoc"> *    var Mmu = xdc.useModule('ti.sysbios.family.arm.a8.Mmu');
</span>   138    <span class="xdoc"> *
</span>   139    <span class="xdoc"> *    // Enable the cache
</span>   140    <span class="xdoc"> *    Cache.enableCache = true;
</span>   141    <span class="xdoc"> *
</span>   142    <span class="xdoc"> *    // Enable the MMU (Required for L1/L2 data caching)
</span>   143    <span class="xdoc"> *    Mmu.enableMMU = true;
</span>   144    <span class="xdoc"> *
</span>   145    <span class="xdoc"> *    // Force peripheral section to be NON cacheable strongly-ordered memory
</span>   146    <span class="xdoc"> *    var peripheralAttrs = {
</span>   147    <span class="xdoc"> *        type : Mmu.FirstLevelDesc_SECTION, // SECTION descriptor
</span>   148    <span class="xdoc"> *        tex: 0,
</span>   149    <span class="xdoc"> *        bufferable : false,                // bufferable
</span>   150    <span class="xdoc"> *        cacheable  : false,                // cacheable
</span>   151    <span class="xdoc"> *        shareable  : false,                // shareable
</span>   152    <span class="xdoc"> *        noexecute  : true,                 // not executable
</span>   153    <span class="xdoc"> *    };
</span>   154    <span class="xdoc"> *
</span>   155    <span class="xdoc"> *    // Define the base address of the 1 Meg page
</span>   156    <span class="xdoc"> *    // the peripheral resides in.
</span>   157    <span class="xdoc"> *    var peripheralBaseAddr = 0xa0400000;
</span>   158    <span class="xdoc"> *
</span>   159    <span class="xdoc"> *    // Configure the corresponding MMU page descriptor accordingly
</span>   160    <span class="xdoc"> *    Mmu.setFirstLevelDescMeta(peripheralBaseAddr,
</span>   161    <span class="xdoc"> *                              peripheralBaseAddr,
</span>   162    <span class="xdoc"> *                              peripheralAttrs);
</span>   163    <span class="xdoc"> *  <b>@p</b>
</span>   164    <span class="xdoc"> *
</span>   165    <span class="xdoc"> *  <b>@a(Memory region attributes)</b>
</span>   166    <span class="xdoc"> *  Memory regions can be configured as different memory types by setting
</span>   167    <span class="xdoc"> *  the {<b>@link</b> #FirstLevelDescAttrs bufferable},
</span>   168    <span class="xdoc"> *  {<b>@link</b> #FirstLevelDescAttrs cacheable} and {<b>@link</b> #FirstLevelDescAttrs tex}
</span>   169    <span class="xdoc"> *  (type extension) fields of the {<b>@link</b> #FirstLevelDescAttrs} structure
</span>   170    <span class="xdoc"> *  which is passed as an argument to {<b>@link</b> #setFirstLevelDesc}. The three
</span>   171    <span class="xdoc"> *  memory types supported by the hardware are "Normal" (cacheable), "Device"
</span>   172    <span class="xdoc"> *  and "Strongly-ordered" memory. "Device" and "Strongly-ordered" memory
</span>   173    <span class="xdoc"> *  types are recommended for mapping peripheral address space like
</span>   174    <span class="xdoc"> *  memory-mapped registers. These two types ensure that the memory accesses
</span>   175    <span class="xdoc"> *  to the peripheral memory are not performed speculatively, are not repeated
</span>   176    <span class="xdoc"> *  and are performed in order. The "Normal" memory type is recommended for
</span>   177    <span class="xdoc"> *  mapping memory regions storing application code and data.
</span>   178    <span class="xdoc"> *
</span>   179    <span class="xdoc"> *  Here are some common settings for the
</span>   180    <span class="xdoc"> *  {<b>@link</b> #FirstLevelDescAttrs bufferable},
</span>   181    <span class="xdoc"> *  {<b>@link</b> #FirstLevelDescAttrs cacheable} and {<b>@link</b> #FirstLevelDescAttrs tex}
</span>   182    <span class="xdoc"> *  fields to define different memory region types:
</span>   183    <span class="xdoc"> *
</span>   184    <span class="xdoc"> *  <b>@p(code)</b>
</span>   185    <span class="xdoc"> *  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
</span>   186    <span class="xdoc"> *  + Memory Type                             | bufferable | cacheable | tex +
</span>   187    <span class="xdoc"> *  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
</span>   188    <span class="xdoc"> *  + Shareable Strongly-ordered memory       |    false   |   false   |  0  +
</span>   189    <span class="xdoc"> *  +-----------------------------------------+------------+-----------+-----+
</span>   190    <span class="xdoc"> *  + Shareable Device memory                 |    true    |   false   |  0  +
</span>   191    <span class="xdoc"> *  +-----------------------------------------+------------+-----------+-----+
</span>   192    <span class="xdoc"> *  + Outer &amp; Inner Non-cacheable             |    false   |   false   |  1  +
</span>   193    <span class="xdoc"> *  +-----------------------------------------+------------+-----------+-----+
</span>   194    <span class="xdoc"> *  + Outer &amp; Inner Write-back Write-allocate |    true    |   true    |  1  +
</span>   195    <span class="xdoc"> *  + cacheable                               |            |           |     +
</span>   196    <span class="xdoc"> *  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
</span>   197    <span class="xdoc"> *  <b>@p</b>
</span>   198    <span class="xdoc"> *
</span>   199    <span class="xdoc"> *  For an exhaustive list of all different memory type settings and a
</span>   200    <span class="xdoc"> *  detailed explanation of the memory region attributes, please read the
</span>   201    <span class="xdoc"> *  'Short-descriptor translation table format' section of the ARM v7-AR
</span>   202    <span class="xdoc"> *  Architecture Reference Manual issue C.
</span>   203    <span class="xdoc"> *
</span>   204    <span class="xdoc"> *  Notes:
</span>   205    <span class="xdoc"> *  <b>@p(blist)</b>
</span>   206    <span class="xdoc"> *      -The 'Supersection' table descriptor is NOT supported.
</span>   207    <span class="xdoc"> *      -The 'not global' page descriptor setting is NOT supported.
</span>   208    <span class="xdoc"> *      -The 'non-secure' page descriptor setting is NOT supported.
</span>   209    <span class="xdoc"> *      -There are size and alignment requirements on the second
</span>   210    <span class="xdoc"> *       level descriptor tables depending on the page size.
</span>   211    <span class="xdoc"> *      -See the ARM Architecture Reference Manual for more info.
</span>   212    <span class="xdoc"> *  <b>@p</b>
</span>   213    <span class="xdoc"> *
</span>   214    <span class="xdoc"> */</span>
   215    
   216    @Template (<span class="string">"./Mmu.xdt"</span>) <span class="comment">/* generate function to init MMU page table */</span>
   217    @ModuleStartup          <span class="comment">/* call to initTableBuf() in startup */</span>
   218    @DirectCall
   219    
   220    <span class=key>module</span> Mmu
   221    {
   222        <span class=comment>// -------- ROV views --------</span>
   223    
   224        <span class="xdoc">/*! <b>@_nodoc</b> */</span>
   225        <span class=key>metaonly</span> <span class=key>struct</span> PageView {
   226            String      Type;
   227            String      Tex;
   228            Ptr         AddrVirtual;
   229            Ptr         AddrPhysical;
   230            Ptr         Level2TablePtr;
   231            Bool        Bufferable;
   232            Bool        Cacheable;
   233            Bool        Shareable;
   234            Bool        Noexecute;
   235            Bool        NotGlobal;
   236            String      L1DWritePolicy;
   237            UInt        IMP;
   238            UInt        Domain;
   239            String      Access;
   240        };
   241    
   242        @Facet
   243        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   244            ViewInfo.create({
   245                viewMap: [
   246                    [<span class="string">'0x0-0x7FFFFFFF'</span>, {
   247                        type: ViewInfo.MODULE_DATA,
   248                        viewInitFxn: <span class="string">'viewPages1'</span>,
   249                        structName: <span class="string">'PageView'</span>
   250                    }],
   251                    [<span class="string">'0x80000000-0x9FFFFFFF'</span>, {
   252                        type: ViewInfo.MODULE_DATA,
   253                        viewInitFxn: <span class="string">'viewPages2'</span>,
   254                        structName: <span class="string">'PageView'</span>
   255                    }],
   256                    [<span class="string">'0xA0000000-0xBFFFFFFF'</span>, {
   257                        type: ViewInfo.MODULE_DATA,
   258                        viewInitFxn: <span class="string">'viewPages3'</span>,
   259                        structName: <span class="string">'PageView'</span>
   260                    }],
   261                    [<span class="string">'0xC0000000-0xDFFFFFFF'</span>, {
   262                        type: ViewInfo.MODULE_DATA,
   263                        viewInitFxn: <span class="string">'viewPages4'</span>,
   264                        structName: <span class="string">'PageView'</span>
   265                    }],
   266                    [<span class="string">'0xE0000000-0xFFFFFFFF'</span>, {
   267                        type: ViewInfo.MODULE_DATA,
   268                        viewInitFxn: <span class="string">'viewPages5'</span>,
   269                        structName: <span class="string">'PageView'</span>
   270                    }]
   271               ]
   272           });
   273    
   274        <span class="xdoc">/*!
</span>   275    <span class="xdoc">     *  First Level descriptors
</span>   276    <span class="xdoc">     *
</span>   277    <span class="xdoc">     *  Different descriptor type encodings:
</span>   278    <span class="xdoc">     *  0b00    -&gt;  Invalid or Fault entry
</span>   279    <span class="xdoc">     *  0b01    -&gt;  Page table entry
</span>   280    <span class="xdoc">     *  0b10    -&gt;  Section descriptor
</span>   281    <span class="xdoc">     *  0b11    -&gt;  Reserved
</span>   282    <span class="xdoc">     */</span>
   283        <span class=key>enum</span> FirstLevelDesc {
   284            FirstLevelDesc_FAULT = 0,      <span class="xdoc">/*! Virtual address is unmapped     */</span>
   285            FirstLevelDesc_PAGE_TABLE = 1, <span class="xdoc">/*! Page table addr descriptor      */</span>
   286            FirstLevelDesc_SECTION = 2,    <span class="xdoc">/*! Section descriptor              */</span>
   287            FirstLevelDesc_RESERVED = 3    <span class="xdoc">/*! Reserved                        */</span>
   288        };
   289    
   290        <span class="xdoc">/*!
</span>   291    <span class="xdoc">     *  Structure for setting first level descriptor entries
</span>   292    <span class="xdoc">     *
</span>   293    <span class="xdoc">     *  The B (Bufferable), C (Cacheable), and TEX (Type extension) bits
</span>   294    <span class="xdoc">     *  in the translation table descriptor define the memory region
</span>   295    <span class="xdoc">     *  attributes.
</span>   296    <span class="xdoc">     *
</span>   297    <span class="xdoc">     *  See the 'Short-descriptor translation table format' section of the
</span>   298    <span class="xdoc">     *  ARM v7-AR Architecture Reference Manual issue C for more details.
</span>   299    <span class="xdoc">     */</span>
   300        <span class=key>struct</span> FirstLevelDescAttrs {
   301            FirstLevelDesc type;    <span class="xdoc">/*! first level descriptor type             */</span>
   302            Bool  bufferable;       <span class="xdoc">/*! is memory section bufferable            */</span>
   303            Bool  cacheable;        <span class="xdoc">/*! is memory section cacheable             */</span>
   304            Bool  shareable;        <span class="xdoc">/*! is memory section shareable             */</span>
   305            Bool  noexecute;        <span class="xdoc">/*! is memory section not executable        */</span>
   306            UInt8 imp;              <span class="xdoc">/*! implementation defined                  */</span>
   307            UInt8 domain;           <span class="xdoc">/*! domain access control value 0-15        */</span>
   308            UInt8 accPerm;          <span class="xdoc">/*! access permission bits value 0-7        */</span>
   309            UInt8 tex;              <span class="xdoc">/*! memory region attr type extension field */</span>
   310            Bool  notGlobal;        <span class="xdoc">/*! not global bit                          */</span>
   311        };
   312    
   313        <span class=comment>// Asserts</span>
   314    
   315        <span class="xdoc">/*!
</span>   316    <span class="xdoc">     *  ======== A_nullPointer ========
</span>   317    <span class="xdoc">     *  Assert raised when a pointer is null
</span>   318    <span class="xdoc">     */</span>
   319        <span class=key>config</span> Assert.Id A_nullPointer  = {
   320            msg: <span class="string">"A_nullPointer: Pointer is null"</span>
   321        };
   322    
   323        <span class="xdoc">/*!
</span>   324    <span class="xdoc">     *  ======== A_unknownDescType ========
</span>   325    <span class="xdoc">     *  Assert raised when the descriptor type is not recognized.
</span>   326    <span class="xdoc">     */</span>
   327        <span class=key>config</span> Assert.Id A_unknownDescType = {
   328            msg: <span class="string">"A_unknownDescType: Descriptor type is not recognized"</span>
   329        };
   330    
   331        <span class="xdoc">/*! default descriptor attributes structure */</span>
   332        <span class=key>config</span> FirstLevelDescAttrs defaultAttrs = {
   333            type: FirstLevelDesc_SECTION,   <span class="comment">/* SECTION descriptor */</span>
   334            bufferable: <span class=key>false</span>,              <span class="comment">/* false by default     */</span>
   335            cacheable: <span class=key>false</span>,               <span class="comment">/* false by default     */</span>
   336            shareable: <span class=key>false</span>,               <span class="comment">/* false by default */</span>
   337            noexecute: <span class=key>false</span>,               <span class="comment">/* false by default     */</span>
   338            imp: 1,                         <span class="comment">/* set to 1 for A8/A9 devices */</span>
   339            domain: 0,                      <span class="comment">/* default Domain is 0 */</span>
   340            accPerm: 3,                     <span class="comment">/* allow read/write */</span>
   341            tex: 1,                         <span class="comment">/* 1 by default */</span>
   342            notGlobal: <span class=key>false</span>                <span class="comment">/* global by default */</span>
   343        };
   344    
   345        <span class="xdoc">/*!
</span>   346    <span class="xdoc">     *  ======== enableMMU ========
</span>   347    <span class="xdoc">     *  Configuration parameter to enable MMU.
</span>   348    <span class="xdoc">     */</span>
   349        <span class=key>config</span> Bool enableMMU = <span class=key>true</span>;
   350    
   351        <span class="xdoc">/*!
</span>   352    <span class="xdoc">     *  ======== cachePlatformMemory ========
</span>   353    <span class="xdoc">     *  Flag to automatically mark platform's code/data/stack memory as
</span>   354    <span class="xdoc">     *  cacheable in MMU descriptor table
</span>   355    <span class="xdoc">     *
</span>   356    <span class="xdoc">     *  By default, all memory regions defined in the platform an
</span>   357    <span class="xdoc">     *  application is built with are marked as cacheable.
</span>   358    <span class="xdoc">     *
</span>   359    <span class="xdoc">     *  <b>@see</b> xdc.bld.Program#platform
</span>   360    <span class="xdoc">     *
</span>   361    <span class="xdoc">     *  If manual configuration of memory regions is required, set
</span>   362    <span class="xdoc">     *  this config parameter to 'false'.
</span>   363    <span class="xdoc">     */</span>
   364        <span class=key>metaonly</span> <span class=key>config</span> Bool cachePlatformMemory = <span class=key>true</span>;
   365    
   366        <span class="xdoc">/*!
</span>   367    <span class="xdoc">     *  ======== setFirstLevelDescMeta ========
</span>   368    <span class="xdoc">     *  Statically sets the descriptor for the virtual address.
</span>   369    <span class="xdoc">     *
</span>   370    <span class="xdoc">     *  The first level table entry for the virtual address is mapped
</span>   371    <span class="xdoc">     *  to the physical address with the attributes specified. The
</span>   372    <span class="xdoc">     *  descriptor table is effective when the MMU is enabled.
</span>   373    <span class="xdoc">     *
</span>   374    <span class="xdoc">     *  <b>@param(virtualAddr)</b>  The modified virtual address
</span>   375    <span class="xdoc">     *  <b>@param(phyAddr)</b>      The physical address
</span>   376    <span class="xdoc">     *  <b>@param(attrs)</b>        Pointer to first level descriptor attribute struct
</span>   377    <span class="xdoc">     */</span>
   378        <span class=key>metaonly</span> Void setFirstLevelDescMeta(Ptr virtualAddr, Ptr phyAddr,
   379                                            FirstLevelDescAttrs attrs);
   380    
   381        <span class="xdoc">/*!
</span>   382    <span class="xdoc">     *  ======== disable ========
</span>   383    <span class="xdoc">     *  Disables the MMU.
</span>   384    <span class="xdoc">     *
</span>   385    <span class="xdoc">     *  If the MMU is already disabled, then simply return.
</span>   386    <span class="xdoc">     *  Otherwise this function does the following:
</span>   387    <span class="xdoc">     *  If the L1 data cache is enabled, write back invalidate all
</span>   388    <span class="xdoc">     *  of L1 data cache.  If the L1 program cache is enabled,
</span>   389    <span class="xdoc">     *  invalidate all of L1 program cache. This function does not
</span>   390    <span class="xdoc">     *  change the cache L1 data/program settings.
</span>   391    <span class="xdoc">     */</span>
   392        Void disable();
   393    
   394        <span class="xdoc">/*!
</span>   395    <span class="xdoc">     *  ======== enable ========
</span>   396    <span class="xdoc">     *  Enables the MMU.
</span>   397    <span class="xdoc">     *
</span>   398    <span class="xdoc">     *  If the MMU is already enabled, then simply return.
</span>   399    <span class="xdoc">     *  Otherwise this function does the following:
</span>   400    <span class="xdoc">     *  If the L1 program cache is enabled, invalidate all of L1
</span>   401    <span class="xdoc">     *  program cache.  This function does not change the L1
</span>   402    <span class="xdoc">     *  data/program cache settings.
</span>   403    <span class="xdoc">     */</span>
   404        Void enable();
   405    
   406        <span class="xdoc">/*!
</span>   407    <span class="xdoc">     *  ======== initDescAttrs() ========
</span>   408    <span class="xdoc">     *  Initializes the first level descriptor attribute structure
</span>   409    <span class="xdoc">     *
</span>   410    <span class="xdoc">     *  <b>@param(attrs)</b>      Pointer to first level descriptor attribute struct
</span>   411    <span class="xdoc">     */</span>
   412        Void initDescAttrs(FirstLevelDescAttrs *attrs);
   413    
   414        <span class="xdoc">/*!
</span>   415    <span class="xdoc">     *  ======== isEnabled ========
</span>   416    <span class="xdoc">     *  Determines if the MMU is enabled
</span>   417    <span class="xdoc">     */</span>
   418        Bool isEnabled();
   419    
   420        <span class="xdoc">/*!
</span>   421    <span class="xdoc">     *  ======== setFirstLevelDesc ========
</span>   422    <span class="xdoc">     *  Sets the descriptor for the virtual address.
</span>   423    <span class="xdoc">     *
</span>   424    <span class="xdoc">     *  The first level table entry for the virtual address is mapped
</span>   425    <span class="xdoc">     *  to the physical address with the attributes specified. The
</span>   426    <span class="xdoc">     *  descriptor table is effective when the MMU is enabled.
</span>   427    <span class="xdoc">     *
</span>   428    <span class="xdoc">     *  <b>@param(virtualAddr)</b>  The modified virtual address
</span>   429    <span class="xdoc">     *  <b>@param(phyAddr)</b>      The physical address
</span>   430    <span class="xdoc">     *  <b>@param(attrs)</b>        Pointer to first level descriptor attribute struct
</span>   431    <span class="xdoc">     */</span>
   432        Void setFirstLevelDesc(Ptr virtualAddr, Ptr phyAddr,
   433                               FirstLevelDescAttrs *attrs);
   434    
   435        <span class="xdoc">/*!
</span>   436    <span class="xdoc">     *  ======== getPhysicalAddr ========
</span>   437    <span class="xdoc">     *  Returns the translated physical address for the given virtual address.
</span>   438    <span class="xdoc">     *  If the virtual address cannot be translated i.e. the virtual address
</span>   439    <span class="xdoc">     *  would generate a fault if translated, ~(0) is returned.
</span>   440    <span class="xdoc">     *
</span>   441    <span class="xdoc">     *  <b>@param(virtualAddr)</b>  virtual address
</span>   442    <span class="xdoc">     *  <b>@b(returns)</b>          translated physical address
</span>   443    <span class="xdoc">     */</span>
   444        Ptr getPhysicalAddr(Ptr virtualAddr);
   445    
   446        <span class="xdoc">/*!
</span>   447    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   448    <span class="xdoc">     *  ======== getMmuTableAddr ========
</span>   449    <span class="xdoc">     *  Returns the MMU table base address
</span>   450    <span class="xdoc">     *
</span>   451    <span class="xdoc">     *  <b>@b(returns)</b>          MMU table base address
</span>   452    <span class="xdoc">     */</span>
   453        Ptr getMmuTableAddr();
   454    
   455        <span class="xdoc">/*!
</span>   456    <span class="xdoc">     *  ======== getDomainAccessCtrlReg ========
</span>   457    <span class="xdoc">     *  Returns the domain access control register value (DACR)
</span>   458    <span class="xdoc">     *
</span>   459    <span class="xdoc">     *  <b>@b(returns)</b>          Domain Access Ctrl Register value
</span>   460    <span class="xdoc">     */</span>
   461        UInt32 getDomainAccessCtrlReg();
   462    
   463        <span class="xdoc">/*!
</span>   464    <span class="xdoc">     *  ======== setDomainAccessCtrlReg ========
</span>   465    <span class="xdoc">     *  Write the passed argument to domain access control register (DACR)
</span>   466    <span class="xdoc">     *
</span>   467    <span class="xdoc">     *  The domain access control register has 16 2-bit fields to control
</span>   468    <span class="xdoc">     *  the access permissions of each domain.
</span>   469    <span class="xdoc">     *
</span>   470    <span class="xdoc">     *  <b>@p(code)</b>
</span>   471    <span class="xdoc">     *         |31 30|29 28|27 26|25 24|23 22| ... |7   6|5   4|3   2|1   0|
</span>   472    <span class="xdoc">     *          -----------------------------------------------------------
</span>   473    <span class="xdoc">     *  Domain | D15 | D14 | D13 | D12 | D11 | ... | D3  | D2  | D1  |  D0 |
</span>   474    <span class="xdoc">     *          -----------------------------------------------------------
</span>   475    <span class="xdoc">     *
</span>   476    <span class="xdoc">     *  Possible domain access permission value for each field:
</span>   477    <span class="xdoc">     *  0b00   No access. Any domain access will generate a fault.
</span>   478    <span class="xdoc">     *  0b01   Accesses are checked against translation table permission bits.
</span>   479    <span class="xdoc">     *  0b11   No access permission checking is performed for this domain.
</span>   480    <span class="xdoc">     *  <b>@p</b>
</span>   481    <span class="xdoc">     *
</span>   482    <span class="xdoc">     *  <b>@param(regVal)</b>       Contents to be written to DACR register
</span>   483    <span class="xdoc">     */</span>
   484        Void setDomainAccessCtrlReg(UInt32 regVal);
   485    
   486        <span class="xdoc">/*!
</span>   487    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   488    <span class="xdoc">     *  ======== switchContext ========
</span>   489    <span class="xdoc">     *  Switches the ASID and changes the MMU table base address
</span>   490    <span class="xdoc">     *
</span>   491    <span class="xdoc">     *  Note: This function does not validate the mmuTable pointer
</span>   492    <span class="xdoc">     *
</span>   493    <span class="xdoc">     *  <b>@param(asid)</b>        ASID to switch to
</span>   494    <span class="xdoc">     *  <b>@param(mmuTable)</b>    MMU table base address to switch to
</span>   495    <span class="xdoc">     */</span>
   496        Void switchContext(UInt8 asid, Ptr mmuTable);
   497    
   498        <span class="xdoc">/*!
</span>   499    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   500    <span class="xdoc">     *  ======== getAsid ========
</span>   501    <span class="xdoc">     *  Returns the current ASID
</span>   502    <span class="xdoc">     *
</span>   503    <span class="xdoc">     *  <b>@b(returns)</b>         Current ASID
</span>   504    <span class="xdoc">     */</span>
   505        UInt8 getAsid();
   506    
   507        <span class="xdoc">/*!
</span>   508    <span class="xdoc">     *  ======== tlbInvAll ========
</span>   509    <span class="xdoc">     *  Invalidate entire TLB (both data and instruction)
</span>   510    <span class="xdoc">     */</span>
   511        Void tlbInvAll();
   512    
   513    <span class=key>internal</span>:
   514    
   515        <span class="xdoc">/*! static array to hold first level dscriptor table */</span>
   516        <span class=key>metaonly</span> <span class=key>config</span> UInt32 tableBuf[];
   517    
   518        <span class="xdoc">/*!
</span>   519    <span class="xdoc">     *  ======== init ========
</span>   520    <span class="xdoc">     *  initialize mmu registers
</span>   521    <span class="xdoc">     */</span>
   522        Void init();
   523    
   524        <span class="xdoc">/*!
</span>   525    <span class="xdoc">     *  ======== enableAsm ========
</span>   526    <span class="xdoc">     *  Assembly function to enable the MMU.
</span>   527    <span class="xdoc">     */</span>
   528        Void enableAsm();
   529    
   530        <span class="xdoc">/*!
</span>   531    <span class="xdoc">     *  ======== disableAsm ========
</span>   532    <span class="xdoc">     *  Assembly function to disable the MMU.
</span>   533    <span class="xdoc">     */</span>
   534        Void disableAsm();
   535    
   536        <span class="xdoc">/*! function generated to initialize first level descriptor table */</span>
   537        Void initTableBuf(UInt32 *mmuTableBuf);
   538    
   539        <span class="xdoc">/*!
</span>   540    <span class="xdoc">     *  ======== getPhysicalAddrI ========
</span>   541    <span class="xdoc">     *  Returns the translated physical address for the given virtual address.
</span>   542    <span class="xdoc">     *  If the virtual address cannot be translated i.e. the virtual address
</span>   543    <span class="xdoc">     *  would generate a fault if translated, ~(0) is returned.
</span>   544    <span class="xdoc">     */</span>
   545        Ptr getPhysicalAddrI(Ptr virtualAddr);
   546    
   547        <span class="xdoc">/*! Module state */</span>
   548        <span class=key>struct</span> Module_State {
   549            UInt32 tableBuf[];      <span class="xdoc">/*! 16KB array for first-level descriptors */</span>
   550        }
   551    }
</pre>
</body></html>
