| EXEC       | op           |   isvec |   fp |   barrier | bran   |   simtSTK |   simtop | csr   |   rever | selalu3   | selalu2   | selalu1   | selimm   | memwhb   | alufn       |   mul | memcmd   |   mem_un |   fence |   sfu |   wvd |   rdmask |   wrtmask |   wxd |   tc |   dismask |   X |   X |
|:-----------|:-------------|--------:|-----:|----------:|:-------|----------:|---------:|:------|--------:|:----------|:----------|:----------|:---------|:---------|:------------|------:|:---------|---------:|--------:|------:|------:|---------:|----------:|------:|-----:|----------:|----:|----:|
| CSR        | CSRRC        |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_C |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| CSR        | CSRRCI       |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_C |       0 | A3_X      | A2_X      | A1_IMM    | IMM_Z    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| CSR        | CSRRS        |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_S |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| CSR        | CSRRSI       |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_S |       0 | A3_X      | A2_X      | A1_IMM    | IMM_Z    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| CSR        | CSRRW        |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_W |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| CSR        | CSRRWI       |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_W |       0 | A3_X      | A2_X      | A1_IMM    | IMM_Z    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| CSR        | VSETIVLI     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_S |       0 | A3_X      | A2_X      | A1_IMM    | IMM_Z    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         1 |   0 |   0 |
| CSR        | VSETVL       |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_S |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         1 |   0 |   0 |
| CSR        | VSETVLI      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_S |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         1 |   0 |   0 |
| LSU        | LB           |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_B    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| LSU        | LBU          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_B    | FN_ADD      |     0 | M_XRD    |        1 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| LSU        | LH           |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_H    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| LSU        | LHU          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_H    | FN_ADD      |     0 | M_XRD    |        1 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| LSU        | LW           |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_W    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| LSU        | SB           |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_RS1    | IMM_S    | MEM_B    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | SH           |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_RS1    | IMM_S    | MEM_H    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | SW           |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_RS1    | IMM_S    | MEM_W    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | VLB12_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_VRS1   | IMM_I    | MEM_B    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLBU12_V     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_VRS1   | IMM_I    | MEM_B    | FN_ADD      |     0 | M_XRD    |        1 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLBU_V       |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_L11  | MEM_B    | FN_ADD      |     0 | M_XRD    |        1 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLB_V        |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_L11  | MEM_B    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLE32_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_W    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | VLH12_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_VRS1   | IMM_I    | MEM_H    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLHU12_V     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_VRS1   | IMM_I    | MEM_H    | FN_ADD      |     0 | M_XRD    |        1 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLHU_V       |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_L11  | MEM_H    | FN_ADD      |     0 | M_XRD    |        1 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLH_V        |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_L11  | MEM_H    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLOXEI32_V   |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_W    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | VLSE32_V     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_W    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | VLW12_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_VRS1   | IMM_I    | MEM_W    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VLW_V        |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_L11  | MEM_W    | FN_ADD      |     0 | M_XRD    |        0 |       0 |     0 |     1 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VSB12_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_VRS1   | IMM_S    | MEM_B    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VSB_V        |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_RS1    | IMM_S11  | MEM_B    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VSE32_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_X      | A1_RS1    | IMM_X    | MEM_W    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | VSH12_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_VRS1   | IMM_S    | MEM_H    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VSH_V        |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_RS1    | IMM_S11  | MEM_H    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VSOXEI32_V   |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_VRS2   | A1_RS1    | IMM_X    | MEM_W    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | VSSE32_V     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_RS2    | A1_RS1    | IMM_X    | MEM_W    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| LSU        | VSW12_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_VRS1   | IMM_S    | MEM_W    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| LSU        | VSW_V        |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_SD     | A2_IMM    | A1_RS1    | IMM_S11  | MEM_W    | FN_ADD      |     0 | M_XWR    |        0 |       0 |     0 |     0 |        1 |         0 |     0 |    0 |         1 |   0 |   0 |
| MUL        | MUL          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_MUL      |     1 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| MUL        | MULH         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_MULH     |     1 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| MUL        | MULHSU       |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_MULHSU   |     1 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| MUL        | MULHU        |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_MULHU    |     1 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| MUL        | VMACC_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MACC     |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMACC_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MACC     |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMADD_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MADD     |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMADD_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MADD     |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMULHSU_VV   |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MULHSU   |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMULHSU_VX   |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MULHSU   |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMULHU_VV    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MULHU    |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMULHU_VX    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MULHU    |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMULH_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MULH     |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMULH_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MULH     |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMUL_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MUL      |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VMUL_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MUL      |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VNMSAC_VV    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_NMSAC    |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VNMSAC_VX    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_NMSAC    |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VNMSUB_VV    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_NMSUB    |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| MUL        | VNMSUB_VX    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_NMSUB    |     1 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SALU       | ADD          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | ADDI         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | AND          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_AND      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | ANDI         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_X    | FN_AND      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | AUIPC        |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_PC     | IMM_U    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | BEQ          |       0 |    0 |         0 | B_B    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_RS2    | A1_RS1    | IMM_B    | MEM_X    | FN_SEQ      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SALU       | BGE          |       0 |    0 |         0 | B_B    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_RS2    | A1_RS1    | IMM_B    | MEM_X    | FN_SGE      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SALU       | BGEU         |       0 |    0 |         0 | B_B    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_RS2    | A1_RS1    | IMM_B    | MEM_X    | FN_SGEU     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SALU       | BLT          |       0 |    0 |         0 | B_B    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_RS2    | A1_RS1    | IMM_B    | MEM_X    | FN_SLT      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SALU       | BLTU         |       0 |    0 |         0 | B_B    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_RS2    | A1_RS1    | IMM_B    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SALU       | BNE          |       0 |    0 |         0 | B_B    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_RS2    | A1_RS1    | IMM_B    | MEM_X    | FN_SNE      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SALU       | FENCE        |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_X      | IMM_I    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       1 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | JAL          |       0 |    0 |         0 | B_J    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_SIZE   | A1_PC     | IMM_J    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | JALR         |       0 |    0 |         0 | B_R    |         0 |        0 | CSR_N |       0 | A3_PC     | A2_SIZE   | A1_PC     | IMM_I    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | LUI          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_X      | IMM_U    | MEM_X    | FN_A1ZERO   |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | OR           |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_OR       |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | ORI          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_X    | FN_OR       |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SLL          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_SL       |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SLLI         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_2    | MEM_X    | FN_SL       |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SLT          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_SLT      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SLTI         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_X    | FN_SLT      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SLTIU        |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SLTU         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SRA          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_SRA      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SRAI         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_2    | MEM_X    | FN_SRA      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SRL          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_SR       |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SRLI         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_2    | MEM_X    | FN_SR       |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | SUB          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_SUB      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | VMV_X_S      |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | XOR          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_XOR      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SALU       | XORI         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_IMM    | A1_RS1    | IMM_I    | MEM_X    | FN_XOR      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SFU        | DIV          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_DIV      |     0 | M_X      |        0 |       0 |     1 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SFU        | DIVU         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_DIVU     |     0 | M_X      |        0 |       0 |     1 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SFU        | FDIV_S       |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FDIV     |     0 | M_X      |        0 |       0 |     1 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SFU        | FSQRT_S      |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_FSQRT    |     0 | M_X      |        0 |       0 |     1 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SFU        | REM          |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_REM      |     0 | M_X      |        0 |       0 |     1 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SFU        | REMU         |       0 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_REMU     |     0 | M_X      |        0 |       0 |     1 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| SFU        | VDIVU_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_DIVU     |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VDIVU_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_DIVU     |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VDIV_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_DIV      |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VDIV_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_DIV      |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VFDIV_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FDIV     |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VFDIV_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FDIV     |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VFEXP_V      |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_X      | IMM_X    | MEM_X    | FN_EXP      |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VFRDIV_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FDIV     |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VFSQRT_V     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_X      | IMM_X    | MEM_X    | FN_FSQRT    |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VREMU_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_REMU     |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VREMU_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_REMU     |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VREM_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_REM      |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SFU        | VREM_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_REM      |     0 | M_X      |        0 |       0 |     1 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| SIMTSTK    | JOIN         |       1 |    0 |         0 | B_B    |         1 |        1 | CSR_N |       0 | A3_PC     | A2_X      | A1_X      | IMM_B    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| TC         | VFTTA_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_TTF      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    1 |         0 |   0 |   0 |
| VALU       | VADD12_VI    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_IMM    | A1_VRS1   | IMM_I    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VADD_VI      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VADD_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VADD_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VAND_VI      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_AND      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VAND_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_AND      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VAND_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_AND      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VBEQ         |       1 |    0 |         0 | B_B    |         1 |        0 | CSR_N |       1 | A3_PC     | A2_VRS2   | A1_VRS1   | IMM_B    | MEM_X    | FN_SEQ      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VBGE         |       1 |    0 |         0 | B_B    |         1 |        0 | CSR_N |       1 | A3_PC     | A2_VRS2   | A1_VRS1   | IMM_B    | MEM_X    | FN_SGE      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VBGEU        |       1 |    0 |         0 | B_B    |         1 |        0 | CSR_N |       1 | A3_PC     | A2_VRS2   | A1_VRS1   | IMM_B    | MEM_X    | FN_SGEU     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VBLT         |       1 |    0 |         0 | B_B    |         1 |        0 | CSR_N |       1 | A3_PC     | A2_VRS2   | A1_VRS1   | IMM_B    | MEM_X    | FN_SLT      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VBLTU        |       1 |    0 |         0 | B_B    |         1 |        0 | CSR_N |       1 | A3_PC     | A2_VRS2   | A1_VRS1   | IMM_B    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VBNE         |       1 |    0 |         0 | B_B    |         1 |        0 | CSR_N |       1 | A3_PC     | A2_VRS2   | A1_VRS1   | IMM_B    | MEM_X    | FN_SNE      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VFMV_V_F     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VID_V        |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_X      | IMM_X    | MEM_X    | FN_VID      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMANDN_MM    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VMANDNOT |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMAND_MM     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_AND      |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMAXU_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MAXU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMAXU_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MAXU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMAX_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MAX      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMAX_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MAX      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMERGE_VIM   |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_VMERGE   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMERGE_VVM   |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VMERGE   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMERGE_VXM   |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_VMERGE   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMINU_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MINU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMINU_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MINU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMIN_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_MIN      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMIN_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_MIN      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMNAND_MM    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VMNAND   |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMNOR_MM     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VMNOR    |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMORN_MM     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VMORNOT  |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMOR_MM      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_OR       |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSEQ_VI     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SEQ      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSEQ_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SEQ      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSEQ_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SEQ      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSGTU_VI    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_Z    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSGTU_VX    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSGT_VI     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSGT_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLEU_VI    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_Z    | MEM_X    | FN_SGEU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLEU_VV    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SGEU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLEU_VX    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SGEU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLE_VI     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SGE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLE_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SGE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLE_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SGE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLTU_VV    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLTU_VX    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SLTU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLT_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SLT      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSLT_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SLT      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSNE_VI     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SNE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSNE_VV     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SNE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMSNE_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SNE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMV_V_I      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_IMM    | IMM_V    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMV_V_V      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_VRS1   | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMV_V_X      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMXNOR_MM    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VMXNOR   |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VMXOR_MM     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_XOR      |     0 | M_X      |        0 |       0 |     0 |     1 |        1 |         1 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VOR_VI       |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_OR       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VOR_VV       |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_OR       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VOR_VX       |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_OR       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VRSUB_VI     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SUB      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VRSUB_VX     |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SUB      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSLL_VI      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SL       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSLL_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SL       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSLL_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SL       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSRA_VI      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SRA      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSRA_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SRA      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSRA_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SRA      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSRL_VI      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_SR       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSRL_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SR       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSRL_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SR       |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSUB12_VI    |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_IMM    | A1_VRS1   | IMM_I    | MEM_X    | FN_SUB      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         1 |   0 |   0 |
| VALU       | VSUB_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_SUB      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VSUB_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_SUB      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VXOR_VI      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_IMM    | IMM_V    | MEM_X    | FN_XOR      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VXOR_VV      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_XOR      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VALU       | VXOR_VX      |       1 |    0 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_XOR      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | FADD_S       |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FADD     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FCLASS_S     |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_FCLASS   |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FCVT_S_W     |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_I2F      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FCVT_S_WU    |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_IU2F     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FCVT_WU_S    |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_F2IU     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FCVT_W_S     |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_RS1    | IMM_X    | MEM_X    | FN_F2I      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FEQ_S        |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FEQ      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FLE_S        |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FLE      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FLT_S        |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FLT      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FMADD_S      |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_FRS3   | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FMADD    |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FMAX_S       |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FMAX     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FMIN_S       |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FMIN     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FMSUB_S      |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_FRS3   | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FMSUB    |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FMUL_S       |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FMUL     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FNMADD_S     |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_FRS3   | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FNMADD   |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FNMSUB_S     |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_FRS3   | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FNMSUB   |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FSGNJN_S     |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJN   |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FSGNJX_S     |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJX   |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FSGNJ_S      |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJ    |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FSGNJ_S      |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJ    |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | FSUB_S       |       0 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_RS2    | A1_RS1    | IMM_X    | MEM_X    | FN_FSUB     |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     1 |    0 |         0 |   0 |   0 |
| VFPU       | VFADD_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FADD     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFADD_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FADD     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFCLASS_V    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_X      | IMM_X    | MEM_X    | FN_FCLASS   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFCVT_F_XU_V |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_X      | IMM_X    | MEM_X    | FN_IU2F     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFCVT_F_X_V  |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_X      | IMM_X    | MEM_X    | FN_I2F      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFCVT_XU_F_V |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_X      | IMM_X    | MEM_X    | FN_F2IU     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFCVT_X_F_V  |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_X      | IMM_X    | MEM_X    | FN_F2I      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMACC_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FMADD    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMACC_VV    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FMADD    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMADD_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_VFMADD   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMADD_VV    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VFMADD   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMAX_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FMAX     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMAX_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FMAX     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMIN_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FMIN     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMIN_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FMIN     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMSAC_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FMSUB    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMSAC_VV    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FMSUB    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMSUB_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_VFMSUB   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMSUB_VV    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VFMSUB   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMUL_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FMUL     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFMUL_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FMUL     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMACC_VF   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FNMADD   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMACC_VV   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FNMADD   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMADD_VF   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_VFNMADD  |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMADD_VV   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VFNMADD  |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMSAC_VF   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FNMSUB   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMSAC_VV   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FNMSUB   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMSUB_VF   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_VFNMSUB  |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFNMSUB_VV   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_VRS3   | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_VFNMSUB  |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFRSUB_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FSUB     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJN_VF   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJN   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJN_VV   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FSGNJN   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJX_VF   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJX   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJX_VV   |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FSGNJX   |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJ_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJ    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJ_VF    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FSGNJ    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJ_VV    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FSGNJ    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSGNJ_VV    |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FSGNJ    |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSUB_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FSUB     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VFSUB_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FSUB     |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFEQ_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FEQ      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFEQ_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FEQ      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFGE_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FLE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFGT_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FLT      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFLE_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FLE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFLE_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FLE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFLT_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FLT      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFLT_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       1 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FLT      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFNE_VF     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_RS1    | IMM_X    | MEM_X    | FN_FNE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| VFPU       | VMFNE_VV     |       1 |    1 |         0 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_VRS2   | A1_VRS1   | IMM_X    | MEM_X    | FN_FNE      |     0 | M_X      |        0 |       0 |     0 |     1 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| WPSCHEDLER | BARRIER      |       0 |    0 |         1 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_IMM    | IMM_Z    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| WPSCHEDLER | BARRIERSUB   |       0 |    0 |         1 | B_N    |         0 |        0 | CSR_N |       0 | A3_X      | A2_X      | A1_IMM    | IMM_Z    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |
| WPSCHEDLER | ENDPRG       |       0 |    0 |         1 | B_N    |         0 |        1 | CSR_N |       0 | A3_X      | A2_X      | A1_X      | IMM_X    | MEM_X    | FN_ADD      |     0 | M_X      |        0 |       0 |     0 |     0 |        0 |         0 |     0 |    0 |         0 |   0 |   0 |