<annotationInfo>
<annotationInfo>
<item  id="30" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="41" name="tmp_s" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="tmp_s_fu_97_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="33" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="59" name="tmp3" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="tmp3_fu_103_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="34" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="59" name="tmp4" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="tmp4_fu_107_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="35" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="59" name="KER_bound" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="KER_bound_fu_120_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="39" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="65" name="exitcond" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="exitcond_fu_124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="40" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="65" name="i_1" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="i_1_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="53" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="44" name="tmp1" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="tmp1_fu_111_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="54" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="44" name="tmp2" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="tmp2_fu_116_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="55" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="44" name="IFM_bound" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="IFM_bound_fu_135_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="59" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="50" name="exitcond6" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="exitcond6_fu_139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="60" filename="LeNet_wrapper/../hw_library/axi_dma_slave.h" linenumber="50" name="i_11" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="i_11_fu_144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="113" name="inputBuf_V" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="inputBuf_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="23" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="104" name="tmp_s" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_s_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="26" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="193" name="tmp4" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp4_fu_255_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="27" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="193" name="tmp5" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp5_fu_259_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="28" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="193" name="KER_bound" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="KER_bound_fu_288_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="32" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="199" name="exitcond" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="exitcond_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="33" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="199" name="i_5" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="i_5_fu_297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="54" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_68" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_68_fu_268_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="65" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="exitcond1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="exitcond1_fu_303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="66" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="i_6" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="i_6_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="73" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="133" name="tmp_70" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_70_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="78" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_72" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_72_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="79" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_81" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_81_fu_339_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="80" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_73" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_73_fu_347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="81" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_74" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_74_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="82" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp1_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="83" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="or_cond2" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="or_cond2_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="87" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_82" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_82_fu_557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="93" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_75" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_75_fu_562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="96" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="151" name="inp_2" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="inp_2_fu_377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="97" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="152" name="inp_j_2" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="inp_j_2_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="98" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="153" name="tmp_76" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_76_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="99" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="155" name="inp_i_1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="inp_i_1_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="100" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="tmp_77" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_77_fu_402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="101" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="p_s" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="p_s_fu_408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="102" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="153" name="inp_i_2" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="inp_i_2_fu_416_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="103" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="152" name="inp_j_1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="inp_j_1_fu_424_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="109" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="161" name="tmp_78" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_78_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="120" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp3" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp3_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="121" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_79" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_79_fu_588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="122" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_80" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_80_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="125" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="inElem_V" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="inElem_V_fu_597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="127" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="170" name="kx_1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="kx_1_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="128" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="171" name="tmp_83" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_83_fu_472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="134" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="173" name="ky_1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="ky_1_fu_483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="135" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="174" name="tmp_84" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_84_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="143" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="176" name="ox_1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="ox_1_fu_503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="144" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="177" name="tmp_85" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_85_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="153" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="179" name="oy_1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="oy_1_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="154" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="180" name="tmp_86" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="tmp_86_fu_529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="155" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="180" name="p_inp_1" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="p_inp_1_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="156" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="180" name="p_2" contextFuncName="SCIG&lt;5, 1, 28, 20, 24, 0&gt;" moduleName="SCIG.1" rtlName="p_2_fu_544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="52" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="74" name="tmp_s" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_s_fu_1577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="57" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="97" name="tmp_48" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_48_fu_1590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="60" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="147" name="tmp2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp2_fu_1595_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="61" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="147" name="tmp3" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp3_fu_1599_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="62" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="147" name="KER_bound" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="KER_bound_fu_1617_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="66" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="151" name="exitcond" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="exitcond_fu_1621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="67" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="151" name="i_3" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="i_3_fu_1626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="82" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="98" name="exitcond8" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="exitcond8_fu_1632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="83" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="98" name="num_imag_2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="num_imag_2_fu_1637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="87" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="100" name="A_COL_ITER" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="A_COL_ITER_fu_1647_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="92" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="104" name="iter_cast" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="iter_cast_fu_1658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="93" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="104" name="tmp_53" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_53_fu_1662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="94" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="104" name="iter_2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="iter_2_fu_1667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="100" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="107" name="tmp_54" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_54_fu_1673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="102" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="107" name="j_6" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="j_6_fu_1679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="105" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="107" name="j2_cast" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="j2_cast_fu_1685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="109" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="tmp_57" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_57_fu_1693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="192" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="112" name="tmp_74" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_74_fu_1699_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="280" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="123" name="exitcond9" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="exitcond9_fu_1728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="281" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="123" name="ib_2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="ib_2_fu_1733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="285" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_58" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_58_fu_1739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="317" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="128" name="exitcond3" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="exitcond3_fu_1768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="319" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="128" name="indvars_iv_next" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="indvars_iv_next_fu_1774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="348" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_65" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="lenet_mux_255_8_1_1_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="375" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_66" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="lenet_mux_255_8_1_1_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="377" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="lenet_mac_muladd_Zio_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="378" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_96_cast" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="lenet_mac_muladd_Zio_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="379" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="sum_V" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="lenet_mac_muladd_Zio_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="380" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="128" name="id_2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="id_2_fu_1780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="384" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_75" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_75_fu_1920_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="385" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_neg" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="p_neg_fu_1786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="386" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_61" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_61_reg_2425" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="387" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_62" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_62_fu_1928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="388" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_lshr_cast" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="p_lshr_cast_fu_1931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="389" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_neg_t" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="p_neg_t_fu_1935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="390" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_63" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_63_fu_1941_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="391" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_64" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_64_fu_1951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="392" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_lshr_f_cast" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="p_lshr_f_cast_fu_1955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="393" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="output_data" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="output_data_fu_1959_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="394" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_V_81" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_V_81_fu_1967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="408" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="77" name="tmp1" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp1_fu_1608_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="409" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="77" name="tmp_47" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_47_fu_1972_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="417" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="80" name="i_cast" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="i_cast_fu_1982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="418" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_49" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_49_fu_1986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="423" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="80" name="i_4" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="i_4_fu_2003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="424" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="tmp_68" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_68_fu_2009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="425" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="j_mid2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="j_mid2_fu_2015_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="426" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="80" name="i_cast_mid1" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="i_cast_mid1_fu_2023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="427" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_54_mid2_v" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_54_mid2_v_fu_2027_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="428" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_54_mid2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_54_mid2_fu_2069_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="429" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_55_mid1" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_55_mid1_fu_2035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="430" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_55_mid2" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_55_mid2_fu_2040_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="431" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="j_cast" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="j_cast_fu_2048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="434" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_52" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_52_fu_2052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="435" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="or_cond" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="or_cond_fu_2057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="543" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_73" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="tmp_73_fu_2122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="650" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="j_5" contextFuncName="SMM&lt;1, 25, 20&gt;" moduleName="SMM&lt;1u, 25u, 20u&gt;" rtlName="j_5_fu_2063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="124" name="buf" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="8" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="126" name="acc" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="acc_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="25" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="113" name="tmp_s" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_s_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="39" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_17" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_17_fu_653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="41" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="j_2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="j_2_fu_659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="44" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_30" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_30_fu_665_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="45" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_31" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_31_fu_673_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="46" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="p_shl1_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="p_shl1_cast_fu_681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="47" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_32" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_32_fu_685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="48" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_34_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_34_cast_fu_691_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="50" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_33" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_33_fu_702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="51" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_35_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_35_cast_fu_707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="53" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_34" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_34_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="54" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_36_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_36_cast_fu_717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="56" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_35" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_35_fu_722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="57" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_37_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_37_cast_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="59" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_36" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_36_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="60" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_38_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_38_cast_fu_737_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="62" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_37" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_37_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="63" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_39_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_39_cast_fu_747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="65" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_38" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_38_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="66" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_40_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_40_cast_fu_757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="68" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_39" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_39_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="69" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_41_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_41_cast_fu_767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="71" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_40" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_40_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="72" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_42_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_42_cast_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="74" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_41" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_41_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="75" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_43_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_43_cast_fu_787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="77" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_42" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_42_fu_792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="78" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_44_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_44_cast_fu_797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="80" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_43" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_43_fu_802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="81" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_45_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_45_cast_fu_807_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="137" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="142" name="tmp_18" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_18_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="140" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="195" name="tmp1" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp1_fu_812_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="141" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="195" name="tmp2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp2_fu_816_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="142" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="195" name="KER_bound" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="KER_bound_fu_873_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="146" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="199" name="exitcond" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond_fu_877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="147" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="199" name="i" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="i_fu_882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="160" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="tmp_9" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_9_reg_1211" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="161" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="92" name="tmp_44" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_44_fu_834_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="162" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="tmp_45" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_45_fu_842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="163" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="cast9" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="cast9_fu_850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="164" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="92" name="cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="bound3_fu_858_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="165" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="bound3" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="bound3_fu_858_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="166" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="76" name="cast2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="bound5_fu_867_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="167" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="76" name="bound5" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="bound5_fu_867_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="171" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="76" name="exitcond_flatten3" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond_flatten3_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="179" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="exitcond_flatten8" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond_flatten8_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="183" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="147" name="exitcond4" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond4_fu_910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="184" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="147" name="xp_mid2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="xp_mid2_fu_915_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="189" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="92" name="exitcond_flatten" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond_flatten_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="193" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="150" name="exitcond6" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond6_fu_934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="194" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="150" name="ch_mid2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="ch_mid2_fu_940_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="198" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="153" name="tmp_23" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_23_fu_948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="201" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="153" name="tmp_24" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_24_fu_957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="202" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="153" name="acc_load_2_valIn_V" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="acc_load_2_valIn_V_fu_963_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="205" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="150" name="ch_3" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="ch_3_fu_952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="208" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="tmp_51" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_51_fu_972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="212" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="tmp_25" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_25_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="214" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="ch_4" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="ch_4_fu_981_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="219" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_27" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_27_fu_987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="220" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="tmp_52" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_52_fu_992_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="221" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="tmp_53" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_53_fu_1000_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="222" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="p_shl5_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="p_shl5_cast_fu_1008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="223" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_54" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_54_fu_1012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="224" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_55" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_55_fu_1018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="225" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_56_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_56_cast_fu_1023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="230" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_28" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_28_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="231" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_29" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_29_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="237" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="147" name="xp_2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="xp_2_fu_1043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="245" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="exitcond_flatten4" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond_flatten4_fu_1048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="249" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="172" name="outpix_2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="outpix_2_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="250" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="exitcond5" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="exitcond5_fu_1065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="251" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="outch_mid2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="outch_mid2_fu_1071_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="252" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_22_mid2_v" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_22_mid2_v_fu_1079_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="253" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="tmp_46" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_46_fu_1087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="256" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_20" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_20_fu_1091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="257" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="tmp_47" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_47_fu_1096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="258" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="p_shl2_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="p_shl2_cast_fu_1100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="259" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="tmp_48" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_48_fu_1108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="260" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="p_shl3_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="p_shl3_cast_fu_1112_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="261" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_49" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_49_fu_1120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="262" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_50" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_50_fu_1126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="263" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_52_cast" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="tmp_52_cast_fu_1132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="271" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="outch_2" contextFuncName="pool&lt;2, 20, 24&gt;" moduleName="pool&lt;2u, 20u, 24u&gt;" rtlName="outch_2_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="113" name="inputBuf_V" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="inputBuf_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="7" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="134" name="inElem_V" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="inElem_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="24" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="104" name="tmp_s" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_s_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="27" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="193" name="tmp4" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp4_fu_754_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="28" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="193" name="tmp5" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp5_fu_758_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="29" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="193" name="KER_bound" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="KER_bound_fu_787_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="33" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="199" name="exitcond" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="exitcond_fu_791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="34" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="199" name="i_5" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="i_5_fu_796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="55" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_70" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_70_fu_767_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="86" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="exitcond9" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="exitcond9_fu_802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="87" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="i_6" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="i_6_fu_807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="94" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="133" name="tmp_71" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_71_fu_820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="101" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_72" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_72_fu_826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="102" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_91" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_91_fu_832_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="103" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_78" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_78_fu_840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="104" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp_79" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_79_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="105" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="tmp2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp2_fu_852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="106" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="or_cond1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="or_cond1_fu_858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="110" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_92" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_92_fu_864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="113" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_93" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_93_fu_869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="116" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_94" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_94_fu_880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="119" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_95" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_95_fu_1022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="122" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_96" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_96_fu_1063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="125" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_97" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_97_fu_1078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="128" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_98" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_98_fu_1093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="131" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_99" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_99_fu_1108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="134" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_100" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_100_fu_1123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="137" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_101" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_101_fu_1138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="140" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_102" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_102_fu_1153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="143" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_103" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_103_fu_1168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="146" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_104" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_104_fu_1183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="149" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_105" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_105_fu_1198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="152" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_106" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_106_fu_1213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="155" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_107" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_107_fu_1228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="158" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_108" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_108_fu_1243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="161" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_109" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_109_fu_1258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="164" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_110" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_fu_1273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="167" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="tmp_111" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_fu_1346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="195" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_112" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_112_fu_885_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="196" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_113" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_113_fu_891_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="197" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_80" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_80_fu_897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="198" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_84" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_84_fu_903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="202" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_s" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_s_fu_1027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="203" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_1_fu_1032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="207" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_1_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="208" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_2_fu_1073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="212" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_2_fu_1083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="213" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_3" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_3_fu_1088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="217" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_4" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_4_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="218" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_4" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_4_fu_1103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="222" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_5" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_5_fu_1113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="223" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_5" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_5_fu_1118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="227" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_6" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_6_fu_1128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="228" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_6" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_6_fu_1133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="232" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_7" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_7_fu_1143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="233" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_7" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_7_fu_1148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="237" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_8" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_8_fu_1158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="238" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_8" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_8_fu_1163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="242" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_9" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_9_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="243" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_9" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_9_fu_1178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="247" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_3" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_3_fu_1188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="248" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_s" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_s_fu_1193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="252" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_10" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_10_fu_1203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="253" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_10" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_10_fu_1208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="257" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_11" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_11_fu_1218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="258" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_11" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_11_fu_1223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="262" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_12" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_12_fu_1233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="263" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_12" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_12_fu_1238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="267" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_13" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_13_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="268" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_13" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_13_fu_1253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="272" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_14" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_14_fu_1263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="273" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_14" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_14_fu_1268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="277" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_15" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_15_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="278" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_15" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_15_fu_1283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="282" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_16" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_16_fu_1351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="283" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_16" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_16_fu_1356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="287" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_17" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_17_fu_1371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="288" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_17" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_17_fu_1376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="292" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_110_18" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_110_18_fu_1361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="293" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="149" name="tmp_111_18" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_111_18_fu_1366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="296" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="151" name="inp_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="inp_2_fu_874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="297" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="152" name="inp_j_3" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="inp_j_3_fu_1288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="298" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="153" name="tmp_81" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_81_fu_1294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="299" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="155" name="inp_i_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="inp_i_1_fu_1300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="300" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="tmp_82" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_82_fu_1306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="301" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="p_s" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="p_s_fu_1312_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="302" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="153" name="inp_i_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="inp_i_2_fu_1320_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="303" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="152" name="inp_j_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="inp_j_1_fu_1328_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="310" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="161" name="tmp_83" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_83_fu_908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="321" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="164" name="tmp3" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp3_fu_1053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="322" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="164" name="input_ind" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="input_ind_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="323" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_116" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_116_fu_1381_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="324" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_117" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_117_fu_1386_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="325" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_85" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_85_fu_1391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="326" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_90" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_90_fu_1397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="329" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_137" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_137_fu_1413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="331" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_s" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_s_fu_1402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="332" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_1_fu_1408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="335" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_138" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_138_fu_1428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="337" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_1_fu_1418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="338" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_2_fu_1423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="341" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_139" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_139_fu_1443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="343" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_2_fu_1433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="344" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_3" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_3_fu_1438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="347" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_140" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_140_fu_1458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="349" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_4" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_4_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="350" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_4" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_4_fu_1453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="353" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_141" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_141_fu_1473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="355" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_5" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_5_fu_1463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="356" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_5" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_5_fu_1468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="359" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_142" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_142_fu_1488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="361" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_6" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_6_fu_1478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="362" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_6" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_6_fu_1483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="365" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_143" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_143_fu_1503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="367" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_7" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_7_fu_1493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="368" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_7" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_7_fu_1498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="371" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_144" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_144_fu_1518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="373" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_8" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_8_fu_1508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="374" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_8" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_8_fu_1513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="377" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_145" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_145_fu_1533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="379" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_9" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_9_fu_1523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="380" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_9" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_9_fu_1528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="383" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_146" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_146_fu_1548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="385" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_3" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_3_fu_1538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="386" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_s" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_s_fu_1543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="389" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_147" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_147_fu_1563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="391" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_10" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_10_fu_1553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="392" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_10" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_10_fu_1558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="395" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_148" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_148_fu_1578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="397" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_11" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_11_fu_1568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="398" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_11" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_11_fu_1573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="401" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_149" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_149_fu_1593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="403" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_12" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_12_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="404" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_12" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_12_fu_1588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="407" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_150" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_150_fu_1608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="409" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_13" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_13_fu_1598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="410" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_13" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_13_fu_1603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="413" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_151" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_151_fu_1623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="415" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_14" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_14_fu_1613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="416" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_14" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_14_fu_1618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="419" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_152" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_152_fu_1638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="421" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_15" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_15_fu_1628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="422" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_15" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_15_fu_1633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="425" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_153" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_153_fu_1653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="427" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_16" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_16_fu_1643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="428" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_16" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_16_fu_1648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="431" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_154" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_154_fu_1668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="433" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_17" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_17_fu_1658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="434" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_17" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_17_fu_1663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="437" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_155" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_155_fu_1673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="439" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_119_18" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_119_18_fu_1678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="440" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_120_18" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_120_18_fu_1683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="443" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="167" name="tmp_V_156" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_V_156_fu_1688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="445" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="170" name="kx_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="kx_2_fu_932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="446" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="171" name="tmp_86" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_86_fu_938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="452" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="173" name="ky_2" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="ky_2_fu_949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="453" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="174" name="tmp_87" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_87_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="461" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="176" name="ox_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="ox_1_fu_969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="462" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="177" name="tmp_88" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_88_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="471" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="179" name="oy_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="oy_1_fu_989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="472" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="180" name="tmp_89" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="tmp_89_fu_995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="473" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="180" name="p_inp_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="p_inp_1_fu_1001_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="474" filename="LeNet_wrapper/../hw_library/stream_convolution_slideWindow.h" linenumber="180" name="p_1" contextFuncName="SCIG&lt;5, 20, 12, 50, 8, 0&gt;" moduleName="SCIG" rtlName="p_1_fu_1009_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="77" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="74" name="tmp_s" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_s_fu_2235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="82" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="97" name="tmp_33" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_33_fu_2248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="85" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="147" name="tmp25" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp25_fu_2253_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="86" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="147" name="tmp26" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp26_fu_2257_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="87" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="147" name="KER_bound" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="KER_bound_fu_2305_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="91" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="151" name="exitcond" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="exitcond_fu_2309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="92" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="151" name="i_1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="i_1_fu_2314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="104" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_56" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_56_fu_2261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="105" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="p_shl6" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_shl6_fu_2269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="106" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_57" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_57_fu_2273_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="107" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="p_shl7" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_shl7_fu_2281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="108" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="bound4" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="bound4_fu_2285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="112" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="98" name="exitcond7" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="exitcond7_fu_2320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="113" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="98" name="num_imag_1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="num_imag_1_fu_2325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="117" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="100" name="A_COL_ITER" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="A_COL_ITER_fu_2335_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="122" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="104" name="iter_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="iter_cast_fu_2346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="123" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="104" name="tmp_40" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_40_fu_2350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="124" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="104" name="iter_1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="iter_1_fu_2355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="134" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="107" name="tmp_41" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_41_fu_2361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="136" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="107" name="j_4" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="j_4_fu_2367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="139" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="107" name="j2_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="j2_cast_fu_2373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="143" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="tmp_42" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_42_fu_2381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="148" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="tmp_65" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_65_reg_3636" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="149" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="newIndex7" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="newIndex7_fu_2419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="255" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="112" name="tmp_55" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_55_fu_2448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="256" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="112" name="tmp_64" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_64_reg_3640" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="257" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="112" name="newIndex5" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="newIndex5_fu_2477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="379" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="exitcond_flatten8" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="exitcond_flatten8_fu_2546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="383" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="123" name="ib_1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ib_1_fu_2557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="385" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="126" name="exitcond8" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="exitcond8_fu_2563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="386" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="126" name="p_2_mid2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_2_mid2_fu_3006_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="387" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="126" name="ic_mid2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ic_mid2_fu_2569_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="388" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_46_mid2_v" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_46_mid2_v_fu_2577_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="389" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_68" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_68_fu_2585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="390" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="p_shl9_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_shl9_cast_fu_2589_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="391" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_69" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_69_fu_2597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="392" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="p_shl10_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_shl10_cast_fu_2601_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="393" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_66" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_66_fu_2609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="397" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ic1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ic1_fu_2631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="398" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ic1_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ic1_cast_fu_2615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="424" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_67" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_67_fu_2619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="425" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_67_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_67_cast_fu_2644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="455" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="456" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_51_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="461" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_1_fu_2691_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="467" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="468" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_2_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="473" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_3" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="474" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_3_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="479" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_4" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_4_fu_2714_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="485" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_5" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="486" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_5_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="491" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_6" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="492" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_6_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="497" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_7" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_7_fu_2737_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="503" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_8" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="504" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_8_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="509" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_9" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="510" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_9_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="515" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_s" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_s_fu_2760_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="521" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_10" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="522" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_10_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="527" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_11" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="528" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_11_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="533" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_12" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_12_fu_2783_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="539" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_13" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="540" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_13_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="545" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_14" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="546" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_14_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="551" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_15" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_15_fu_2806_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="557" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_16" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="558" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_16_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="563" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_17" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="564" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_17_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="569" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_18" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_18_fu_2679_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="575" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_19" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="576" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_19_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="581" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_20" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_20_fu_2845_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="587" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_21" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="588" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_21_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="593" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_22" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ret_V_22_fu_2868_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="599" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="ret_V_23" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="600" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_71_23_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="601" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp5" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="602" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp4" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="603" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp4_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp4_cast_fu_2921_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="604" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp7" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="605" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp6" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="606" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp6_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp6_cast_fu_2924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="607" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp3" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp3_fu_2927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="608" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp3_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp3_cast_fu_2933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="609" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp10" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="610" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp9" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="611" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp9_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp9_cast_fu_2937_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="612" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp12" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="613" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp11" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="614" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp11_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp11_cast_fu_2940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="615" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp8" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp8_fu_2943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="616" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp8_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp8_cast_fu_2949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="617" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp2_fu_2953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="618" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp2_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp2_cast_fu_3013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="619" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp16" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="620" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp15" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="621" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp15_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp15_cast_fu_2959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="622" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp18" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="623" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp17" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="624" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp17_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp17_cast_fu_2962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="625" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp14" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp14_fu_2965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="626" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp14_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp14_cast_fu_2971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="627" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp21" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="628" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp20" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bSr_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="629" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp20_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp20_cast_fu_2975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="630" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp23" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="631" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp23_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp23_cast_fu_2978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="632" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp24" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mac_muladd_bRq_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="633" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp24_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp24_cast_fu_2981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="634" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp22" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp22_fu_2984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="635" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp19" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp19_fu_2990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="636" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp19_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp19_cast_fu_2996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="637" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp13" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp13_fu_3000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="638" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp13_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp13_cast_fu_3016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="639" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="tmp_44" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_44_fu_3019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="640" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="p_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_cast_fu_3025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="641" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="129" name="sum_V_s" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="sum_V_s_fu_3029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="643" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="126" name="ic_1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ic_1_fu_2625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="644" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="126" name="ifzero" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="ifzero_fu_2666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="647" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_70" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_70_fu_3051_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="648" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_neg" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_neg_fu_3035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="649" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_30" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_30_reg_4234" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="650" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_31" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_31_fu_3058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="651" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_lshr_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_lshr_cast_fu_3061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="652" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_neg_t" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_neg_t_fu_3065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="653" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_45" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_45_fu_3071_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="654" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_46" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_46_fu_3080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="655" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="p_lshr_f_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_lshr_f_cast_fu_3084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="656" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="output_data" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="output_data_fu_3088_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="657" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="132" name="tmp_V_59" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_V_59_fu_3096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="673" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="77" name="tmp1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp1_fu_2296_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="674" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="77" name="tmp_32" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_32_fu_3101_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="682" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="80" name="i_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="i_cast_fu_3111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="683" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_34" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_34_fu_3115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="688" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="80" name="i_2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="i_2_fu_3132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="689" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="tmp_58" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_58_fu_3138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="690" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="j_mid2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="j_mid2_fu_3144_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="691" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="80" name="i_cast_mid1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="i_cast_mid1_fu_3153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="692" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_35_mid2_v" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_35_mid2_v_fu_3157_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="693" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_59" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_59_fu_3223_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="694" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="p_shl_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_shl_cast_fu_3230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="695" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_60" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_60_fu_3234_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="696" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="p_shl8_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="p_shl8_cast_fu_3241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="697" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_61" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_61_fu_3245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="698" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_36_mid1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_36_mid1_fu_3165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="699" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_36_mid2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_36_mid2_fu_3170_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="700" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="j_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="j_cast_fu_3178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="703" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_37" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_37_fu_3182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="704" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="or_cond" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="or_cond_fu_3187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="707" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="zext1_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="mul1_fu_3492_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="708" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="mul1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mul_mul_9nsbTr_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="709" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="tmp_54" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_54_reg_4276" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="710" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="arrayNo2" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="arrayNo2_fu_3251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="711" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="newIndex3" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_urem_9ns_6nbQq_U24" latency="12" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="712" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="newIndex4_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="newIndex4_cast_fu_3254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="713" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="tmp_63" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_63_fu_3258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="714" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="91" name="tmp_63_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_63_cast_fu_3264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="820" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_52" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_52_fu_3293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="821" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="zext_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="mul_fu_3499_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="822" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="mul" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_mul_mul_11nbUr_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="823" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_53" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_53_reg_4281" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="824" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="arrayNo1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="arrayNo1_fu_3322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="825" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="newIndex1" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="lenet_urem_9ns_6nbQq_U24" latency="12" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="826" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="newIndex2_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="newIndex2_cast_fu_3325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="827" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_62" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_62_fu_3329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="828" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="86" name="tmp_62_cast" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="tmp_62_cast_fu_3335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="935" filename="LeNet_wrapper/../hw_library/fixed_point_stream_convolution.h" linenumber="81" name="j_3" contextFuncName="SMM&lt;1, 500, 50&gt;" moduleName="SMM&lt;1u, 500u, 50u&gt;" rtlName="j_3_fu_3193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="124" name="buf" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="8" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="126" name="acc" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="acc_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="25" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="113" name="tmp_s" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_s_fu_861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="39" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_1_fu_882_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="41" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="j_1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="j_1_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="44" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_2_fu_894_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="45" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_4" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_4_fu_902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="47" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_7" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_7_fu_913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="48" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_17" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_17_fu_918_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="50" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_18" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_18_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="51" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_19" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_19_fu_932_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="53" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="128" name="tmp_20" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_20_fu_941_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="54" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="131" name="tmp_21" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_21_fu_946_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="162" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="142" name="tmp_5" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_5_fu_907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="165" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="195" name="tmp1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp1_fu_955_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="166" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="195" name="tmp2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp2_fu_959_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="167" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="195" name="KER_bound" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="KER_bound_fu_1016_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="171" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="199" name="exitcond" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond_fu_1020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="172" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="199" name="i" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="i_fu_1025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="185" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="tmp_3" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_3_reg_1314" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="186" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="92" name="tmp_22" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_22_fu_977_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="187" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="tmp_23" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_23_fu_985_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="188" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="cast9" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="cast9_fu_993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="189" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="92" name="cast" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="bound1_fu_1001_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="190" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="bound1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="bound1_fu_1001_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="191" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="76" name="cast1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="bound2_fu_1010_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="192" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="76" name="bound2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="bound2_fu_1010_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="196" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="76" name="exitcond_flatten1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond_flatten1_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="204" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="exitcond_flatten8" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond_flatten8_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="208" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="147" name="exitcond1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond1_fu_1053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="209" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="147" name="xp_mid2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="xp_mid2_fu_1058_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="214" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="92" name="exitcond_flatten" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond_flatten_fu_1066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="218" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="150" name="exitcond3" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond3_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="219" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="150" name="ch_mid2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="ch_mid2_fu_1083_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="223" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="153" name="tmp_15" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_15_fu_1091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="226" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="153" name="tmp_16" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_16_fu_1100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="227" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="153" name="acc_load_1_valIn_V" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="acc_load_1_valIn_V_fu_1106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="230" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="150" name="ch_1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="ch_1_fu_1095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="233" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="tmp_27" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_27_fu_1115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="237" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="tmp_8" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_8_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="239" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="ch_2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="ch_2_fu_1124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="244" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_11" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_11_fu_1130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="245" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="158" name="tmp_28" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_28_fu_1135_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="246" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_30_cast" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_30_cast_fu_1143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="247" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_29" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_29_fu_1147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="248" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_31_cast" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_31_cast_fu_1152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="253" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_12" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_12_fu_1157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="254" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="161" name="tmp_13" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_13_fu_1163_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="260" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="147" name="xp_1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="xp_1_fu_1172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="268" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="143" name="exitcond_flatten2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond_flatten2_fu_1177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="272" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="172" name="outpix_1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="outpix_1_fu_1188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="273" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="exitcond2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="exitcond2_fu_1194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="274" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="outch_mid2" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="outch_mid2_fu_1200_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="275" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_4_mid2_v" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_4_mid2_v_fu_1208_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="276" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="tmp_24" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_24_fu_1216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="279" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_6" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_6_fu_1220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="280" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="tmp_25" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_25_fu_1225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="281" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_27_cast" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_27_cast_fu_1229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="282" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_26" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_26_fu_1237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="283" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="175" name="tmp_28_cast" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="tmp_28_cast_fu_1243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="291" filename="LeNet_wrapper/../hw_library/pool.h" linenumber="173" name="outch_1" contextFuncName="pool&lt;2, 50, 8&gt;" moduleName="pool&lt;2u, 50u, 8u&gt;" rtlName="outch_1_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="77" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="72" name="tmp_s" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_s_fu_2159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="82" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="95" name="tmp_93" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_93_fu_2172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="85" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="145" name="tmp25" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp25_fu_2177_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="86" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="145" name="tmp26" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp26_fu_2181_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="87" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="145" name="KER_bound" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="KER_bound_fu_2207_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="91" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="150" name="exitcond" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="exitcond_fu_2211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="92" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="150" name="i_8" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="i_8_fu_2216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="104" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_95" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_95_fu_2185_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="108" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="96" name="exitcond2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="exitcond2_fu_2222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="109" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="96" name="num_imag_3" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="num_imag_3_fu_2227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="113" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="98" name="A_COL_ITER" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="A_COL_ITER_fu_2237_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="118" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="102" name="iter_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="iter_cast_fu_2248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="119" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="102" name="tmp_104" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_104_fu_2252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="120" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="102" name="iter_3" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="iter_3_fu_2257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="126" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="105" name="tmp_105" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_105_fu_2263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="128" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="105" name="j_8" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="j_8_fu_2269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="131" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="105" name="j2_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="j2_cast_fu_2275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="135" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="108" name="tmp_106" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_106_fu_2283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="138" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="113" name="tmp_108" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="reg_2151" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="139" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="113" name="tmp_123" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_123_fu_2289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="140" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="113" name="newIndex1" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="newIndex1_fu_2297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="246" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="110" name="tmp_121" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_121_fu_2325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="247" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="110" name="tmp_107" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="reg_2151" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="248" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="110" name="tmp_122" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_122_fu_2293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="249" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="110" name="newIndex9" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="newIndex9_fu_2354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="365" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="exitcond_flatten8" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="exitcond_flatten8_fu_2382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="369" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="121" name="ib_3" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ib_3_fu_2393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="371" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="exitcond9" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="exitcond9_fu_2399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="372" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="p_8_mid2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="p_8_mid2_fu_2826_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="373" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="ic_mid2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ic_mid2_fu_2405_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="374" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_116_mid2_v" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_116_mid2_v_fu_2413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="375" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_124" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_124_fu_2421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="376" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="tmp_110_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_110_cast_fu_2425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="380" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ic2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ic2_fu_2433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="381" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ic2_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ic2_cast_fu_2447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="407" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_109" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_109_fu_2451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="408" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_111_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_111_cast_fu_2457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="438" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="439" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_119_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="444" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_1" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="445" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_1_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="450" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_2_fu_2518_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="456" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_3" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="457" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_3_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="462" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_4" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="463" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_4_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="468" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_5" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_5_fu_2541_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="474" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_6" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="475" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_6_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="480" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_7" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="481" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_7_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="486" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_8" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_8_fu_2564_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="492" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_9" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="493" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_9_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="498" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_10" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="499" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="504" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_11" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_11_fu_2587_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="510" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_12" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="511" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_11_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="516" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_13" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U59" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="517" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_12_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U59" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="522" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_14" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_14_fu_2610_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="528" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_15" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="529" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_14_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="534" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_16" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="535" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_15_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="540" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_17" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_17_fu_2633_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="546" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_18" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U61" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="547" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_17_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U61" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="552" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_19" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="553" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_18_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="558" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_20" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_20_fu_2494_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="564" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_21" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="565" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_20_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="570" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_22" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_22_fu_2672_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="576" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_23" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="577" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_167_22_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="582" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_s" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ret_V_s_fu_2695_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="584" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp5" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="585" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp4" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="586" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp4_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp4_cast_fu_2741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="587" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp7" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="588" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp6" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="589" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp6_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp6_cast_fu_2744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="590" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp3" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp3_fu_2747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="591" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp3_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp3_cast_fu_2753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="592" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp10" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="593" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp9" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="594" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp9_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp9_cast_fu_2757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="595" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp12" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="596" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp11" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="597" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp11_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp11_cast_fu_2760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="598" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp8" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp8_fu_2763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="599" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp8_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp8_cast_fu_2769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="600" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp2_fu_2773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="601" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp2_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp2_cast_fu_2833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="602" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp16" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U59" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="603" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp15" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="604" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp15_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp15_cast_fu_2779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="605" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp18" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="606" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp17" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="607" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp17_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp17_cast_fu_2782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="608" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp14" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp14_fu_2785_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="609" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp14_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp14_cast_fu_2791_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="610" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp21" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="611" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp20" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bSr_U61" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="612" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp20_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp20_cast_fu_2795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="613" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp23" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="614" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp23_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp23_cast_fu_2798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="615" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp24" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="lenet_mac_muladd_bRq_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="616" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp24_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp24_cast_fu_2801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="617" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp22" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp22_fu_2804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="618" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp19" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp19_fu_2810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="619" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp19_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp19_cast_fu_2816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="620" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp13" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp13_fu_2820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="621" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp13_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp13_cast_fu_2836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="622" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_91" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_91_fu_2839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="623" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="p_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="p_cast_fu_2845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="624" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="sum_V_s" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="sum_V_s_fu_2849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="626" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="ic_2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ic_2_fu_2480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="627" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="ifzero" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="ifzero_fu_2500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="630" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_125" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_125_fu_2871_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="631" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_neg" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="p_neg_fu_2855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="632" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_86" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_86_reg_3968" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="633" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_87" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_87_fu_2878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="634" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_lshr_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="p_lshr_cast_fu_2881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="635" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_neg_t" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="p_neg_t_fu_2885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="636" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_89" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_89_fu_2891_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="637" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_90" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_90_fu_2900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="638" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_lshr_f_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="p_lshr_f_cast_fu_2904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="639" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="output_data" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="output_data_fu_2908_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="640" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="131" name="tmp_110" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_110_fu_2916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="641" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="131" name="output_data_2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="output_data_2_fu_2921_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="642" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="131" name="tmp_V_177" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_V_177_fu_2929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="658" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="75" name="tmp1" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp1_fu_2198_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="659" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="75" name="tmp_92" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_92_fu_2934_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="667" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="78" name="i_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="i_cast_fu_2944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="668" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_94" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_94_fu_2948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="673" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="78" name="i_7" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="i_7_fu_2965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="674" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="tmp_97" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_97_fu_2971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="675" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="j_mid2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="j_mid2_fu_2977_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="676" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="78" name="i_cast_mid1" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="i_cast_mid1_fu_2986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="677" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_109_mid2_v" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_109_mid2_v_fu_2990_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="678" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_110_mid1" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_110_mid1_fu_2998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="679" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_110_mid2" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_110_mid2_fu_3003_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="680" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="j_cast" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="j_cast_fu_3011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="683" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_96" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_96_fu_3015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="684" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="or_cond" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="or_cond_fu_3020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="687" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="tmp_101" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="reg_2155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="688" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="tmp_120" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_120_fu_3032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="689" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_102" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_102_fu_3035_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="690" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="tmp_103" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_103_fu_3042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="796" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_118" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_118_fu_3071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="797" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_98" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="reg_2155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="798" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_119" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_119_fu_3100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="799" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_99" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_99_fu_3103_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="800" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_100" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="tmp_100_fu_3110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="907" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="j_7" contextFuncName="FC&lt;1, 800, 500&gt;" moduleName="FC&lt;1u, 800u, 500u&gt;" rtlName="j_7_fu_3026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="47" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="72" name="tmp_s" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_s_fu_1091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="52" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="95" name="tmp_113" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_113_fu_1104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="55" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="145" name="tmp10" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp10_fu_1109_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="56" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="145" name="tmp11" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp11_fu_1113_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="57" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="145" name="KER_bound" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="KER_bound_fu_1141_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="61" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="150" name="exitcond" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="exitcond_fu_1145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="62" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="150" name="i_10" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="i_10_fu_1150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="74" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="cast2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="bound4_fu_1121_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="75" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="bound4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="bound4_fu_1121_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="79" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="96" name="exitcond5" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="exitcond5_fu_1156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="80" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="96" name="num_imag_4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="num_imag_4_fu_1161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="84" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="98" name="A_COL_ITER" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="A_COL_ITER_fu_1171_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="89" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="102" name="iter_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="iter_cast_fu_1182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="90" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="102" name="tmp_119" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_119_fu_1186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="91" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="102" name="iter_4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="iter_4_fu_1191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="101" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="105" name="tmp_120" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_120_fu_1197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="103" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="105" name="j_10" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="j_10_fu_1203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="106" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="105" name="j2_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="j2_cast_fu_1209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="110" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="108" name="tmp_121" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_121_fu_1217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="115" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="113" name="tmp_131" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_131_reg_2031" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="116" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="113" name="newIndex8" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="newIndex8_fu_1255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="162" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="110" name="tmp_129" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_129_fu_1269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="163" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="110" name="tmp_130" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_130_reg_2035" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="164" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="110" name="newIndex6" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="newIndex6_fu_1283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="226" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="exitcond_flatten8" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="exitcond_flatten8_fu_1337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="230" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="121" name="ib_4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ib_4_fu_1348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="232" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="exitcond10" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="exitcond10_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="233" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="p_1_mid2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="p_1_mid2_fu_1548_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="234" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="ic_mid2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ic_mid2_fu_1360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="235" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_128_mid2_v" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_128_mid2_v_fu_1368_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="236" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_132" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_132_fu_1376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="237" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_122" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_c6D_U76" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="241" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ic3" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ic3_fu_1386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="242" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ic3_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="grp_fu_1829_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="253" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_123" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_c6D_U76" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="254" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_124_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_124_cast_fu_1394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="269" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ret_V_fu_1414_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="275" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_1" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U79" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="276" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_194_1_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U79" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="281" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bSr_U80" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="282" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_194_2_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bSr_U80" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="287" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_3" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ret_V_3_fu_1426_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="293" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="294" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_194_4_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="299" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_5" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ret_V_5_fu_1451_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="305" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_6" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="306" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_194_6_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="311" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_7" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bSr_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="312" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_194_7_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bSr_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="317" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_8" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ret_V_8_fu_1463_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="323" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="ret_V_9" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U78" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="324" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_194_9_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U78" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="325" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp3" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U79" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="326" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp3_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp3_cast_fu_1510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="327" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp5" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="328" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bSr_U80" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="329" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp4_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp4_cast_fu_1513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="330" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp2_fu_1516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="331" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp2_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp2_cast_fu_1522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="332" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp7" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="333" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp7_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp7_cast_fu_1526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="334" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp9" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bRq_U78" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="335" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp8" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mac_muladd_bSr_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="336" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp8_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp8_cast_fu_1529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="337" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp6" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp6_fu_1532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="338" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp6_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp6_cast_fu_1538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="339" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="tmp_100" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_100_fu_1542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="340" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="p_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="p_cast_fu_1555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="341" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="127" name="sum_V_9" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="sum_V_9_fu_1558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="343" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="ic_3" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ic_3_fu_1380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="344" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="124" name="ifzero" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="ifzero_fu_1401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="347" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_133" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_133_fu_1580_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="348" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_neg" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="p_neg_fu_1564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="349" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_95" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_95_reg_2313" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="350" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_96" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_96_fu_1587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="351" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_lshr_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="p_lshr_cast_fu_1590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="352" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_neg_t" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="p_neg_t_fu_1594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="33" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="353" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_98" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_98_fu_1600_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="354" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_99" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_99_fu_1609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="355" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="p_lshr_f_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="p_lshr_f_cast_fu_1613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="356" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="output_data" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="output_data_fu_1617_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="357" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="130" name="tmp_V_199" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_V_199_fu_1625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="373" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="75" name="tmp1" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp1_fu_1132_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="374" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="75" name="tmp_111" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_111_fu_1630_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="382" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="78" name="i_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="i_cast_fu_1640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="383" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_114" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_114_fu_1644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="388" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="78" name="i_9" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="i_9_fu_1661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="389" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="tmp_115" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_115_fu_1667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="390" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="j_mid2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="j_mid2_fu_1673_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="391" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="78" name="i_cast_mid1" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="i_cast_mid1_fu_1682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="392" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_121_mid2_v" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_121_mid2_v_fu_1686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="393" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_121_mid2_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_112_fu_1755_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="394" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_112" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_112_fu_1755_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="395" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_122_mid1" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_122_mid1_fu_1694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="396" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_122_mid2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_122_mid2_fu_1699_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="397" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="j_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="j_cast_fu_1707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="400" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="tmp_116" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_116_fu_1711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="401" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="82" name="or_cond" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="or_cond_fu_1716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="404" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="zext4_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="mul4_fu_1887_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="405" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="mul4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mul_mul_9nsbTr_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="406" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="tmp_128" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_128_reg_2354" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="407" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="arrayNo8" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="arrayNo8_fu_1761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="408" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="newIndex4" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_urem_9ns_7nc5D_U75" latency="12" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="409" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="newIndex5_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="newIndex5_cast_fu_1764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="410" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="tmp_118" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_118_fu_1768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="411" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="89" name="tmp_119_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_119_cast_fu_1774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="457" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_126" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_126_fu_1788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="458" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="zext_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="mul_fu_1894_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="459" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="mul" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_mul_mul_11nbUr_U84" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="460" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_127" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_127_reg_2359" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="461" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="arrayNo7" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="arrayNo7_fu_1802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="462" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="newIndex2" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="lenet_urem_9ns_7nc5D_U75" latency="12" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="463" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="newIndex3_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="newIndex3_cast_fu_1805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="464" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_117" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_117_fu_1809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="465" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="84" name="tmp_118_cast" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="tmp_118_cast_fu_1815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="512" filename="LeNet_wrapper/../hw_library/fully_connected.h" linenumber="79" name="j_9" contextFuncName="FC&lt;1, 500, 10&gt;" moduleName="FC&lt;1u, 500u, 10u&gt;" rtlName="j_9_fu_1722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="22" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="50" name="tmp_s" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp_s_fu_104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="25" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="70" name="tmp5" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp5_fu_110_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="26" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="70" name="tmp6" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp6_fu_114_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="27" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="70" name="KER_bound" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="KER_bound_fu_129_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="28" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="79" name="tmp_124" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp_124_fu_133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="32" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="76" name="exitcond" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="exitcond_fu_138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="33" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="76" name="i_2" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="i_2_fu_143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="39" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="79" name="tmp_last_1" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp_last_1_fu_149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="46" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="53" name="tmp2" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp2_fu_119_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="47" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="53" name="tmp3" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp3_fu_124_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="48" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="53" name="OFM_bound" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="OFM_bound_fu_154_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="49" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="62" name="tmp_123" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp_123_fu_158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="53" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="59" name="exitcond7" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="exitcond7_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="54" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="59" name="i_12" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="i_12_fu_168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
<item  id="60" filename="LeNet_wrapper/../hw_library/axi_dma_master.h" linenumber="62" name="tmp_last" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp_last_fu_174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA_projects\xup\lenet_op"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="201" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_0_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_0_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="204" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_1_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_1_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="207" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_2_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_2_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="210" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_3_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_3_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="213" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_4_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_4_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="216" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_5_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_5_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="219" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_6_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_6_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="222" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_7_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_7_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="225" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="14" name="connect_8_V_V" contextFuncName="lenet" moduleName="lenet" rtlName="connect_8_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="231" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="25" name="" contextFuncName="lenet" moduleName="lenet" rtlName="AXI_DMA_SLAVE_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="232" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="30" name="" contextFuncName="lenet" moduleName="lenet" rtlName="SCIG_1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="233" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="33" name="" contextFuncName="lenet" moduleName="lenet" rtlName="SMM_1u_25u_20u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="234" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="36" name="" contextFuncName="lenet" moduleName="lenet" rtlName="pool_2u_20u_24u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="235" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="40" name="" contextFuncName="lenet" moduleName="lenet" rtlName="SCIG_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="236" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="41" name="" contextFuncName="lenet" moduleName="lenet" rtlName="SMM_1u_500u_50u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="237" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="42" name="" contextFuncName="lenet" moduleName="lenet" rtlName="pool_2u_50u_8u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="238" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="45" name="" contextFuncName="lenet" moduleName="lenet" rtlName="FC_1u_800u_500u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="239" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="46" name="" contextFuncName="lenet" moduleName="lenet" rtlName="FC_1u_500u_10u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<item  id="240" filename="LeNet_wrapper/LeNet_wrapper.cpp" linenumber="48" name="" contextFuncName="lenet" moduleName="lenet" rtlName="AXI_DMA_MASTER_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA_projects\xup\lenet_op"><\/item>
<\/annotationInfo>
</annotationInfo>
